/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// ramecc_ier_v1: IER
// Used by: RAMECC1, RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_ier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
               groov::field<"geccdebwie", bit_enable, 3, 3>,
               groov::field<"geccdeie", bit_enable, 2, 2>,
               groov::field<"geccseie_", bool, 1, 1>,
               groov::field<"gie", bit_enable, 0, 0>>;

// ramecc_m1cr_v1: M1CR
// Used by: RAMECC1, RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m1far_v1: M1FAR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1far_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m1far_v2: M1FAR
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1far_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m1fdrh_v1: M1FDRH
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1fdrh_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m1fdrh_v2: M1FDRH
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1fdrh_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m1fdrl_v1: M1FDRL
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1fdrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m1fdrl_v2: M1FDRL
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1fdrl_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m1fecr_v1: M1FECR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1fecr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m1fecr_v2: M1FECR
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1fecr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m1sr_v1: M1SR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m1sr_v2: M1SR
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m1sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m2cr_v1: M2CR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m2cr_v2: M2CR
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2cr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m2far_v1: M2FAR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2far_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m2far_v2: M2FAR
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2far_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m2fdrh_v1: M2FDRH
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2fdrh_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m2fdrh_v2: M2FDRH
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2fdrh_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m2fdrl_v1: M2FDRL
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2fdrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m2fdrl_v2: M2FDRL
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2fdrl_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m2fecr_v1: M2FECR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2fecr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m2fecr_v2: M2FECR
// Used by: RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2fecr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m2sr_v1: M2SR
// Used by: RAMECC1, RAMECC2, RAMECC3
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m2sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m3cr_v1: M3CR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m3cr_v2: M3CR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3cr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m3far_v1: M3FAR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3far_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m3far_v2: M3FAR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3far_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m3fdrh_v1: M3FDRH
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3fdrh_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m3fdrh_v2: M3FDRH
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3fdrh_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m3fdrl_v1: M3FDRL
// Used by: RAMECC1, RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3fdrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m3fecr_v1: M3FECR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3fecr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m3fecr_v2: M3FECR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3fecr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m3sr_v1: M3SR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m3sr_v2: M3SR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m3sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m4cr_v1: M4CR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m4cr_v2: M4CR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4cr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m4far_v1: M4FAR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4far_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m4far_v2: M4FAR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4far_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m4fdrh_v1: M4FDRH
// Used by: RAMECC1, RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4fdrh_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m4fdrl_v1: M4FDRL
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4fdrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m4fdrl_v2: M4FDRL
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4fdrl_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m4fecr_v1: M4FECR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4fecr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatah", std::uint32_t, 31, 0>>;

// ramecc_m4fecr_v2: M4FECR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4fecr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m4sr_v1: M4SR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m4sr_v2: M4SR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m4sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

// ramecc_m5cr_v1: M5CR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5cr_v2: M5CR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5cr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 6, access::ro>,
               groov::field<"eccelen", bit_enable, 5, 5>,
               groov::field<"eccdebwie", bit_enable, 4, 4>,
               groov::field<"eccdeie", bit_enable, 3, 3>,
               groov::field<"eccseie", bit_enable, 2, 2>,
               groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// ramecc_m5far_v1: M5FAR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5far_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5far_v2: M5FAR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5far_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fadd", std::uint32_t, 31, 0>>;

// ramecc_m5fdrh_v1: M5FDRH
// Used by: RAMECC1, RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5fdrh_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5fdrl_v1: M5FDRL
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5fdrl_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5fdrl_v2: M5FDRL
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5fdrl_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fdatal", std::uint32_t, 31, 0>>;

// ramecc_m5fecr_v1: M5FECR
// Used by: RAMECC1, RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5fecr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5sr_v1: M5SR
// Used by: RAMECC1
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"fec", std::uint32_t, 31, 0>>;

// ramecc_m5sr_v2: M5SR
// Used by: RAMECC2
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using ramecc_m5sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 3, access::ro>,
               groov::field<"debwdf", bool, 2, 2>,
               groov::field<"dedf", bool, 1, 1>,
               groov::field<"sedcf", bool, 0, 0>>;

} // namespace stm32::regs
