
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2019.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2020 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
* 
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 
*THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xvprocss.h"

/*
* Subsystem Instance: <v_proc_ss_0>
*   - List of sub-cores included in the subsystem
*/

#define XPAR_V_PROC_SS_0_HSC_PRESENT	 1
#define XPAR_V_PROC_SS_0_RESET_SEL_AXIS_PRESENT	 1
#define XPAR_V_PROC_SS_0_VSC_PRESENT	 1


/*
* List of sub-cores excluded from the subsystem <v_proc_ss_0>
*   - Excluded sub-core device id is set to 255
*   - Excluded sub-core base address is set to 0
*/

#define XPAR_V_PROC_SS_0_RESET_SEL_AXI_MM_PRESENT 0
#define XPAR_V_PROC_SS_0_RESET_SEL_AXI_MM_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_RESET_SEL_AXI_MM_BASEADDR 0

#define XPAR_V_PROC_SS_0_AXI_VDMA_0_PRESENT 0
#define XPAR_V_PROC_SS_0_AXI_VDMA_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_AXI_VDMA_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_AXIS_SWITCH_0_PRESENT 0
#define XPAR_V_PROC_SS_0_AXIS_SWITCH_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_AXIS_SWITCH_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_CSC_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_CSC_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_CSC_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_DEINTERLACER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_DEINTERLACER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_DEINTERLACER_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_LETTERBOX_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_LETTERBOX_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_LETTERBOX_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_PRESENT 0
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_BASEADDR 0

#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_PRESENT 0
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_DEVICE_ID 255
#define XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_BASEADDR 0




XVprocSs_Config XVprocSs_ConfigTable[XPAR_XVPROCSS_NUM_INSTANCES] =
{
	{
		XPAR_V_PROC_SS_0_DEVICE_ID,
		XPAR_V_PROC_SS_0_BASEADDR,
		XPAR_V_PROC_SS_0_HIGHADDR,
		XPAR_V_PROC_SS_0_TOPOLOGY,
		XPAR_V_PROC_SS_0_SAMPLES_PER_CLK,
		XPAR_V_PROC_SS_0_MAX_DATA_WIDTH,
		XPAR_V_PROC_SS_0_NUM_VIDEO_COMPONENTS,
		XPAR_V_PROC_SS_0_MAX_COLS,
		XPAR_V_PROC_SS_0_MAX_ROWS,
		XPAR_V_PROC_SS_0_DEINT_MOTION_ADAPTIVE,

		{
			XPAR_V_PROC_SS_0_RESET_SEL_AXI_MM_PRESENT,
			XPAR_V_PROC_SS_0_RESET_SEL_AXI_MM_DEVICE_ID,
			XPAR_V_PROC_SS_0_RESET_SEL_AXI_MM_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_RESET_SEL_AXIS_PRESENT,
			XPAR_V_PROC_SS_0_RESET_SEL_AXIS_DEVICE_ID,
			XPAR_V_PROC_SS_0_RESET_SEL_AXIS_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_AXI_VDMA_0_PRESENT,
			XPAR_V_PROC_SS_0_AXI_VDMA_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_AXI_VDMA_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_AXIS_SWITCH_0_PRESENT,
			XPAR_V_PROC_SS_0_AXIS_SWITCH_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_AXIS_SWITCH_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_CSC_0_PRESENT,
			XPAR_V_PROC_SS_0_V_CSC_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_CSC_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_DEINTERLACER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_DEINTERLACER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_DEINTERLACER_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_HCRESAMPLER_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_HSC_PRESENT,
			XPAR_V_PROC_SS_0_HSC_DEVICE_ID,
			XPAR_V_PROC_SS_0_HSC_S_AXI_CTRL_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_LETTERBOX_0_PRESENT,
			XPAR_V_PROC_SS_0_V_LETTERBOX_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_LETTERBOX_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_PRESENT,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_0_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_PRESENT,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_DEVICE_ID,
			XPAR_V_PROC_SS_0_V_VCRESAMPLER_1_BASEADDR
		},
		{
			XPAR_V_PROC_SS_0_VSC_PRESENT,
			XPAR_V_PROC_SS_0_VSC_DEVICE_ID,
			XPAR_V_PROC_SS_0_VSC_S_AXI_CTRL_BASEADDR
		},
	}
};


