$date
	Sat Oct 22 23:30:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#913292
b10100 !
1"
#913294
b10100 &
b10100 %
1$
#913295
0"
#913298
b1010 &
b1010 %
#913302
b101 &
b101 %
#913306
b10000 &
b10000 %
#913310
b1000 &
b1000 %
#913314
b100 &
b100 %
#913318
b10 &
b10 %
#913322
b1 &
b1 %
1#
#913326
b0 &
0#
b0 %
0$
#1913737
b11110 !
1"
#1913738
b11110 &
b11110 %
1$
#1913739
0"
#1913742
b1111 &
b1111 %
#1913746
b101110 &
b101110 %
#1913750
b10111 &
b10111 %
#1913754
b1000110 &
b1000110 %
#1913758
b100011 &
b100011 %
#1913762
b1101010 &
b1101010 %
#1913766
b110101 &
b110101 %
#1913770
b10100000 &
b10100000 %
#1913774
b1010000 &
b1010000 %
#1913778
b101000 &
b101000 %
#1913782
b10100 &
b10100 %
#1913786
b1010 &
b1010 %
#1913790
b101 &
b101 %
#1913794
b10000 &
b10000 %
#1913798
b1000 &
b1000 %
#1913802
b100 &
b100 %
#1913806
b10 &
b10 %
#1913810
b1 &
b1 %
1#
#1913814
b0 &
0#
b0 %
0$
#2965071
b1000 !
1"
#2965074
b1000 &
b1000 %
1$
#2965075
0"
#2965078
b100 &
b100 %
#2965082
b10 &
b10 %
#2965086
b1 &
1#
b1 %
#2965090
b0 &
b0 %
0#
0$
#4500012
