Building the FPGA bitstream and FSBL
====================================

Prerequisites
-------------

:ref:`xilinx`

FPGA
----

CPU configuration
+++++++++++++++++

HDMI support
++++++++++++

Epiphany link
+++++++++++++

.. todo:: found an issue with the Epiphany link, difference in signal between gen0 and gen1 - fix

FSBL
----

The First stage boot loader code is generated from Xilinx Software Development Kit.

.. todo:: More info about creating and building it can be found here and here (reference to Xilinx guide [if any])
