module PC(
input [31:0] PCNext,
input clk,
input rst,
output reg [31:0] PC
);


always @(posedge clk or negedge rst)
begin
if(!rst)
PCNext<=32'b0;
else
PCNext<=PC;
end
endmodule
