ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"ADC_SAR_Seq_1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	__aeabi_idiv
  20              		.section	.text.ADC_SAR_Seq_1_Init,"ax",%progbits
  21              		.align	2
  22              		.global	ADC_SAR_Seq_1_Init
  23              		.code	16
  24              		.thumb_func
  25              		.type	ADC_SAR_Seq_1_Init, %function
  26              	ADC_SAR_Seq_1_Init:
  27              	.LFB2:
  28              		.file 1 "Generated_Source\\PSoC4\\ADC_SAR_Seq_1.c"
   1:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * File Name: ADC_SAR_Seq_1.c
   3:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Version 2.50
   4:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
   5:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Description:
   6:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  This file provides the source code to the API for the Sequencing Successive
   7:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Approximation ADC Component Component.
   8:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
   9:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Note:
  10:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  11:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
  12:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Copyright 2008-2017, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
  17:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  18:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #include "ADC_SAR_Seq_1.h"
  19:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  20:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  21:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /***************************************
  22:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global data allocation
  23:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ***************************************/
  24:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** uint8 ADC_SAR_Seq_1_initVar = 0u;
  25:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** volatile int16 ADC_SAR_Seq_1_offset[ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM];
  26:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** volatile int32 ADC_SAR_Seq_1_countsPer10Volt[ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM];   /* Gain compensat
  27:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  28:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  29:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /***************************************
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 2


  30:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Local data allocation
  31:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ***************************************/
  32:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /* Channels configuration generated by customiser */
  33:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** static const uint32 CYCODE ADC_SAR_Seq_1_channelsConfig[] = { 0x00000000u, 0x00000000u };
  34:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  35:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  36:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
  37:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_Start
  38:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
  39:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  40:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
  41:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Performs all required initialization for this component
  42:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  and enables the power. The power will be set to the appropriate
  43:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  power based on the clock frequency.
  44:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  45:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
  46:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  47:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  48:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
  49:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  50:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  51:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
  52:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  The ADC_SAR_Seq_1_initVar variable is used to indicate when/if initial
  53:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  configuration of this component has happened. The variable is initialized to
  54:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  zero and set to 1 the first time ADC_Start() is called. This allows for
  55:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  component Re-Start without re-initialization in all subsequent calls to the
  56:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Start() routine.
  57:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  If re-initialization of the component is required the variable should be set
  58:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  to zero before call of ADC_SAR_Seq_1_Start() routine, or the user may call
  59:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Init() and ADC_SAR_Seq_1_Enable() as done in the
  60:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Start() routine.
  61:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  62:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
  63:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Start(void)
  64:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
  65:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* If not Initialized then initialize all required hardware and software */
  66:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     if(ADC_SAR_Seq_1_initVar == 0u)
  67:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
  68:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_Init();
  69:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_initVar = 1u;
  70:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
  71:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_Enable();
  72:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
  73:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  74:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  75:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
  76:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_Init
  77:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
  78:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  79:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
  80:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Initialize component's parameters to the parameters set by user in the
  81:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  customizer of the component placed onto schematic. Usually called in
  82:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Start().
  83:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  84:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
  85:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  86:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 3


  87:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
  88:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  89:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  90:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
  91:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  The ADC_SAR_Seq_1_offset variable is initialized.
  92:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  93:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
  94:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Init(void)
  95:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
  29              		.loc 1 95 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  96:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 chNum;
  97:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 tmpRegVal;
  98:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     int32 counts;
  99:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 100:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u)
 101:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         static const uint8 CYCODE ADC_SAR_Seq_1_InputsPlacement[] =
 102:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 103:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             (uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT << 4u) |
 104:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN
 105:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT << 4u) |
 106:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****              (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN
 107:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 2u)
 108:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT << 4u) |
 109:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN
 110:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 2u */
 111:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 3u)
 112:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT << 4u) |
 113:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN
 114:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 3u */
 115:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 4u)
 116:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT << 4u) |
 117:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN
 118:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 4u */
 119:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 5u)
 120:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PORT << 4u) |
 121:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PIN
 122:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 5u */
 123:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 6u)
 124:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PORT << 4u) |
 125:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PIN
 126:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 6u */
 127:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 7u)
 128:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PORT << 4u) |
 129:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PIN
 130:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 7u */
 131:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 8u)
 132:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_8_PORT << 4u) |
 133:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_8_PIN
 134:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 8u */
 135:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 9u)
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 4


 136:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_9_PORT << 4u) |
 137:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_9_PIN
 138:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 9u */
 139:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 10u)
 140:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_10_PORT << 4u) |
 141:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_10_PIN
 142:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 10u */
 143:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 11u)
 144:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_11_PORT << 4u) |
 145:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_11_PIN
 146:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 11u */
 147:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 12u)
 148:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_12_PORT << 4u) |
 149:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_12_PIN
 150:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 12u */
 151:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 13u)
 152:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_13_PORT << 4u) |
 153:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_13_PIN
 154:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 13u */
 155:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 14u)
 156:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_14_PORT << 4u) |
 157:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_14_PIN
 158:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 14u */
 159:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 15u)
 160:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_15_PORT << 4u) |
 161:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_15_PIN
 162:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 15u */
 163:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 16u)
 164:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_16_PORT << 4u) |
 165:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_16_PIN
 166:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 16u */
 167:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         };
 168:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u */
 169:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 170:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_IRQ_REMOVE == 0u)
 171:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Start and set interrupt vector */
 172:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CyIntSetPriority(ADC_SAR_Seq_1_INTC_NUMBER, ADC_SAR_Seq_1_INTC_PRIOR_NUMBER);
  37              		.loc 1 172 0
  38 0002 0321     		movs	r1, #3
  39 0004 1120     		movs	r0, #17
  40 0006 FFF7FEFF 		bl	CyIntSetPriority
  41              	.LVL0:
 173:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         (void)CyIntSetVector(ADC_SAR_Seq_1_INTC_NUMBER, &ADC_SAR_Seq_1_ISR);
  42              		.loc 1 173 0
  43 000a 4249     		ldr	r1, .L12
  44 000c 1120     		movs	r0, #17
  45 000e FFF7FEFF 		bl	CyIntSetVector
  46              	.LVL1:
 174:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif   /* End ADC_SAR_Seq_1_IRQ_REMOVE */
 175:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 176:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Init SAR and MUX registers */
 177:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CHAN_EN_REG = ADC_SAR_Seq_1_DEFAULT_EN_CHANNELS;
  47              		.loc 1 177 0
  48 0012 0322     		movs	r2, #3
  49 0014 404B     		ldr	r3, .L12+4
  50 0016 1A60     		str	r2, [r3]
 178:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CTRL_REG |= ADC_SAR_Seq_1_DEFAULT_CTRL_REG_CFG | 
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 5


 179:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Enable the SAR internal pump when global pump is enabled */
 180:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         (((ADC_SAR_Seq_1_PUMP_CTRL_REG & ADC_SAR_Seq_1_PUMP_CTRL_ENABLED) != 0u) ? 
  51              		.loc 1 180 0
  52 0018 404B     		ldr	r3, .L12+8
  53 001a 1B68     		ldr	r3, [r3]
 178:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CTRL_REG |= ADC_SAR_Seq_1_DEFAULT_CTRL_REG_CFG | 
  54              		.loc 1 178 0
  55 001c 002B     		cmp	r3, #0
  56 001e 01DA     		bge	.L10
  57 0020 3F49     		ldr	r1, .L12+12
  58 0022 00E0     		b	.L2
  59              	.L10:
  60 0024 3F49     		ldr	r1, .L12+16
  61              	.L2:
 178:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CTRL_REG |= ADC_SAR_Seq_1_DEFAULT_CTRL_REG_CFG | 
  62              		.loc 1 178 0 is_stmt 0 discriminator 4
  63 0026 404A     		ldr	r2, .L12+20
  64 0028 1368     		ldr	r3, [r2]
  65 002a 0B43     		orrs	r3, r1
  66 002c 1360     		str	r3, [r2]
 181:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_BOOSTPUMP_EN : 0u);
 182:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SAMPLE_CTRL_REG = ADC_SAR_Seq_1_DEFAULT_SAMPLE_CTRL_REG_CFG;
  67              		.loc 1 182 0 is_stmt 1 discriminator 4
  68 002e 3F4A     		ldr	r2, .L12+24
  69 0030 3F4B     		ldr	r3, .L12+28
  70 0032 1A60     		str	r2, [r3]
 183:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG = ADC_SAR_Seq_1_DEFAULT_RANGE_THRES_REG_CFG;
  71              		.loc 1 183 0 discriminator 4
  72 0034 3F4A     		ldr	r2, .L12+32
  73 0036 404B     		ldr	r3, .L12+36
  74 0038 1A60     		str	r2, [r3]
 184:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_COND_REG  = ADC_SAR_Seq_1_COMPARE_MODE;
  75              		.loc 1 184 0 discriminator 4
  76 003a 0023     		movs	r3, #0
  77 003c 3F4A     		ldr	r2, .L12+40
  78 003e 1360     		str	r3, [r2]
 185:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SAMPLE_TIME01_REG = ADC_SAR_Seq_1_DEFAULT_SAMPLE_TIME01_REG_CFG;
  79              		.loc 1 185 0 discriminator 4
  80 0040 3F4A     		ldr	r2, .L12+44
  81 0042 4049     		ldr	r1, .L12+48
  82 0044 0A60     		str	r2, [r1]
 186:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SAMPLE_TIME23_REG = ADC_SAR_Seq_1_DEFAULT_SAMPLE_TIME23_REG_CFG;
  83              		.loc 1 186 0 discriminator 4
  84 0046 4049     		ldr	r1, .L12+52
  85 0048 0A60     		str	r2, [r1]
 187:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     
 188:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Connect Vm to VSSA when even one channel is single-ended or multiple channels configured */
 189:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_DEFAULT_MUX_SWITCH0 != 0u)
 190:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_MUX_SWITCH0_REG |= ADC_SAR_Seq_1_DEFAULT_MUX_SWITCH0;
  86              		.loc 1 190 0 discriminator 4
  87 004a 404A     		ldr	r2, .L12+56
  88 004c 1168     		ldr	r1, [r2]
  89 004e 8020     		movs	r0, #128
  90 0050 4002     		lsls	r0, r0, #9
  91 0052 0143     		orrs	r1, r0
  92 0054 1160     		str	r1, [r2]
 191:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Set MUX_HW_CTRL_VSSA in MUX_SWITCH_HW_CTRL when multiple channels enabled */
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 6


 192:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u)
 193:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             ADC_SAR_Seq_1_MUX_SWITCH_HW_CTRL_REG |= ADC_SAR_Seq_1_DEFAULT_MUX_SWITCH0;
  93              		.loc 1 193 0 discriminator 4
  94 0056 3E49     		ldr	r1, .L12+60
  95 0058 0A68     		ldr	r2, [r1]
  96 005a 0243     		orrs	r2, r0
  97 005c 0A60     		str	r2, [r1]
 194:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u */
 195:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /*ADC_SAR_Seq_1_CHANNELS_MODE !=0 */
 196:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 197:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SATURATE_INTR_MASK_REG = 0u;
  98              		.loc 1 197 0 discriminator 4
  99 005e 3D4A     		ldr	r2, .L12+64
 100 0060 1360     		str	r3, [r2]
 198:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_INTR_MASK_REG = 0u;
 101              		.loc 1 198 0 discriminator 4
 102 0062 3D4A     		ldr	r2, .L12+68
 103 0064 1360     		str	r3, [r2]
 199:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_INTR_MASK_REG = ADC_SAR_Seq_1_SAR_INTR_MASK;
 104              		.loc 1 199 0 discriminator 4
 105 0066 0122     		movs	r2, #1
 106 0068 3C4B     		ldr	r3, .L12+72
 107 006a 1A60     		str	r2, [r3]
 200:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 201:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_CY_SAR_IP_VER == ADC_SAR_Seq_1_CY_SAR_IP_VER0)
 202:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_ANA_TRIM_REG = ADC_SAR_Seq_1_TRIM_COEF;
 203:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* (ADC_SAR_Seq_1_CY_SAR_IP_VER == ADC_SAR_Seq_1_CY_SAR_IP_VER0) */
 204:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 205:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Read and modify default configuration based on characterization */
 206:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     tmpRegVal = ADC_SAR_Seq_1_SAR_DFT_CTRL_REG;
 108              		.loc 1 206 0 discriminator 4
 109 006c 3C4A     		ldr	r2, .L12+76
 110 006e 1168     		ldr	r1, [r2]
 111              	.LVL2:
 112 0070 3C4B     		ldr	r3, .L12+80
 113 0072 0B40     		ands	r3, r1
 207:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     tmpRegVal &= (uint32)~ADC_SAR_Seq_1_DCEN;
 208:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     
 209:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_CY_SAR_IP_VER == ADC_SAR_Seq_1_CY_SAR_IP_VER0)
 210:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_NOMINAL_CLOCK_FREQ > (ADC_SAR_Seq_1_MAX_FREQUENCY / 2))
 211:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal |= ADC_SAR_Seq_1_SEL_CSEL_DFT_CHAR;
 212:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #else  /* clock speed < 9 Mhz */
 213:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal |= ADC_SAR_Seq_1_DLY_INC;
 214:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* clock speed > 9 Mhz */
 215:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #else
 216:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if ((ADC_SAR_Seq_1_DEFAULT_VREF_SEL == ADC_SAR_Seq_1__INTERNAL1024) || \
 217:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****              (ADC_SAR_Seq_1_DEFAULT_VREF_SEL == ADC_SAR_Seq_1__INTERNALVREF))
 218:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal |= ADC_SAR_Seq_1_DLY_INC;
 219:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #else
 220:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal |= ADC_SAR_Seq_1_DCEN;
 221:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal &= (uint32)~ADC_SAR_Seq_1_DLY_INC;
 114              		.loc 1 221 0 discriminator 4
 115 0074 8021     		movs	r1, #128
 116              	.LVL3:
 117 0076 8905     		lsls	r1, r1, #22
 118 0078 0B43     		orrs	r3, r1
 119              	.LVL4:
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 7


 222:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ((ADC_SAR_Seq_1_DEFAULT_VREF_SEL == ADC_SAR_Seq_1__INTERNAL1024) || \
 223:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                    (ADC_SAR_Seq_1_DEFAULT_VREF_SEL == ADC_SAR_Seq_1__INTERNALVREF)) */
 224:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* (ADC_SAR_Seq_1_CY_SAR_IP_VER == ADC_SAR_Seq_1_CY_SAR_IP_VER0) */
 225:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     
 226:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_DFT_CTRL_REG = tmpRegVal;
 120              		.loc 1 226 0 discriminator 4
 121 007a 1360     		str	r3, [r2]
 122              	.LVL5:
 227:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 228:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12)
 229:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_WOUNDING_REG = ADC_SAR_Seq_1_ALT_WOUNDING;
 230:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12 */
 231:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 232:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     for(chNum = 0u; chNum < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM; chNum++)
 123              		.loc 1 232 0 discriminator 4
 124 007c 0024     		movs	r4, #0
 125 007e 45E0     		b	.L3
 126              	.LVL6:
 127              	.L9:
 233:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 234:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         tmpRegVal = (ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_CHANNEL_CONFIG_MASK);
 128              		.loc 1 234 0
 129 0080 3949     		ldr	r1, .L12+84
 130 0082 A200     		lsls	r2, r4, #2
 131 0084 5058     		ldr	r0, [r2, r1]
 132 0086 DC23     		movs	r3, #220
 133 0088 9B01     		lsls	r3, r3, #6
 134 008a 0340     		ands	r3, r0
 135              	.LVL7:
 235:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u)
 236:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal |= ADC_SAR_Seq_1_InputsPlacement[chNum];
 136              		.loc 1 236 0
 137 008c 0919     		adds	r1, r1, r4
 138 008e 097A     		ldrb	r1, [r1, #8]
 139 0090 0B43     		orrs	r3, r1
 140              	.LVL8:
 237:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u */
 238:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         
 239:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         
 240:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* When the part is limited to 10-bit then the SUB_RESOLUTION bit
 241:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         *  will be ignored and the RESOLUTION bit selects between 10-bit
 242:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         *  (0) and 8-bit (1) resolution.
 243:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         */
 244:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if((ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12) && \
 245:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             (ADC_SAR_Seq_1_ALT_WOUNDING == ADC_SAR_Seq_1_WOUNDING_10BIT))
 246:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal &= (uint32)(~ADC_SAR_Seq_1_ALT_RESOLUTION_ON);
 247:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12 */
 248:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 249:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 250:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if(chNum < ADC_SAR_Seq_1_SEQUENCED_CHANNELS_NUM)
 251:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 252:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 253:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             CY_SET_REG32((reg32 *)(ADC_SAR_Seq_1_SAR_CHAN_CONFIG_IND + (uint32)(chNum << 2)), tmpRe
 141              		.loc 1 253 0
 142 0092 3649     		ldr	r1, .L12+88
 143 0094 8C46     		mov	ip, r1
 144 0096 6244     		add	r2, r2, ip
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 8


 145 0098 1360     		str	r3, [r2]
 254:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 255:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_SATURATE_EN_MASK) != 0u)
 146              		.loc 1 255 0
 147 009a C307     		lsls	r3, r0, #31
 148 009c 07D5     		bpl	.L4
 149              	.LVL9:
 256:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 257:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_SAR_SATURATE_INTR_MASK_REG |= (uint16)((uint16)1 << chNum);
 150              		.loc 1 257 0
 151 009e 2D49     		ldr	r1, .L12+64
 152 00a0 0A68     		ldr	r2, [r1]
 153              	.LVL10:
 154 00a2 0123     		movs	r3, #1
 155 00a4 A340     		lsls	r3, r3, r4
 156 00a6 1B04     		lsls	r3, r3, #16
 157 00a8 1B0C     		lsrs	r3, r3, #16
 158 00aa 1343     		orrs	r3, r2
 159 00ac 0B60     		str	r3, [r1]
 160              	.LVL11:
 161              	.L4:
 258:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 259:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 260:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_RANGE_CTRL_EN_MASK) != 0u)
 162              		.loc 1 260 0
 163 00ae A300     		lsls	r3, r4, #2
 164 00b0 2D4A     		ldr	r2, .L12+84
 165              	.LVL12:
 166 00b2 9B58     		ldr	r3, [r3, r2]
 167 00b4 9B07     		lsls	r3, r3, #30
 168 00b6 07D5     		bpl	.L5
 261:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 262:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_SAR_RANGE_INTR_MASK_REG |= (uint16)((uint16)1 << chNum);
 169              		.loc 1 262 0
 170 00b8 2749     		ldr	r1, .L12+68
 171 00ba 0A68     		ldr	r2, [r1]
 172              	.LVL13:
 173 00bc 0123     		movs	r3, #1
 174 00be A340     		lsls	r3, r3, r4
 175 00c0 1B04     		lsls	r3, r3, #16
 176 00c2 1B0C     		lsrs	r3, r3, #16
 177 00c4 1343     		orrs	r3, r2
 178 00c6 0B60     		str	r3, [r1]
 179              	.L5:
 263:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 264:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 265:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 266:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             else
 267:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 268:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 CY_SET_REG32(ADC_SAR_Seq_1_SAR_INJ_CHAN_CONFIG_PTR, tmpRegVal | ADC_SAR_Seq_1_INJ_T
 269:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 270:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_SATURATE_EN_MASK) != 0u)
 271:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 {
 272:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                     ADC_SAR_Seq_1_SAR_INTR_MASK_REG |= ADC_SAR_Seq_1_INJ_SATURATE_MASK;
 273:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 }
 274:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 275:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_RANGE_CTRL_EN_MASK) != 0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 9


 276:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 {
 277:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                     ADC_SAR_Seq_1_SAR_INTR_MASK_REG |= ADC_SAR_Seq_1_INJ_RANGE_MASK;
 278:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 }
 279:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 280:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 281:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 282:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_ALT_RESOLUTION_ON) != 0u)
 180              		.loc 1 282 0
 181 00c8 A300     		lsls	r3, r4, #2
 182 00ca 274A     		ldr	r2, .L12+84
 183              	.LVL14:
 184 00cc 9B58     		ldr	r3, [r3, r2]
 185 00ce 9A05     		lsls	r2, r3, #22
 186 00d0 02D5     		bpl	.L11
 187              	.LVL15:
 283:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 284:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                counts = (int32)ADC_SAR_Seq_1_DEFAULT_MAX_WRK_ALT;
 188              		.loc 1 284 0
 189 00d2 8020     		movs	r0, #128
 190              	.LVL16:
 191 00d4 4000     		lsls	r0, r0, #1
 192 00d6 01E0     		b	.L6
 193              	.LVL17:
 194              	.L11:
 285:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 286:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         else
 287:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 288:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                counts = (int32)ADC_SAR_Seq_1_SAR_WRK_MAX_12BIT;
 195              		.loc 1 288 0
 196 00d8 8020     		movs	r0, #128
 197              	.LVL18:
 198 00da 4001     		lsls	r0, r0, #5
 199              	.L6:
 200              	.LVL19:
 289:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 290:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 291:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_DIFFERENTIAL_EN) == 0u)
 201              		.loc 1 291 0
 202 00dc DB05     		lsls	r3, r3, #23
 203 00de 04D4     		bmi	.L7
 292:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 293:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if((ADC_SAR_Seq_1_DEFAULT_SE_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FSIGNED) && \
 294:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 (ADC_SAR_Seq_1_DEFAULT_NEG_INPUT_SEL == ADC_SAR_Seq_1__VREF))
 295:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 /* Set offset to the minus half scale to convert results to unsigned format */
 296:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = (int16)(counts / -2);
 297:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #else
 298:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = 0;
 204              		.loc 1 298 0
 205 00e0 6300     		lsls	r3, r4, #1
 206 00e2 0021     		movs	r1, #0
 207 00e4 224A     		ldr	r2, .L12+92
 208 00e6 9952     		strh	r1, [r3, r2]
 209 00e8 03E0     		b	.L8
 210              	.L7:
 299:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* end DEFAULT_SE_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FSIGNED */
 300:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 301:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         else    /* Differential channel */
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 10


 302:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 303:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_DEFAULT_DIFF_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FUNSIGNED)
 304:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 /* Set offset to the half scale to convert results to signed format */
 305:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = (int16)(counts / 2);
 306:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #else
 307:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = 0;
 211              		.loc 1 307 0
 212 00ea 6300     		lsls	r3, r4, #1
 213 00ec 0021     		movs	r1, #0
 214 00ee 204A     		ldr	r2, .L12+92
 215 00f0 9952     		strh	r1, [r3, r2]
 216              	.L8:
 308:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* end ADC_SAR_Seq_1_DEFAULT_DIFF_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FUNSIGNED 
 309:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 310:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Calculate gain in counts per 10 volts with rounding */
 311:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_countsPer10Volt[chNum] = (int16)(((counts * ADC_SAR_Seq_1_10MV_COUNTS) +
 217              		.loc 1 311 0 discriminator 2
 218 00f2 204B     		ldr	r3, .L12+96
 219 00f4 5843     		muls	r0, r3
 220              	.LVL20:
 221 00f6 204B     		ldr	r3, .L12+100
 222 00f8 9C46     		mov	ip, r3
 223 00fa 6044     		add	r0, r0, ip
 312:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                             ADC_SAR_Seq_1_DEFAULT_VREF_MV_VALUE) / (ADC_SAR_Seq_1_DEFAULT_VREF_MV_V
 224              		.loc 1 312 0 discriminator 2
 225 00fc 1F49     		ldr	r1, .L12+104
 226 00fe FFF7FEFF 		bl	__aeabi_idiv
 227              	.LVL21:
 311:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                             ADC_SAR_Seq_1_DEFAULT_VREF_MV_VALUE) / (ADC_SAR_Seq_1_DEFAULT_VREF_MV_V
 228              		.loc 1 311 0 discriminator 2
 229 0102 00B2     		sxth	r0, r0
 230 0104 A200     		lsls	r2, r4, #2
 231 0106 1E4B     		ldr	r3, .L12+108
 232 0108 D050     		str	r0, [r2, r3]
 232:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 233              		.loc 1 232 0 discriminator 2
 234 010a 0134     		adds	r4, r4, #1
 235              	.LVL22:
 236              	.L3:
 232:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 237              		.loc 1 232 0 is_stmt 0 discriminator 1
 238 010c 012C     		cmp	r4, #1
 239 010e B7D9     		bls	.L9
 313:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 314:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 240              		.loc 1 314 0 is_stmt 1
 241              		@ sp needed
 242              	.LVL23:
 243 0110 10BD     		pop	{r4, pc}
 244              	.L13:
 245 0112 C046     		.align	2
 246              	.L12:
 247 0114 00000000 		.word	ADC_SAR_Seq_1_ISR
 248 0118 20003A40 		.word	1077542944
 249 011c 80033A40 		.word	1077543808
 250 0120 70201010 		.word	269492336
 251 0124 70200010 		.word	268443760
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 11


 252 0128 00003A40 		.word	1077542912
 253 012c 8C000080 		.word	-2147483508
 254 0130 04003A40 		.word	1077542916
 255 0134 0000FF07 		.word	134152192
 256 0138 18003A40 		.word	1077542936
 257 013c 1C003A40 		.word	1077542940
 258 0140 02000200 		.word	131074
 259 0144 10003A40 		.word	1077542928
 260 0148 14003A40 		.word	1077542932
 261 014c 00033A40 		.word	1077543680
 262 0150 40033A40 		.word	1077543744
 263 0154 28023A40 		.word	1077543464
 264 0158 38023A40 		.word	1077543480
 265 015c 18023A40 		.word	1077543448
 266 0160 30003A40 		.word	1077542960
 267 0164 FEFFFFDF 		.word	-536870914
 268 0168 00000000 		.word	.LANCHOR0
 269 016c 80003A40 		.word	1077543040
 270 0170 00000000 		.word	ADC_SAR_Seq_1_offset
 271 0174 10270000 		.word	10000
 272 0178 E40C0000 		.word	3300
 273 017c C8190000 		.word	6600
 274 0180 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 275              		.cfi_endproc
 276              	.LFE2:
 277              		.size	ADC_SAR_Seq_1_Init, .-ADC_SAR_Seq_1_Init
 278              		.section	.text.ADC_SAR_Seq_1_Enable,"ax",%progbits
 279              		.align	2
 280              		.global	ADC_SAR_Seq_1_Enable
 281              		.code	16
 282              		.thumb_func
 283              		.type	ADC_SAR_Seq_1_Enable, %function
 284              	ADC_SAR_Seq_1_Enable:
 285              	.LFB3:
 315:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 316:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 317:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_1_Enable
 318:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 319:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 320:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 321:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Enables the clock and analog power for SAR ADC.
 322:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 323:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 324:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 325:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 326:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 327:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 328:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 329:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 330:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Enable(void)
 331:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 286              		.loc 1 331 0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290 0000 10B5     		push	{r4, lr}
 291              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 12


 292              		.cfi_offset 4, -8
 293              		.cfi_offset 14, -4
 332:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     if (0u == (ADC_SAR_Seq_1_SAR_CTRL_REG & ADC_SAR_Seq_1_ENABLE))
 294              		.loc 1 332 0
 295 0002 094B     		ldr	r3, .L17
 296 0004 1B68     		ldr	r3, [r3]
 297 0006 002B     		cmp	r3, #0
 298 0008 0CDB     		blt	.L14
 299              	.L16:
 333:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 334:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_CY_SAR_IP_VER != ADC_SAR_Seq_1_CY_SAR_IP_VER0)
 335:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 336:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             while (0u != (ADC_SAR_Seq_1_SAR_STATUS_REG & ADC_SAR_Seq_1_STATUS_BUSY))
 300              		.loc 1 336 0 discriminator 1
 301 000a 084B     		ldr	r3, .L17+4
 302 000c 1B68     		ldr	r3, [r3]
 303 000e 002B     		cmp	r3, #0
 304 0010 FBDB     		blt	.L16
 337:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 338:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 /* wait for SAR to go idle to avoid deadlock */
 339:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 340:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* (ADC_SAR_Seq_1_CY_SAR_IP_VER != ADC_SAR_Seq_1_CY_SAR_IP_VER0) */
 341:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         
 342:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_CTRL_REG |= ADC_SAR_Seq_1_ENABLE;
 305              		.loc 1 342 0
 306 0012 054A     		ldr	r2, .L17
 307 0014 1368     		ldr	r3, [r2]
 308 0016 8021     		movs	r1, #128
 309 0018 0906     		lsls	r1, r1, #24
 310 001a 0B43     		orrs	r3, r1
 311 001c 1360     		str	r3, [r2]
 343:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         
 344:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* The block is ready to use 10 us after the enable signal is set high. */
 345:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CyDelayUs(ADC_SAR_Seq_1_10US_DELAY);         
 312              		.loc 1 345 0
 313 001e 0A20     		movs	r0, #10
 314 0020 FFF7FEFF 		bl	CyDelayUs
 315              	.LVL24:
 316              	.L14:
 346:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 347:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 317              		.loc 1 347 0
 318              		@ sp needed
 319 0024 10BD     		pop	{r4, pc}
 320              	.L18:
 321 0026 C046     		.align	2
 322              	.L17:
 323 0028 00003A40 		.word	1077542912
 324 002c 08023A40 		.word	1077543432
 325              		.cfi_endproc
 326              	.LFE3:
 327              		.size	ADC_SAR_Seq_1_Enable, .-ADC_SAR_Seq_1_Enable
 328              		.section	.text.ADC_SAR_Seq_1_Start,"ax",%progbits
 329              		.align	2
 330              		.global	ADC_SAR_Seq_1_Start
 331              		.code	16
 332              		.thumb_func
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 13


 333              		.type	ADC_SAR_Seq_1_Start, %function
 334              	ADC_SAR_Seq_1_Start:
 335              	.LFB1:
  64:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* If not Initialized then initialize all required hardware and software */
 336              		.loc 1 64 0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 0
 339              		@ frame_needed = 0, uses_anonymous_args = 0
 340 0000 10B5     		push	{r4, lr}
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 4, -8
 343              		.cfi_offset 14, -4
  66:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 344              		.loc 1 66 0
 345 0002 064B     		ldr	r3, .L21
 346 0004 1B78     		ldrb	r3, [r3]
 347 0006 002B     		cmp	r3, #0
 348 0008 04D1     		bne	.L20
  68:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_initVar = 1u;
 349              		.loc 1 68 0
 350 000a FFF7FEFF 		bl	ADC_SAR_Seq_1_Init
 351              	.LVL25:
  69:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 352              		.loc 1 69 0
 353 000e 0122     		movs	r2, #1
 354 0010 024B     		ldr	r3, .L21
 355 0012 1A70     		strb	r2, [r3]
 356              	.L20:
  71:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 357              		.loc 1 71 0
 358 0014 FFF7FEFF 		bl	ADC_SAR_Seq_1_Enable
 359              	.LVL26:
  72:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 360              		.loc 1 72 0
 361              		@ sp needed
 362 0018 10BD     		pop	{r4, pc}
 363              	.L22:
 364 001a C046     		.align	2
 365              	.L21:
 366 001c 00000000 		.word	.LANCHOR1
 367              		.cfi_endproc
 368              	.LFE1:
 369              		.size	ADC_SAR_Seq_1_Start, .-ADC_SAR_Seq_1_Start
 370              		.section	.text.ADC_SAR_Seq_1_Stop,"ax",%progbits
 371              		.align	2
 372              		.global	ADC_SAR_Seq_1_Stop
 373              		.code	16
 374              		.thumb_func
 375              		.type	ADC_SAR_Seq_1_Stop, %function
 376              	ADC_SAR_Seq_1_Stop:
 377              	.LFB4:
 348:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 349:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 350:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 351:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_Stop
 352:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 353:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 14


 354:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 355:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  This function stops ADC conversions and puts the ADC into its lowest power
 356:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mode.
 357:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 358:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 359:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 360:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 361:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 362:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 363:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 364:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 365:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Stop(void)
 366:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 378              		.loc 1 366 0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		@ link register save eliminated.
 367:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CTRL_REG &= (uint32)~ADC_SAR_Seq_1_ENABLE;
 383              		.loc 1 367 0
 384 0000 024A     		ldr	r2, .L24
 385 0002 1368     		ldr	r3, [r2]
 386 0004 5B00     		lsls	r3, r3, #1
 387 0006 5B08     		lsrs	r3, r3, #1
 388 0008 1360     		str	r3, [r2]
 368:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 389              		.loc 1 368 0
 390              		@ sp needed
 391 000a 7047     		bx	lr
 392              	.L25:
 393              		.align	2
 394              	.L24:
 395 000c 00003A40 		.word	1077542912
 396              		.cfi_endproc
 397              	.LFE4:
 398              		.size	ADC_SAR_Seq_1_Stop, .-ADC_SAR_Seq_1_Stop
 399              		.section	.text.ADC_SAR_Seq_1_StartConvert,"ax",%progbits
 400              		.align	2
 401              		.global	ADC_SAR_Seq_1_StartConvert
 402              		.code	16
 403              		.thumb_func
 404              		.type	ADC_SAR_Seq_1_StartConvert, %function
 405              	ADC_SAR_Seq_1_StartConvert:
 406              	.LFB5:
 369:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 370:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 371:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 372:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_StartConvert
 373:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 374:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 375:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 376:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Description:
 377:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  For free running mode, this API starts the conversion process and it
 378:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  runs continuously.
 379:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 380:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  In a triggered mode, this routine triggers every conversion by
 381:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  writing into the FW_TRIGGER bit in SAR_START_CTRL reg. In triggered mode,
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 15


 382:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  every conversion has to start by this API.
 383:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 384:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 385:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 386:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 387:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 388:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 389:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 390:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 391:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_StartConvert(void)
 392:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 407              		.loc 1 392 0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 393:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE_SEL == ADC_SAR_Seq_1__FREERUNNING)
 394:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_SAMPLE_CTRL_REG |= ADC_SAR_Seq_1_CONTINUOUS_EN;
 412              		.loc 1 394 0
 413 0000 034A     		ldr	r2, .L27
 414 0002 1368     		ldr	r3, [r2]
 415 0004 8021     		movs	r1, #128
 416 0006 4902     		lsls	r1, r1, #9
 417 0008 0B43     		orrs	r3, r1
 418 000a 1360     		str	r3, [r2]
 395:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #else /* Firmware trigger */
 396:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_START_CTRL_REG = ADC_SAR_Seq_1_FW_TRIGGER;
 397:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* End ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE == ADC_SAR_Seq_1__FREERUNNING */
 398:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 399:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 419              		.loc 1 399 0
 420              		@ sp needed
 421 000c 7047     		bx	lr
 422              	.L28:
 423 000e C046     		.align	2
 424              	.L27:
 425 0010 04003A40 		.word	1077542916
 426              		.cfi_endproc
 427              	.LFE5:
 428              		.size	ADC_SAR_Seq_1_StartConvert, .-ADC_SAR_Seq_1_StartConvert
 429              		.section	.text.ADC_SAR_Seq_1_StopConvert,"ax",%progbits
 430              		.align	2
 431              		.global	ADC_SAR_Seq_1_StopConvert
 432              		.code	16
 433              		.thumb_func
 434              		.type	ADC_SAR_Seq_1_StopConvert, %function
 435              	ADC_SAR_Seq_1_StopConvert:
 436              	.LFB6:
 400:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 401:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 402:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 403:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_StopConvert
 404:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 405:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 406:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 407:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Forces the ADC to stop all conversions.
 408:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 16


 409:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 410:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 411:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 412:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 413:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 414:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 415:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 416:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_StopConvert(void)
 417:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 437              		.loc 1 417 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 418:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE_SEL == ADC_SAR_Seq_1__FREERUNNING)
 419:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_SAMPLE_CTRL_REG &= (uint32)(~ADC_SAR_Seq_1_CONTINUOUS_EN);
 442              		.loc 1 419 0
 443 0000 024A     		ldr	r2, .L30
 444 0002 1168     		ldr	r1, [r2]
 445 0004 024B     		ldr	r3, .L30+4
 446 0006 0B40     		ands	r3, r1
 447 0008 1360     		str	r3, [r2]
 420:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE == ADC_SAR_Seq_1__FREERUNNING */
 421:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 448              		.loc 1 421 0
 449              		@ sp needed
 450 000a 7047     		bx	lr
 451              	.L31:
 452              		.align	2
 453              	.L30:
 454 000c 04003A40 		.word	1077542916
 455 0010 FFFFFEFF 		.word	-65537
 456              		.cfi_endproc
 457              	.LFE6:
 458              		.size	ADC_SAR_Seq_1_StopConvert, .-ADC_SAR_Seq_1_StopConvert
 459              		.section	.text.ADC_SAR_Seq_1_IsEndConversion,"ax",%progbits
 460              		.align	2
 461              		.global	ADC_SAR_Seq_1_IsEndConversion
 462              		.code	16
 463              		.thumb_func
 464              		.type	ADC_SAR_Seq_1_IsEndConversion, %function
 465              	ADC_SAR_Seq_1_IsEndConversion:
 466              	.LFB7:
 422:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 423:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 424:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 425:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_IsEndConversion
 426:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 427:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 428:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 429:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Description: Checks for ADC end of conversion for the case one
 430:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  channel and end of scan for the case of multiple channels. It acts
 431:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  as a software version of the EOC. This function provides the
 432:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  programmer with two options. In one mode this function
 433:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  immediately returns with the conversion status. In the other mode,
 434:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  the function does not return (blocking) until the conversion has
 435:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  completed.
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 17


 436:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 437:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 438:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_RETURN_STATUS        -> Immediately returns conversion result status
 439:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_WAIT_FOR_RESULT      -> Does not return until ADC complete
 440:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_RETURN_STATUS_INJ    -> Immediately returns conversion result status
 441:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *                              for injection channel
 442:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_WAIT_FOR_RESULT_INJ  -> Does not return until ADC completes injection
 443:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *                              channel conversion
 444:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 445:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 446:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  If a non-zero value is returned, the last conversion or scan has completed.
 447:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  If the returned value is zero, the ADC is still in the process of a scan.
 448:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 449:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 450:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** uint32 ADC_SAR_Seq_1_IsEndConversion(uint32 retMode)
 451:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 467              		.loc 1 451 0
 468              		.cfi_startproc
 469              		@ args = 0, pretend = 0, frame = 0
 470              		@ frame_needed = 0, uses_anonymous_args = 0
 471              		@ link register save eliminated.
 472              	.LVL27:
 473 0000 0200     		movs	r2, r0
 474              	.LVL28:
 452:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 status = 0u;
 453:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 454:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     if((retMode & (ADC_SAR_Seq_1_RETURN_STATUS | ADC_SAR_Seq_1_WAIT_FOR_RESULT)) != 0u)
 475              		.loc 1 454 0
 476 0002 8307     		lsls	r3, r0, #30
 477 0004 0CD0     		beq	.L36
 478              	.LVL29:
 479              	.L35:
 455:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 456:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         do
 457:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 458:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             status = ADC_SAR_Seq_1_SAR_INTR_REG & ADC_SAR_Seq_1_EOS_MASK;
 480              		.loc 1 458 0 discriminator 2
 481 0006 074B     		ldr	r3, .L37
 482 0008 1B68     		ldr	r3, [r3]
 483 000a 0120     		movs	r0, #1
 484 000c 1840     		ands	r0, r3
 485              	.LVL30:
 459:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }while((status == 0u) && ((retMode & ADC_SAR_Seq_1_WAIT_FOR_RESULT) != 0u));
 486              		.loc 1 459 0 discriminator 2
 487 000e 01D1     		bne	.L34
 488              		.loc 1 459 0 is_stmt 0 discriminator 1
 489 0010 9307     		lsls	r3, r2, #30
 490 0012 F8D4     		bmi	.L35
 491              	.L34:
 460:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 461:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if(status != 0u)
 492              		.loc 1 461 0 is_stmt 1
 493 0014 0028     		cmp	r0, #0
 494 0016 04D0     		beq	.L33
 462:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 463:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             /* Clear EOS bit */
 464:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             ADC_SAR_Seq_1_SAR_INTR_REG = ADC_SAR_Seq_1_EOS_MASK;
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 18


 495              		.loc 1 464 0
 496 0018 0122     		movs	r2, #1
 497              	.LVL31:
 498 001a 024B     		ldr	r3, .L37
 499 001c 1A60     		str	r2, [r3]
 500 001e 00E0     		b	.L33
 501              	.LVL32:
 502              	.L36:
 452:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 503              		.loc 1 452 0
 504 0020 0020     		movs	r0, #0
 505              	.LVL33:
 506              	.L33:
 465:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 466:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 467:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 468:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 469:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if((retMode & (ADC_SAR_Seq_1_RETURN_STATUS_INJ | ADC_SAR_Seq_1_WAIT_FOR_RESULT_INJ)) != 0u)
 470:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 471:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             do
 472:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 473:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 status |= ADC_SAR_Seq_1_SAR_INTR_REG & ADC_SAR_Seq_1_INJ_EOC_MASK;
 474:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }while(((status & ADC_SAR_Seq_1_INJ_EOC_MASK) == 0u) &&
 475:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                    ((retMode & ADC_SAR_Seq_1_WAIT_FOR_RESULT_INJ) != 0u));
 476:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 477:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((status & ADC_SAR_Seq_1_INJ_EOC_MASK) != 0u)
 478:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 479:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 /* Clear Injection EOS bit */
 480:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_SAR_INTR_REG = ADC_SAR_Seq_1_INJ_EOC_MASK;
 481:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 482:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 483:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 484:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 485:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     return (status);
 486:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 507              		.loc 1 486 0
 508              		@ sp needed
 509 0022 7047     		bx	lr
 510              	.L38:
 511              		.align	2
 512              	.L37:
 513 0024 10023A40 		.word	1077543440
 514              		.cfi_endproc
 515              	.LFE7:
 516              		.size	ADC_SAR_Seq_1_IsEndConversion, .-ADC_SAR_Seq_1_IsEndConversion
 517              		.section	.text.ADC_SAR_Seq_1_GetResult16,"ax",%progbits
 518              		.align	2
 519              		.global	ADC_SAR_Seq_1_GetResult16
 520              		.code	16
 521              		.thumb_func
 522              		.type	ADC_SAR_Seq_1_GetResult16, %function
 523              	ADC_SAR_Seq_1_GetResult16:
 524              	.LFB8:
 487:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 488:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 489:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 490:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_GetResult16
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 19


 491:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 492:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 493:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 494:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Gets the data available in the SAR DATA register.
 495:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 496:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 497:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  chan: The ADC channel in which to return the result. The first channel
 498:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  is 0 and the injection channel if enabled is the number of valid channels.
 499:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 500:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 501:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Returns converted data as a signed 16-bit integer
 502:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 503:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 504:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** int16 ADC_SAR_Seq_1_GetResult16(uint32 chan)
 505:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 525              		.loc 1 505 0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529              	.LVL34:
 530 0000 10B5     		push	{r4, lr}
 531              		.cfi_def_cfa_offset 8
 532              		.cfi_offset 4, -8
 533              		.cfi_offset 14, -4
 534 0002 0400     		movs	r4, r0
 506:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 result;
 507:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 508:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Halt CPU in debug mode if channel is out of valid range */
 509:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 535              		.loc 1 509 0
 536 0004 0128     		cmp	r0, #1
 537 0006 02D9     		bls	.L40
 538              		.loc 1 509 0 is_stmt 0 discriminator 1
 539 0008 0020     		movs	r0, #0
 540              	.LVL35:
 541 000a FFF7FEFF 		bl	CyHalt
 542              	.LVL36:
 543              	.L40:
 510:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 511:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     if(chan < ADC_SAR_Seq_1_SEQUENCED_CHANNELS_NUM)
 544              		.loc 1 511 0 is_stmt 1
 545 000e 012C     		cmp	r4, #1
 546 0010 07D8     		bhi	.L42
 512:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 513:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         result = CY_GET_REG32((reg32 *)(ADC_SAR_Seq_1_SAR_CHAN_RESULT_IND + (uint32)(chan << 2u))) 
 547              		.loc 1 513 0
 548 0012 A400     		lsls	r4, r4, #2
 549              	.LVL37:
 550 0014 044B     		ldr	r3, .L43
 551 0016 9C46     		mov	ip, r3
 552 0018 6444     		add	r4, r4, ip
 553 001a 2068     		ldr	r0, [r4]
 554 001c 0004     		lsls	r0, r0, #16
 555 001e 000C     		lsrs	r0, r0, #16
 556              	.LVL38:
 557 0020 00E0     		b	.L41
 558              	.LVL39:
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 20


 559              	.L42:
 514:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_RESULT_MASK;
 515:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 516:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     else
 517:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 518:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 519:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             result = ADC_SAR_Seq_1_SAR_INJ_RESULT_REG & ADC_SAR_Seq_1_RESULT_MASK;
 520:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #else
 521:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             result = 0u;
 560              		.loc 1 521 0
 561 0022 0020     		movs	r0, #0
 562              	.LVL40:
 563              	.L41:
 522:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 523:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 524:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 525:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     return ( (int16)result );
 564              		.loc 1 525 0
 565 0024 00B2     		sxth	r0, r0
 566              	.LVL41:
 526:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 567              		.loc 1 526 0
 568              		@ sp needed
 569 0026 10BD     		pop	{r4, pc}
 570              	.L44:
 571              		.align	2
 572              	.L43:
 573 0028 80013A40 		.word	1077543296
 574              		.cfi_endproc
 575              	.LFE8:
 576              		.size	ADC_SAR_Seq_1_GetResult16, .-ADC_SAR_Seq_1_GetResult16
 577              		.section	.text.ADC_SAR_Seq_1_SetChanMask,"ax",%progbits
 578              		.align	2
 579              		.global	ADC_SAR_Seq_1_SetChanMask
 580              		.code	16
 581              		.thumb_func
 582              		.type	ADC_SAR_Seq_1_SetChanMask, %function
 583              	ADC_SAR_Seq_1_SetChanMask:
 584              	.LFB9:
 527:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 528:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 529:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 530:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetChanMask
 531:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 532:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 533:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 534:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the channel enable mask.
 535:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 536:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 537:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask: Sets which channels that will be
 538:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  scanned. Setting bits for channels that do not exist will have no
 539:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  effect. For example, if only 6 channels were enabled, setting a
 540:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask of 0x0103 would only enable the last two channels (0 and 1).
 541:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  This API will not enable the injection channel.
 542:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Examples: If the component is setup to sequence through 8
 543:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  channels, a mask of 0x000F would enable channels 0, 1, 2, and 3.
 544:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 21


 545:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 546:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 547:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 548:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 549:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetChanMask(uint32 mask)
 550:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 585              		.loc 1 550 0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590              	.LVL42:
 551:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CHAN_EN_REG = mask & ADC_SAR_Seq_1_MAX_CHANNELS_EN_MASK;
 591              		.loc 1 551 0
 592 0000 0323     		movs	r3, #3
 593 0002 1840     		ands	r0, r3
 594              	.LVL43:
 595 0004 014B     		ldr	r3, .L46
 596 0006 1860     		str	r0, [r3]
 552:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 597              		.loc 1 552 0
 598              		@ sp needed
 599 0008 7047     		bx	lr
 600              	.L47:
 601 000a C046     		.align	2
 602              	.L46:
 603 000c 20003A40 		.word	1077542944
 604              		.cfi_endproc
 605              	.LFE9:
 606              		.size	ADC_SAR_Seq_1_SetChanMask, .-ADC_SAR_Seq_1_SetChanMask
 607              		.section	.text.ADC_SAR_Seq_1_SetLowLimit,"ax",%progbits
 608              		.align	2
 609              		.global	ADC_SAR_Seq_1_SetLowLimit
 610              		.code	16
 611              		.thumb_func
 612              		.type	ADC_SAR_Seq_1_SetLowLimit, %function
 613              	ADC_SAR_Seq_1_SetLowLimit:
 614              	.LFB10:
 553:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 554:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 555:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 556:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 557:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 558:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_EnableInjection
 559:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 560:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 561:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
 562:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Enables the injection channel for the next scan only.
 563:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 564:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
 565:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  None.
 566:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 567:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 568:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  None.
 569:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 570:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 571:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     void ADC_SAR_Seq_1_EnableInjection(void)
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 22


 572:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 573:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_INJ_CHAN_CONFIG_REG |= ADC_SAR_Seq_1_INJ_CHAN_EN;
 574:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 575:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 576:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 577:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 578:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 579:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 580:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetLowLimit
 581:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 582:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 583:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 584:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the low limit parameter for a limit condition.
 585:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 586:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 587:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  lowLimit: The low limit for a limit condition.
 588:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 589:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 590:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 591:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 592:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 593:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetLowLimit(uint32 lowLimit)
 594:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 615              		.loc 1 594 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620              	.LVL44:
 595:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG &= (uint32)(~ADC_SAR_Seq_1_RANGE_LOW_MASK);
 621              		.loc 1 595 0
 622 0000 054A     		ldr	r2, .L49
 623 0002 1368     		ldr	r3, [r2]
 624 0004 1B0C     		lsrs	r3, r3, #16
 625 0006 1B04     		lsls	r3, r3, #16
 626 0008 1360     		str	r3, [r2]
 596:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG |= lowLimit & ADC_SAR_Seq_1_RANGE_LOW_MASK;
 627              		.loc 1 596 0
 628 000a 1368     		ldr	r3, [r2]
 629 000c 0004     		lsls	r0, r0, #16
 630              	.LVL45:
 631 000e 000C     		lsrs	r0, r0, #16
 632 0010 1843     		orrs	r0, r3
 633 0012 1060     		str	r0, [r2]
 597:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 634              		.loc 1 597 0
 635              		@ sp needed
 636 0014 7047     		bx	lr
 637              	.L50:
 638 0016 C046     		.align	2
 639              	.L49:
 640 0018 18003A40 		.word	1077542936
 641              		.cfi_endproc
 642              	.LFE10:
 643              		.size	ADC_SAR_Seq_1_SetLowLimit, .-ADC_SAR_Seq_1_SetLowLimit
 644              		.section	.text.ADC_SAR_Seq_1_SetHighLimit,"ax",%progbits
 645              		.align	2
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 23


 646              		.global	ADC_SAR_Seq_1_SetHighLimit
 647              		.code	16
 648              		.thumb_func
 649              		.type	ADC_SAR_Seq_1_SetHighLimit, %function
 650              	ADC_SAR_Seq_1_SetHighLimit:
 651              	.LFB11:
 598:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 599:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 600:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 601:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetHighLimit
 602:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 603:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 604:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 605:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the low limit parameter for a limit condition.
 606:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 607:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 608:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  highLimit: The high limit for a limit condition.
 609:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 610:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 611:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 612:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 613:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 614:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetHighLimit(uint32 highLimit)
 615:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 652              		.loc 1 615 0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 0
 655              		@ frame_needed = 0, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 657              	.LVL46:
 616:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG &= (uint32)(~ADC_SAR_Seq_1_RANGE_HIGH_MASK);
 658              		.loc 1 616 0
 659 0000 044A     		ldr	r2, .L52
 660 0002 1368     		ldr	r3, [r2]
 661 0004 1B04     		lsls	r3, r3, #16
 662 0006 1B0C     		lsrs	r3, r3, #16
 663 0008 1360     		str	r3, [r2]
 617:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG |= (uint32)(highLimit << ADC_SAR_Seq_1_RANGE_HIGH_OFFSET);
 664              		.loc 1 617 0
 665 000a 1368     		ldr	r3, [r2]
 666 000c 0004     		lsls	r0, r0, #16
 667              	.LVL47:
 668 000e 1843     		orrs	r0, r3
 669 0010 1060     		str	r0, [r2]
 618:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 670              		.loc 1 618 0
 671              		@ sp needed
 672 0012 7047     		bx	lr
 673              	.L53:
 674              		.align	2
 675              	.L52:
 676 0014 18003A40 		.word	1077542936
 677              		.cfi_endproc
 678              	.LFE11:
 679              		.size	ADC_SAR_Seq_1_SetHighLimit, .-ADC_SAR_Seq_1_SetHighLimit
 680              		.section	.text.ADC_SAR_Seq_1_SetLimitMask,"ax",%progbits
 681              		.align	2
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 24


 682              		.global	ADC_SAR_Seq_1_SetLimitMask
 683              		.code	16
 684              		.thumb_func
 685              		.type	ADC_SAR_Seq_1_SetLimitMask, %function
 686              	ADC_SAR_Seq_1_SetLimitMask:
 687              	.LFB12:
 619:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 620:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 621:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 622:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetLimitMask
 623:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 624:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 625:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 626:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the channel limit condition mask.
 627:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 628:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 629:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask: Sets which channels that may cause a
 630:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  limit condition interrupt. Setting bits for channels that do not exist
 631:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  will have no effect. For example, if only 6 channels were enabled,
 632:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  setting a mask of 0x0103 would only enable the last two channels (0 and 1).
 633:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 634:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 635:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 636:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 637:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 638:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetLimitMask(uint32 mask)
 639:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 688              		.loc 1 639 0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692              		@ link register save eliminated.
 693              	.LVL48:
 640:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_INTR_MASK_REG = mask & ADC_SAR_Seq_1_MAX_CHANNELS_EN_MASK;
 694              		.loc 1 640 0
 695 0000 0323     		movs	r3, #3
 696 0002 1840     		ands	r0, r3
 697              	.LVL49:
 698 0004 014B     		ldr	r3, .L55
 699 0006 1860     		str	r0, [r3]
 641:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 700              		.loc 1 641 0
 701              		@ sp needed
 702 0008 7047     		bx	lr
 703              	.L56:
 704 000a C046     		.align	2
 705              	.L55:
 706 000c 38023A40 		.word	1077543480
 707              		.cfi_endproc
 708              	.LFE12:
 709              		.size	ADC_SAR_Seq_1_SetLimitMask, .-ADC_SAR_Seq_1_SetLimitMask
 710              		.section	.text.ADC_SAR_Seq_1_SetSatMask,"ax",%progbits
 711              		.align	2
 712              		.global	ADC_SAR_Seq_1_SetSatMask
 713              		.code	16
 714              		.thumb_func
 715              		.type	ADC_SAR_Seq_1_SetSatMask, %function
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 25


 716              	ADC_SAR_Seq_1_SetSatMask:
 717              	.LFB13:
 642:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 643:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 644:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 645:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetSatMask
 646:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 647:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 648:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 649:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the channel saturation event mask.
 650:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 651:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 652:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask: Sets which channels that may cause a
 653:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  saturation event interrupt. Setting bits for channels that do not exist
 654:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  will have no effect. For example, if only 8 channels were enabled,
 655:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  setting a mask of 0x01C0 would only enable two channels (6 and 7).
 656:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 657:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 658:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 659:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 660:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 661:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetSatMask(uint32 mask)
 662:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 718              		.loc 1 662 0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722              		@ link register save eliminated.
 723              	.LVL50:
 663:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SATURATE_INTR_MASK_REG = mask & ADC_SAR_Seq_1_MAX_CHANNELS_EN_MASK;
 724              		.loc 1 663 0
 725 0000 0323     		movs	r3, #3
 726 0002 1840     		ands	r0, r3
 727              	.LVL51:
 728 0004 014B     		ldr	r3, .L58
 729 0006 1860     		str	r0, [r3]
 664:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 730              		.loc 1 664 0
 731              		@ sp needed
 732 0008 7047     		bx	lr
 733              	.L59:
 734 000a C046     		.align	2
 735              	.L58:
 736 000c 28023A40 		.word	1077543464
 737              		.cfi_endproc
 738              	.LFE13:
 739              		.size	ADC_SAR_Seq_1_SetSatMask, .-ADC_SAR_Seq_1_SetSatMask
 740              		.section	.text.ADC_SAR_Seq_1_SetOffset,"ax",%progbits
 741              		.align	2
 742              		.global	ADC_SAR_Seq_1_SetOffset
 743              		.code	16
 744              		.thumb_func
 745              		.type	ADC_SAR_Seq_1_SetOffset, %function
 746              	ADC_SAR_Seq_1_SetOffset:
 747              	.LFB14:
 665:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 666:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 26


 667:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 668:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetOffset
 669:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 670:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 671:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 672:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   Description: Sets the ADC offset which is used by the functions
 673:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   ADC_CountsTo_uVolts, ADC_CountsTo_mVolts and ADC_CountsTo_Volts
 674:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   to substract the offset from the given reading
 675:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   before calculating the voltage conversion.
 676:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 677:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 678:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  chan: ADC channel number.
 679:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  offset: This value is a measured value when the
 680:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *          inputs are shorted or connected to the same input voltage.
 681:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 682:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 683:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 684:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 685:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
 686:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Offset:  Modified to set the user provided offset.
 687:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 688:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 689:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetOffset(uint32 chan, int16 offset)
 690:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 748              		.loc 1 690 0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              	.LVL52:
 753 0000 70B5     		push	{r4, r5, r6, lr}
 754              		.cfi_def_cfa_offset 16
 755              		.cfi_offset 4, -16
 756              		.cfi_offset 5, -12
 757              		.cfi_offset 6, -8
 758              		.cfi_offset 14, -4
 759 0002 0400     		movs	r4, r0
 760 0004 0D00     		movs	r5, r1
 691:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Halt CPU in debug mode if channel is out of valid range */
 692:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 761              		.loc 1 692 0
 762 0006 0128     		cmp	r0, #1
 763 0008 02D9     		bls	.L61
 764              		.loc 1 692 0 is_stmt 0 discriminator 1
 765 000a 0020     		movs	r0, #0
 766              	.LVL53:
 767 000c FFF7FEFF 		bl	CyHalt
 768              	.LVL54:
 769              	.L61:
 693:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 694:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_offset[chan] = offset;
 770              		.loc 1 694 0 is_stmt 1
 771 0010 6400     		lsls	r4, r4, #1
 772              	.LVL55:
 773 0012 014B     		ldr	r3, .L62
 774 0014 E552     		strh	r5, [r4, r3]
 695:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 775              		.loc 1 695 0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 27


 776              		@ sp needed
 777 0016 70BD     		pop	{r4, r5, r6, pc}
 778              	.L63:
 779              		.align	2
 780              	.L62:
 781 0018 00000000 		.word	ADC_SAR_Seq_1_offset
 782              		.cfi_endproc
 783              	.LFE14:
 784              		.size	ADC_SAR_Seq_1_SetOffset, .-ADC_SAR_Seq_1_SetOffset
 785              		.section	.text.ADC_SAR_Seq_1_SetGain,"ax",%progbits
 786              		.align	2
 787              		.global	ADC_SAR_Seq_1_SetGain
 788              		.code	16
 789              		.thumb_func
 790              		.type	ADC_SAR_Seq_1_SetGain, %function
 791              	ADC_SAR_Seq_1_SetGain:
 792              	.LFB15:
 696:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 697:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 698:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 699:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetGain
 700:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 701:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 702:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 703:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Description: Sets the ADC gain in counts per 10 volt for the voltage
 704:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  conversion functions below. This value is set by default by the
 705:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  reference and input range settings. It should only be used to further
 706:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  calibrate the ADC with a known input or if an external reference is
 707:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  used. Affects the ADC_CountsTo_uVolts, ADC_CountsTo_mVolts
 708:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  and ADC_CountsTo_Volts functions by supplying the correct
 709:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  conversion between ADC counts and voltage.
 710:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 711:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 712:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  chan: ADC channel number.
 713:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  adcGain: ADC gain in counts per 10 volts.
 714:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 715:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 716:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 717:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 718:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
 719:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_CountsPer10Volt:  modified to set the ADC gain in counts
 720:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   per 10 volt.
 721:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 722:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 723:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetGain(uint32 chan, int32 adcGain)
 724:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 793              		.loc 1 724 0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 0
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797              	.LVL56:
 798 0000 70B5     		push	{r4, r5, r6, lr}
 799              		.cfi_def_cfa_offset 16
 800              		.cfi_offset 4, -16
 801              		.cfi_offset 5, -12
 802              		.cfi_offset 6, -8
 803              		.cfi_offset 14, -4
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 28


 804 0002 0400     		movs	r4, r0
 805 0004 0D00     		movs	r5, r1
 725:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Halt CPU in debug mode if channel is out of valid range */
 726:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 806              		.loc 1 726 0
 807 0006 0128     		cmp	r0, #1
 808 0008 02D9     		bls	.L65
 809              		.loc 1 726 0 is_stmt 0 discriminator 1
 810 000a 0020     		movs	r0, #0
 811              	.LVL57:
 812 000c FFF7FEFF 		bl	CyHalt
 813              	.LVL58:
 814              	.L65:
 727:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 728:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_countsPer10Volt[chan] = adcGain;
 815              		.loc 1 728 0 is_stmt 1
 816 0010 A400     		lsls	r4, r4, #2
 817              	.LVL59:
 818 0012 014B     		ldr	r3, .L66
 819 0014 E550     		str	r5, [r4, r3]
 729:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 820              		.loc 1 729 0
 821              		@ sp needed
 822              	.LVL60:
 823 0016 70BD     		pop	{r4, r5, r6, pc}
 824              	.L67:
 825              		.align	2
 826              	.L66:
 827 0018 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 828              		.cfi_endproc
 829              	.LFE15:
 830              		.size	ADC_SAR_Seq_1_SetGain, .-ADC_SAR_Seq_1_SetGain
 831              		.section	.text.ADC_SAR_Seq_1_CountsTo_mVolts,"ax",%progbits
 832              		.align	2
 833              		.global	ADC_SAR_Seq_1_CountsTo_mVolts
 834              		.code	16
 835              		.thumb_func
 836              		.type	ADC_SAR_Seq_1_CountsTo_mVolts, %function
 837              	ADC_SAR_Seq_1_CountsTo_mVolts:
 838              	.LFB16:
 730:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 731:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 732:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #if(ADC_SAR_Seq_1_DEFAULT_JUSTIFICATION_SEL == ADC_SAR_Seq_1__RIGHT)
 733:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 734:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 735:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 736:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_CountsTo_mVolts
 737:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 738:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 739:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
 740:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function converts ADC counts to mVolts
 741:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function is not available when left data format justification selected.
 742:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 743:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
 744:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  chan: The ADC channel number.
 745:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  adcCounts: Result from the ADC conversion
 746:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 29


 747:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 748:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Results in mVolts
 749:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 750:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Global variables:
 751:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_countsPer10Volt:  used to convert ADC counts to mVolts.
 752:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_Offset:  Used as the offset while converting ADC counts
 753:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *   to mVolts.
 754:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 755:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 756:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     int16 ADC_SAR_Seq_1_CountsTo_mVolts(uint32 chan, int16 adcCounts)
 757:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 839              		.loc 1 757 0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              	.LVL61:
 844 0000 70B5     		push	{r4, r5, r6, lr}
 845              		.cfi_def_cfa_offset 16
 846              		.cfi_offset 4, -16
 847              		.cfi_offset 5, -12
 848              		.cfi_offset 6, -8
 849              		.cfi_offset 14, -4
 850 0002 0400     		movs	r4, r0
 851 0004 0D00     		movs	r5, r1
 758:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         int16 mVolts;
 759:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 760:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Halt CPU in debug mode if channel is out of valid range */
 761:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 852              		.loc 1 761 0
 853 0006 0128     		cmp	r0, #1
 854 0008 02D9     		bls	.L69
 855              		.loc 1 761 0 is_stmt 0 discriminator 1
 856 000a 0020     		movs	r0, #0
 857              	.LVL62:
 858 000c FFF7FEFF 		bl	CyHalt
 859              	.LVL63:
 860              	.L69:
 762:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 763:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Divide the adcCount when accumulate averaging mode selected */
 764:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE)
 765:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chan] & ADC_SAR_Seq_1_AVERAGING_EN) != 0u)
 766:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 767:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 adcCounts /= ADC_SAR_Seq_1_DEFAULT_AVG_SAMPLES_DIV;
 768:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 769:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE */
 770:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 771:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Subtract ADC offset */
 772:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         adcCounts -= ADC_SAR_Seq_1_offset[chan];
 861              		.loc 1 772 0 is_stmt 1
 862 0010 6300     		lsls	r3, r4, #1
 863 0012 0F4A     		ldr	r2, .L72
 864 0014 995A     		ldrh	r1, [r3, r2]
 865 0016 09B2     		sxth	r1, r1
 866 0018 691A     		subs	r1, r5, r1
 867 001a 09B2     		sxth	r1, r1
 868              	.LVL64:
 773:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 30


 774:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         mVolts = (int16)((((int32)adcCounts * ADC_SAR_Seq_1_10MV_COUNTS) + ( (adcCounts > 0) ?
 869              		.loc 1 774 0
 870 001c 0D48     		ldr	r0, .L72+4
 871 001e 4843     		muls	r0, r1
 775:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (ADC_SAR_Seq_1_countsPer10Volt[chan] / 2) : (-(ADC_SAR_Seq_1_countsPer10Volt[chan]
 872              		.loc 1 775 0
 873 0020 0029     		cmp	r1, #0
 874 0022 06DD     		ble	.L70
 875              		.loc 1 775 0 is_stmt 0 discriminator 1
 876 0024 A300     		lsls	r3, r4, #2
 877 0026 0C4A     		ldr	r2, .L72+8
 878 0028 9A58     		ldr	r2, [r3, r2]
 879 002a D30F     		lsrs	r3, r2, #31
 880 002c 9A18     		adds	r2, r3, r2
 881 002e 5310     		asrs	r3, r2, #1
 882 0030 06E0     		b	.L71
 883              	.L70:
 884              		.loc 1 775 0 discriminator 2
 885 0032 A300     		lsls	r3, r4, #2
 886 0034 084A     		ldr	r2, .L72+8
 887 0036 9A58     		ldr	r2, [r3, r2]
 888 0038 D30F     		lsrs	r3, r2, #31
 889 003a 9A18     		adds	r2, r3, r2
 890 003c 5210     		asrs	r2, r2, #1
 891 003e 5342     		rsbs	r3, r2, #0
 892              	.L71:
 774:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (ADC_SAR_Seq_1_countsPer10Volt[chan] / 2) : (-(ADC_SAR_Seq_1_countsPer10Volt[chan]
 893              		.loc 1 774 0 is_stmt 1
 894 0040 1818     		adds	r0, r3, r0
 776:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  / ADC_SAR_Seq_1_countsPer10Volt[chan]);
 895              		.loc 1 776 0
 896 0042 A400     		lsls	r4, r4, #2
 897              	.LVL65:
 898 0044 044B     		ldr	r3, .L72+8
 899 0046 E158     		ldr	r1, [r4, r3]
 900              	.LVL66:
 901 0048 FFF7FEFF 		bl	__aeabi_idiv
 902              	.LVL67:
 774:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (ADC_SAR_Seq_1_countsPer10Volt[chan] / 2) : (-(ADC_SAR_Seq_1_countsPer10Volt[chan]
 903              		.loc 1 774 0
 904 004c 00B2     		sxth	r0, r0
 905              	.LVL68:
 777:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 778:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         return( mVolts );
 779:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 906              		.loc 1 779 0
 907              		@ sp needed
 908 004e 70BD     		pop	{r4, r5, r6, pc}
 909              	.L73:
 910              		.align	2
 911              	.L72:
 912 0050 00000000 		.word	ADC_SAR_Seq_1_offset
 913 0054 10270000 		.word	10000
 914 0058 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 915              		.cfi_endproc
 916              	.LFE16:
 917              		.size	ADC_SAR_Seq_1_CountsTo_mVolts, .-ADC_SAR_Seq_1_CountsTo_mVolts
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 31


 918              		.global	__aeabi_lmul
 919              		.global	__aeabi_ldivmod
 920              		.section	.text.ADC_SAR_Seq_1_CountsTo_uVolts,"ax",%progbits
 921              		.align	2
 922              		.global	ADC_SAR_Seq_1_CountsTo_uVolts
 923              		.code	16
 924              		.thumb_func
 925              		.type	ADC_SAR_Seq_1_CountsTo_uVolts, %function
 926              	ADC_SAR_Seq_1_CountsTo_uVolts:
 927              	.LFB17:
 780:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 781:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 782:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 783:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_CountsTo_uVolts
 784:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 785:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 786:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
 787:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function converts ADC counts to micro Volts
 788:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function is not available when left data format justification selected.
 789:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 790:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
 791:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  chan: The ADC channel number.
 792:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  adcCounts: Result from the ADC conversion
 793:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 794:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 795:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Results in uVolts
 796:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 797:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Global variables:
 798:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_countsPer10Volt:  used to convert ADC counts to uVolts.
 799:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_Offset:  Used as the offset while converting ADC counts
 800:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *   to mVolts.
 801:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 802:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Theory:
 803:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Care must be taken to not exceed the maximum value for a 31 bit signed
 804:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  number in the conversion to uVolts and at the same time not loose
 805:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  resolution.
 806:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  To convert adcCounts to microVolts it is required to be multiplied
 807:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  on 10 million and later divide on gain in counts per 10V.
 808:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 809:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 810:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     int32 ADC_SAR_Seq_1_CountsTo_uVolts(uint32 chan, int16 adcCounts)
 811:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 928              		.loc 1 811 0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              	.LVL69:
 933 0000 70B5     		push	{r4, r5, r6, lr}
 934              		.cfi_def_cfa_offset 16
 935              		.cfi_offset 4, -16
 936              		.cfi_offset 5, -12
 937              		.cfi_offset 6, -8
 938              		.cfi_offset 14, -4
 939 0002 0500     		movs	r5, r0
 940 0004 0C00     		movs	r4, r1
 812:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         int64 uVolts;
 813:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 32


 814:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Halt CPU in debug mode if channel is out of valid range */
 815:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 941              		.loc 1 815 0
 942 0006 0128     		cmp	r0, #1
 943 0008 02D9     		bls	.L75
 944              		.loc 1 815 0 is_stmt 0 discriminator 1
 945 000a 0020     		movs	r0, #0
 946              	.LVL70:
 947 000c FFF7FEFF 		bl	CyHalt
 948              	.LVL71:
 949              	.L75:
 816:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 817:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Divide the adcCount when accumulate averaging mode selected */
 818:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE)
 819:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chan] & ADC_SAR_Seq_1_AVERAGING_EN) != 0u)
 820:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 821:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 adcCounts /= ADC_SAR_Seq_1_DEFAULT_AVG_SAMPLES_DIV;
 822:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 823:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE */
 824:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 825:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Subtract ADC offset */
 826:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         adcCounts -= ADC_SAR_Seq_1_offset[chan];
 950              		.loc 1 826 0 is_stmt 1
 951 0010 6A00     		lsls	r2, r5, #1
 952 0012 084B     		ldr	r3, .L76
 953 0014 D05A     		ldrh	r0, [r2, r3]
 954 0016 00B2     		sxth	r0, r0
 955 0018 201A     		subs	r0, r4, r0
 956 001a 00B2     		sxth	r0, r0
 957              	.LVL72:
 827:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 828:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         uVolts = ((int64)adcCounts * ADC_SAR_Seq_1_10UV_COUNTS) / ADC_SAR_Seq_1_countsPer10Volt[cha
 958              		.loc 1 828 0
 959 001c C117     		asrs	r1, r0, #31
 960 001e 064A     		ldr	r2, .L76+4
 961 0020 0023     		movs	r3, #0
 962 0022 FFF7FEFF 		bl	__aeabi_lmul
 963              	.LVL73:
 964 0026 AD00     		lsls	r5, r5, #2
 965              	.LVL74:
 966 0028 044B     		ldr	r3, .L76+8
 967 002a EA58     		ldr	r2, [r5, r3]
 968 002c D317     		asrs	r3, r2, #31
 969 002e FFF7FEFF 		bl	__aeabi_ldivmod
 970              	.LVL75:
 829:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 830:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         return( (int32)uVolts );
 831:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 971              		.loc 1 831 0
 972              		@ sp needed
 973 0032 70BD     		pop	{r4, r5, r6, pc}
 974              	.L77:
 975              		.align	2
 976              	.L76:
 977 0034 00000000 		.word	ADC_SAR_Seq_1_offset
 978 0038 80969800 		.word	10000000
 979 003c 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 33


 980              		.cfi_endproc
 981              	.LFE17:
 982              		.size	ADC_SAR_Seq_1_CountsTo_uVolts, .-ADC_SAR_Seq_1_CountsTo_uVolts
 983              		.global	__aeabi_i2f
 984              		.global	__aeabi_fmul
 985              		.global	__aeabi_fdiv
 986              		.section	.text.ADC_SAR_Seq_1_CountsTo_Volts,"ax",%progbits
 987              		.align	2
 988              		.global	ADC_SAR_Seq_1_CountsTo_Volts
 989              		.code	16
 990              		.thumb_func
 991              		.type	ADC_SAR_Seq_1_CountsTo_Volts, %function
 992              	ADC_SAR_Seq_1_CountsTo_Volts:
 993              	.LFB18:
 832:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 833:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 834:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 835:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_CountsTo_Volts
 836:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 837:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 838:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
 839:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Converts the ADC output to Volts as a floating point number.
 840:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function is not available when left data format justification selected.
 841:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 842:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
 843:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  chan: The ADC channel number.
 844:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Result from the ADC conversion
 845:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 846:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 847:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Results in Volts
 848:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 849:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Global variables:
 850:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_countsPer10Volt:  used to convert ADC counts to Volts.
 851:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_Offset:  Used as the offset while converting ADC counts
 852:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *   to mVolts.
 853:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 854:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 855:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     float32 ADC_SAR_Seq_1_CountsTo_Volts(uint32 chan, int16 adcCounts)
 856:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 994              		.loc 1 856 0
 995              		.cfi_startproc
 996              		@ args = 0, pretend = 0, frame = 0
 997              		@ frame_needed = 0, uses_anonymous_args = 0
 998              	.LVL76:
 999 0000 70B5     		push	{r4, r5, r6, lr}
 1000              		.cfi_def_cfa_offset 16
 1001              		.cfi_offset 4, -16
 1002              		.cfi_offset 5, -12
 1003              		.cfi_offset 6, -8
 1004              		.cfi_offset 14, -4
 1005 0002 0400     		movs	r4, r0
 1006 0004 0D00     		movs	r5, r1
 857:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         float32 volts;
 858:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 859:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Halt CPU in debug mode if channel is out of valid range */
 860:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 1007              		.loc 1 860 0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 34


 1008 0006 0128     		cmp	r0, #1
 1009 0008 02D9     		bls	.L79
 1010              		.loc 1 860 0 is_stmt 0 discriminator 1
 1011 000a 0020     		movs	r0, #0
 1012              	.LVL77:
 1013 000c FFF7FEFF 		bl	CyHalt
 1014              	.LVL78:
 1015              	.L79:
 861:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 862:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Divide the adcCount when accumulate averaging mode selected */
 863:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE)
 864:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chan] & ADC_SAR_Seq_1_AVERAGING_EN) != 0u)
 865:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 866:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 adcCounts /= ADC_SAR_Seq_1_DEFAULT_AVG_SAMPLES_DIV;
 867:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 868:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE */
 869:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 870:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Subtract ADC offset */
 871:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         adcCounts -= ADC_SAR_Seq_1_offset[chan];
 1016              		.loc 1 871 0 is_stmt 1
 1017 0010 6200     		lsls	r2, r4, #1
 1018 0012 0A4B     		ldr	r3, .L80
 1019 0014 D05A     		ldrh	r0, [r2, r3]
 1020 0016 00B2     		sxth	r0, r0
 1021 0018 281A     		subs	r0, r5, r0
 1022 001a 00B2     		sxth	r0, r0
 1023              	.LVL79:
 872:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 873:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         volts = ((float32)adcCounts * ADC_SAR_Seq_1_10V_COUNTS) / (float32)ADC_SAR_Seq_1_countsPer1
 1024              		.loc 1 873 0
 1025 001c FFF7FEFF 		bl	__aeabi_i2f
 1026              	.LVL80:
 1027 0020 0749     		ldr	r1, .L80+4
 1028 0022 FFF7FEFF 		bl	__aeabi_fmul
 1029              	.LVL81:
 1030 0026 051C     		adds	r5, r0, #0
 1031 0028 A400     		lsls	r4, r4, #2
 1032              	.LVL82:
 1033 002a 064B     		ldr	r3, .L80+8
 1034 002c E058     		ldr	r0, [r4, r3]
 1035 002e FFF7FEFF 		bl	__aeabi_i2f
 1036              	.LVL83:
 1037 0032 011C     		adds	r1, r0, #0
 1038 0034 281C     		adds	r0, r5, #0
 1039 0036 FFF7FEFF 		bl	__aeabi_fdiv
 1040              	.LVL84:
 874:Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 875:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         return( volts );
 876:Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 1041              		.loc 1 876 0
 1042              		@ sp needed
 1043 003a 70BD     		pop	{r4, r5, r6, pc}
 1044              	.L81:
 1045              		.align	2
 1046              	.L80:
 1047 003c 00000000 		.word	ADC_SAR_Seq_1_offset
 1048 0040 00002041 		.word	1092616192
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 35


 1049 0044 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 1050              		.cfi_endproc
 1051              	.LFE18:
 1052              		.size	ADC_SAR_Seq_1_CountsTo_Volts, .-ADC_SAR_Seq_1_CountsTo_Volts
 1053              		.comm	ADC_SAR_Seq_1_countsPer10Volt,8,4
 1054              		.comm	ADC_SAR_Seq_1_offset,4,4
 1055              		.global	ADC_SAR_Seq_1_initVar
 1056              		.section	.rodata
 1057              		.align	2
 1058              		.set	.LANCHOR0,. + 0
 1059              		.type	ADC_SAR_Seq_1_channelsConfig, %object
 1060              		.size	ADC_SAR_Seq_1_channelsConfig, 8
 1061              	ADC_SAR_Seq_1_channelsConfig:
 1062 0000 00000000 		.space	8
 1062      00000000 
 1063              		.type	ADC_SAR_Seq_1_InputsPlacement.4975, %object
 1064              		.size	ADC_SAR_Seq_1_InputsPlacement.4975, 2
 1065              	ADC_SAR_Seq_1_InputsPlacement.4975:
 1066 0008 72       		.byte	114
 1067 0009 73       		.byte	115
 1068              		.bss
 1069              		.set	.LANCHOR1,. + 0
 1070              		.type	ADC_SAR_Seq_1_initVar, %object
 1071              		.size	ADC_SAR_Seq_1_initVar, 1
 1072              	ADC_SAR_Seq_1_initVar:
 1073 0000 00       		.space	1
 1074              		.text
 1075              	.Letext0:
 1076              		.file 2 "Generated_Source\\PSoC4\\cytypes.h"
 1077              		.file 3 "Generated_Source\\PSoC4\\CyLib.h"
 1078              		.section	.debug_info,"",%progbits
 1079              	.Ldebug_info0:
 1080 0000 A1050000 		.4byte	0x5a1
 1081 0004 0400     		.2byte	0x4
 1082 0006 00000000 		.4byte	.Ldebug_abbrev0
 1083 000a 04       		.byte	0x4
 1084 000b 01       		.uleb128 0x1
 1085 000c 72000000 		.4byte	.LASF64
 1086 0010 0C       		.byte	0xc
 1087 0011 87030000 		.4byte	.LASF65
 1088 0015 46020000 		.4byte	.LASF66
 1089 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1090 001d 00000000 		.4byte	0
 1091 0021 00000000 		.4byte	.Ldebug_line0
 1092 0025 02       		.uleb128 0x2
 1093 0026 01       		.byte	0x1
 1094 0027 06       		.byte	0x6
 1095 0028 86010000 		.4byte	.LASF0
 1096 002c 02       		.uleb128 0x2
 1097 002d 01       		.byte	0x1
 1098 002e 08       		.byte	0x8
 1099 002f EE030000 		.4byte	.LASF1
 1100 0033 02       		.uleb128 0x2
 1101 0034 02       		.byte	0x2
 1102 0035 05       		.byte	0x5
 1103 0036 FC030000 		.4byte	.LASF2
 1104 003a 02       		.uleb128 0x2
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 36


 1105 003b 02       		.byte	0x2
 1106 003c 07       		.byte	0x7
 1107 003d C6020000 		.4byte	.LASF3
 1108 0041 02       		.uleb128 0x2
 1109 0042 04       		.byte	0x4
 1110 0043 05       		.byte	0x5
 1111 0044 D1010000 		.4byte	.LASF4
 1112 0048 02       		.uleb128 0x2
 1113 0049 04       		.byte	0x4
 1114 004a 07       		.byte	0x7
 1115 004b A4020000 		.4byte	.LASF5
 1116 004f 02       		.uleb128 0x2
 1117 0050 08       		.byte	0x8
 1118 0051 05       		.byte	0x5
 1119 0052 78010000 		.4byte	.LASF6
 1120 0056 02       		.uleb128 0x2
 1121 0057 08       		.byte	0x8
 1122 0058 07       		.byte	0x7
 1123 0059 14010000 		.4byte	.LASF7
 1124 005d 03       		.uleb128 0x3
 1125 005e 04       		.byte	0x4
 1126 005f 05       		.byte	0x5
 1127 0060 696E7400 		.ascii	"int\000"
 1128 0064 02       		.uleb128 0x2
 1129 0065 04       		.byte	0x4
 1130 0066 07       		.byte	0x7
 1131 0067 39020000 		.4byte	.LASF8
 1132 006b 04       		.uleb128 0x4
 1133 006c DA010000 		.4byte	.LASF9
 1134 0070 02       		.byte	0x2
 1135 0071 E401     		.2byte	0x1e4
 1136 0073 2C000000 		.4byte	0x2c
 1137 0077 04       		.uleb128 0x4
 1138 0078 15000000 		.4byte	.LASF10
 1139 007c 02       		.byte	0x2
 1140 007d E501     		.2byte	0x1e5
 1141 007f 3A000000 		.4byte	0x3a
 1142 0083 04       		.uleb128 0x4
 1143 0084 F1010000 		.4byte	.LASF11
 1144 0088 02       		.byte	0x2
 1145 0089 E601     		.2byte	0x1e6
 1146 008b 48000000 		.4byte	0x48
 1147 008f 04       		.uleb128 0x4
 1148 0090 B5040000 		.4byte	.LASF12
 1149 0094 02       		.byte	0x2
 1150 0095 E801     		.2byte	0x1e8
 1151 0097 33000000 		.4byte	0x33
 1152 009b 04       		.uleb128 0x4
 1153 009c AD010000 		.4byte	.LASF13
 1154 00a0 02       		.byte	0x2
 1155 00a1 E901     		.2byte	0x1e9
 1156 00a3 41000000 		.4byte	0x41
 1157 00a7 04       		.uleb128 0x4
 1158 00a8 12030000 		.4byte	.LASF14
 1159 00ac 02       		.byte	0x2
 1160 00ad EA01     		.2byte	0x1ea
 1161 00af B3000000 		.4byte	0xb3
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 37


 1162 00b3 02       		.uleb128 0x2
 1163 00b4 04       		.byte	0x4
 1164 00b5 04       		.byte	0x4
 1165 00b6 AE030000 		.4byte	.LASF15
 1166 00ba 02       		.uleb128 0x2
 1167 00bb 08       		.byte	0x8
 1168 00bc 04       		.byte	0x4
 1169 00bd EA010000 		.4byte	.LASF16
 1170 00c1 04       		.uleb128 0x4
 1171 00c2 70030000 		.4byte	.LASF17
 1172 00c6 02       		.byte	0x2
 1173 00c7 EF01     		.2byte	0x1ef
 1174 00c9 4F000000 		.4byte	0x4f
 1175 00cd 02       		.uleb128 0x2
 1176 00ce 01       		.byte	0x1
 1177 00cf 08       		.byte	0x8
 1178 00d0 48040000 		.4byte	.LASF18
 1179 00d4 04       		.uleb128 0x4
 1180 00d5 0C030000 		.4byte	.LASF19
 1181 00d9 02       		.byte	0x2
 1182 00da 9002     		.2byte	0x290
 1183 00dc E0000000 		.4byte	0xe0
 1184 00e0 05       		.uleb128 0x5
 1185 00e1 83000000 		.4byte	0x83
 1186 00e5 02       		.uleb128 0x2
 1187 00e6 08       		.byte	0x8
 1188 00e7 04       		.byte	0x4
 1189 00e8 2C030000 		.4byte	.LASF20
 1190 00ec 02       		.uleb128 0x2
 1191 00ed 04       		.byte	0x4
 1192 00ee 07       		.byte	0x7
 1193 00ef 1A030000 		.4byte	.LASF21
 1194 00f3 06       		.uleb128 0x6
 1195 00f4 1C000000 		.4byte	.LASF26
 1196 00f8 01       		.byte	0x1
 1197 00f9 5E       		.byte	0x5e
 1198 00fa 00000000 		.4byte	.LFB2
 1199 00fe 84010000 		.4byte	.LFE2-.LFB2
 1200 0102 01       		.uleb128 0x1
 1201 0103 9C       		.byte	0x9c
 1202 0104 6E010000 		.4byte	0x16e
 1203 0108 07       		.uleb128 0x7
 1204 0109 3D040000 		.4byte	.LASF22
 1205 010d 01       		.byte	0x1
 1206 010e 60       		.byte	0x60
 1207 010f 83000000 		.4byte	0x83
 1208 0113 00000000 		.4byte	.LLST0
 1209 0117 07       		.uleb128 0x7
 1210 0118 BC020000 		.4byte	.LASF23
 1211 011c 01       		.byte	0x1
 1212 011d 61       		.byte	0x61
 1213 011e 83000000 		.4byte	0x83
 1214 0122 1F000000 		.4byte	.LLST1
 1215 0126 07       		.uleb128 0x7
 1216 0127 37000000 		.4byte	.LASF24
 1217 012b 01       		.byte	0x1
 1218 012c 62       		.byte	0x62
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 38


 1219 012d 9B000000 		.4byte	0x9b
 1220 0131 73010000 		.4byte	.LLST2
 1221 0135 08       		.uleb128 0x8
 1222 0136 40010000 		.4byte	.LASF25
 1223 013a 01       		.byte	0x1
 1224 013b 65       		.byte	0x65
 1225 013c 83010000 		.4byte	0x183
 1226 0140 05       		.uleb128 0x5
 1227 0141 03       		.byte	0x3
 1228 0142 08000000 		.4byte	ADC_SAR_Seq_1_InputsPlacement.4975
 1229 0146 09       		.uleb128 0x9
 1230 0147 0A000000 		.4byte	.LVL0
 1231 014b 78050000 		.4byte	0x578
 1232 014f 5E010000 		.4byte	0x15e
 1233 0153 0A       		.uleb128 0xa
 1234 0154 01       		.uleb128 0x1
 1235 0155 50       		.byte	0x50
 1236 0156 01       		.uleb128 0x1
 1237 0157 41       		.byte	0x41
 1238 0158 0A       		.uleb128 0xa
 1239 0159 01       		.uleb128 0x1
 1240 015a 51       		.byte	0x51
 1241 015b 01       		.uleb128 0x1
 1242 015c 33       		.byte	0x33
 1243 015d 00       		.byte	0
 1244 015e 0B       		.uleb128 0xb
 1245 015f 12000000 		.4byte	.LVL1
 1246 0163 83050000 		.4byte	0x583
 1247 0167 0A       		.uleb128 0xa
 1248 0168 01       		.uleb128 0x1
 1249 0169 50       		.byte	0x50
 1250 016a 01       		.uleb128 0x1
 1251 016b 41       		.byte	0x41
 1252 016c 00       		.byte	0
 1253 016d 00       		.byte	0
 1254 016e 0C       		.uleb128 0xc
 1255 016f 7E010000 		.4byte	0x17e
 1256 0173 7E010000 		.4byte	0x17e
 1257 0177 0D       		.uleb128 0xd
 1258 0178 EC000000 		.4byte	0xec
 1259 017c 01       		.byte	0x1
 1260 017d 00       		.byte	0
 1261 017e 0E       		.uleb128 0xe
 1262 017f 6B000000 		.4byte	0x6b
 1263 0183 0E       		.uleb128 0xe
 1264 0184 6E010000 		.4byte	0x16e
 1265 0188 0F       		.uleb128 0xf
 1266 0189 2B010000 		.4byte	.LASF27
 1267 018d 01       		.byte	0x1
 1268 018e 4A01     		.2byte	0x14a
 1269 0190 00000000 		.4byte	.LFB3
 1270 0194 30000000 		.4byte	.LFE3-.LFB3
 1271 0198 01       		.uleb128 0x1
 1272 0199 9C       		.byte	0x9c
 1273 019a AE010000 		.4byte	0x1ae
 1274 019e 0B       		.uleb128 0xb
 1275 019f 24000000 		.4byte	.LVL24
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 39


 1276 01a3 8E050000 		.4byte	0x58e
 1277 01a7 0A       		.uleb128 0xa
 1278 01a8 01       		.uleb128 0x1
 1279 01a9 50       		.byte	0x50
 1280 01aa 01       		.uleb128 0x1
 1281 01ab 3A       		.byte	0x3a
 1282 01ac 00       		.byte	0
 1283 01ad 00       		.byte	0
 1284 01ae 10       		.uleb128 0x10
 1285 01af 00010000 		.4byte	.LASF28
 1286 01b3 01       		.byte	0x1
 1287 01b4 3F       		.byte	0x3f
 1288 01b5 00000000 		.4byte	.LFB1
 1289 01b9 20000000 		.4byte	.LFE1-.LFB1
 1290 01bd 01       		.uleb128 0x1
 1291 01be 9C       		.byte	0x9c
 1292 01bf D6010000 		.4byte	0x1d6
 1293 01c3 11       		.uleb128 0x11
 1294 01c4 0E000000 		.4byte	.LVL25
 1295 01c8 F3000000 		.4byte	0xf3
 1296 01cc 11       		.uleb128 0x11
 1297 01cd 18000000 		.4byte	.LVL26
 1298 01d1 88010000 		.4byte	0x188
 1299 01d5 00       		.byte	0
 1300 01d6 12       		.uleb128 0x12
 1301 01d7 CA030000 		.4byte	.LASF29
 1302 01db 01       		.byte	0x1
 1303 01dc 6D01     		.2byte	0x16d
 1304 01de 00000000 		.4byte	.LFB4
 1305 01e2 10000000 		.4byte	.LFE4-.LFB4
 1306 01e6 01       		.uleb128 0x1
 1307 01e7 9C       		.byte	0x9c
 1308 01e8 12       		.uleb128 0x12
 1309 01e9 3E000000 		.4byte	.LASF30
 1310 01ed 01       		.byte	0x1
 1311 01ee 8701     		.2byte	0x187
 1312 01f0 00000000 		.4byte	.LFB5
 1313 01f4 14000000 		.4byte	.LFE5-.LFB5
 1314 01f8 01       		.uleb128 0x1
 1315 01f9 9C       		.byte	0x9c
 1316 01fa 12       		.uleb128 0x12
 1317 01fb 56030000 		.4byte	.LASF31
 1318 01ff 01       		.byte	0x1
 1319 0200 A001     		.2byte	0x1a0
 1320 0202 00000000 		.4byte	.LFB6
 1321 0206 14000000 		.4byte	.LFE6-.LFB6
 1322 020a 01       		.uleb128 0x1
 1323 020b 9C       		.byte	0x9c
 1324 020c 13       		.uleb128 0x13
 1325 020d 38030000 		.4byte	.LASF33
 1326 0211 01       		.byte	0x1
 1327 0212 C201     		.2byte	0x1c2
 1328 0214 83000000 		.4byte	0x83
 1329 0218 00000000 		.4byte	.LFB7
 1330 021c 28000000 		.4byte	.LFE7-.LFB7
 1331 0220 01       		.uleb128 0x1
 1332 0221 9C       		.byte	0x9c
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 40


 1333 0222 47020000 		.4byte	0x247
 1334 0226 14       		.uleb128 0x14
 1335 0227 1B020000 		.4byte	.LASF35
 1336 022b 01       		.byte	0x1
 1337 022c C201     		.2byte	0x1c2
 1338 022e 83000000 		.4byte	0x83
 1339 0232 86010000 		.4byte	.LLST3
 1340 0236 15       		.uleb128 0x15
 1341 0237 96040000 		.4byte	.LASF32
 1342 023b 01       		.byte	0x1
 1343 023c C401     		.2byte	0x1c4
 1344 023e 83000000 		.4byte	0x83
 1345 0242 CB010000 		.4byte	.LLST4
 1346 0246 00       		.byte	0
 1347 0247 13       		.uleb128 0x13
 1348 0248 5E010000 		.4byte	.LASF34
 1349 024c 01       		.byte	0x1
 1350 024d F801     		.2byte	0x1f8
 1351 024f 8F000000 		.4byte	0x8f
 1352 0253 00000000 		.4byte	.LFB8
 1353 0257 2C000000 		.4byte	.LFE8-.LFB8
 1354 025b 01       		.uleb128 0x1
 1355 025c 9C       		.byte	0x9c
 1356 025d 91020000 		.4byte	0x291
 1357 0261 14       		.uleb128 0x14
 1358 0262 43040000 		.4byte	.LASF36
 1359 0266 01       		.byte	0x1
 1360 0267 F801     		.2byte	0x1f8
 1361 0269 83000000 		.4byte	0x83
 1362 026d 01020000 		.4byte	.LLST5
 1363 0271 15       		.uleb128 0x15
 1364 0272 D6040000 		.4byte	.LASF37
 1365 0276 01       		.byte	0x1
 1366 0277 FA01     		.2byte	0x1fa
 1367 0279 83000000 		.4byte	0x83
 1368 027d 46020000 		.4byte	.LLST6
 1369 0281 0B       		.uleb128 0xb
 1370 0282 0E000000 		.4byte	.LVL36
 1371 0286 99050000 		.4byte	0x599
 1372 028a 0A       		.uleb128 0xa
 1373 028b 01       		.uleb128 0x1
 1374 028c 50       		.byte	0x50
 1375 028d 01       		.uleb128 0x1
 1376 028e 30       		.byte	0x30
 1377 028f 00       		.byte	0
 1378 0290 00       		.byte	0
 1379 0291 0F       		.uleb128 0xf
 1380 0292 23040000 		.4byte	.LASF38
 1381 0296 01       		.byte	0x1
 1382 0297 2502     		.2byte	0x225
 1383 0299 00000000 		.4byte	.LFB9
 1384 029d 10000000 		.4byte	.LFE9-.LFB9
 1385 02a1 01       		.uleb128 0x1
 1386 02a2 9C       		.byte	0x9c
 1387 02a3 B8020000 		.4byte	0x2b8
 1388 02a7 14       		.uleb128 0x14
 1389 02a8 F8010000 		.4byte	.LASF39
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 41


 1390 02ac 01       		.byte	0x1
 1391 02ad 2502     		.2byte	0x225
 1392 02af 83000000 		.4byte	0x83
 1393 02b3 64020000 		.4byte	.LLST7
 1394 02b7 00       		.byte	0
 1395 02b8 0F       		.uleb128 0xf
 1396 02b9 4D040000 		.4byte	.LASF40
 1397 02bd 01       		.byte	0x1
 1398 02be 5102     		.2byte	0x251
 1399 02c0 00000000 		.4byte	.LFB10
 1400 02c4 1C000000 		.4byte	.LFE10-.LFB10
 1401 02c8 01       		.uleb128 0x1
 1402 02c9 9C       		.byte	0x9c
 1403 02ca DF020000 		.4byte	0x2df
 1404 02ce 14       		.uleb128 0x14
 1405 02cf 23030000 		.4byte	.LASF41
 1406 02d3 01       		.byte	0x1
 1407 02d4 5102     		.2byte	0x251
 1408 02d6 83000000 		.4byte	0x83
 1409 02da 85020000 		.4byte	.LLST8
 1410 02de 00       		.byte	0
 1411 02df 0F       		.uleb128 0xf
 1412 02e0 92010000 		.4byte	.LASF42
 1413 02e4 01       		.byte	0x1
 1414 02e5 6602     		.2byte	0x266
 1415 02e7 00000000 		.4byte	.LFB11
 1416 02eb 18000000 		.4byte	.LFE11-.LFB11
 1417 02ef 01       		.uleb128 0x1
 1418 02f0 9C       		.byte	0x9c
 1419 02f1 06030000 		.4byte	0x306
 1420 02f5 14       		.uleb128 0x14
 1421 02f6 DD030000 		.4byte	.LASF43
 1422 02fa 01       		.byte	0x1
 1423 02fb 6602     		.2byte	0x266
 1424 02fd 83000000 		.4byte	0x83
 1425 0301 A6020000 		.4byte	.LLST9
 1426 0305 00       		.byte	0
 1427 0306 0F       		.uleb128 0xf
 1428 0307 BB040000 		.4byte	.LASF44
 1429 030b 01       		.byte	0x1
 1430 030c 7E02     		.2byte	0x27e
 1431 030e 00000000 		.4byte	.LFB12
 1432 0312 10000000 		.4byte	.LFE12-.LFB12
 1433 0316 01       		.uleb128 0x1
 1434 0317 9C       		.byte	0x9c
 1435 0318 2D030000 		.4byte	0x32d
 1436 031c 14       		.uleb128 0x14
 1437 031d F8010000 		.4byte	.LASF39
 1438 0321 01       		.byte	0x1
 1439 0322 7E02     		.2byte	0x27e
 1440 0324 83000000 		.4byte	0x83
 1441 0328 C7020000 		.4byte	.LLST10
 1442 032c 00       		.byte	0
 1443 032d 0F       		.uleb128 0xf
 1444 032e 59000000 		.4byte	.LASF45
 1445 0332 01       		.byte	0x1
 1446 0333 9502     		.2byte	0x295
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 42


 1447 0335 00000000 		.4byte	.LFB13
 1448 0339 10000000 		.4byte	.LFE13-.LFB13
 1449 033d 01       		.uleb128 0x1
 1450 033e 9C       		.byte	0x9c
 1451 033f 54030000 		.4byte	0x354
 1452 0343 14       		.uleb128 0x14
 1453 0344 F8010000 		.4byte	.LASF39
 1454 0348 01       		.byte	0x1
 1455 0349 9502     		.2byte	0x295
 1456 034b 83000000 		.4byte	0x83
 1457 034f E8020000 		.4byte	.LLST11
 1458 0353 00       		.byte	0
 1459 0354 0F       		.uleb128 0xf
 1460 0355 9D040000 		.4byte	.LASF46
 1461 0359 01       		.byte	0x1
 1462 035a B102     		.2byte	0x2b1
 1463 035c 00000000 		.4byte	.LFB14
 1464 0360 1C000000 		.4byte	.LFE14-.LFB14
 1465 0364 01       		.uleb128 0x1
 1466 0365 9C       		.byte	0x9c
 1467 0366 9A030000 		.4byte	0x39a
 1468 036a 14       		.uleb128 0x14
 1469 036b 43040000 		.4byte	.LASF36
 1470 036f 01       		.byte	0x1
 1471 0370 B102     		.2byte	0x2b1
 1472 0372 83000000 		.4byte	0x83
 1473 0376 09030000 		.4byte	.LLST12
 1474 037a 14       		.uleb128 0x14
 1475 037b 67040000 		.4byte	.LASF47
 1476 037f 01       		.byte	0x1
 1477 0380 B102     		.2byte	0x2b1
 1478 0382 8F000000 		.4byte	0x8f
 1479 0386 35030000 		.4byte	.LLST13
 1480 038a 0B       		.uleb128 0xb
 1481 038b 10000000 		.4byte	.LVL54
 1482 038f 99050000 		.4byte	0x599
 1483 0393 0A       		.uleb128 0xa
 1484 0394 01       		.uleb128 0x1
 1485 0395 50       		.byte	0x50
 1486 0396 01       		.uleb128 0x1
 1487 0397 30       		.byte	0x30
 1488 0398 00       		.byte	0
 1489 0399 00       		.byte	0
 1490 039a 0F       		.uleb128 0xf
 1491 039b B4030000 		.4byte	.LASF48
 1492 039f 01       		.byte	0x1
 1493 03a0 D302     		.2byte	0x2d3
 1494 03a2 00000000 		.4byte	.LFB15
 1495 03a6 1C000000 		.4byte	.LFE15-.LFB15
 1496 03aa 01       		.uleb128 0x1
 1497 03ab 9C       		.byte	0x9c
 1498 03ac E0030000 		.4byte	0x3e0
 1499 03b0 14       		.uleb128 0x14
 1500 03b1 43040000 		.4byte	.LASF36
 1501 03b5 01       		.byte	0x1
 1502 03b6 D302     		.2byte	0x2d3
 1503 03b8 83000000 		.4byte	0x83
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 43


 1504 03bc 56030000 		.4byte	.LLST14
 1505 03c0 14       		.uleb128 0x14
 1506 03c1 2F000000 		.4byte	.LASF49
 1507 03c5 01       		.byte	0x1
 1508 03c6 D302     		.2byte	0x2d3
 1509 03c8 9B000000 		.4byte	0x9b
 1510 03cc 82030000 		.4byte	.LLST15
 1511 03d0 0B       		.uleb128 0xb
 1512 03d1 10000000 		.4byte	.LVL58
 1513 03d5 99050000 		.4byte	0x599
 1514 03d9 0A       		.uleb128 0xa
 1515 03da 01       		.uleb128 0x1
 1516 03db 50       		.byte	0x50
 1517 03dc 01       		.uleb128 0x1
 1518 03dd 30       		.byte	0x30
 1519 03de 00       		.byte	0
 1520 03df 00       		.byte	0
 1521 03e0 16       		.uleb128 0x16
 1522 03e1 FD010000 		.4byte	.LASF50
 1523 03e5 01       		.byte	0x1
 1524 03e6 F402     		.2byte	0x2f4
 1525 03e8 8F000000 		.4byte	0x8f
 1526 03ec 00000000 		.4byte	.LFB16
 1527 03f0 5C000000 		.4byte	.LFE16-.LFB16
 1528 03f4 01       		.uleb128 0x1
 1529 03f5 9C       		.byte	0x9c
 1530 03f6 38040000 		.4byte	0x438
 1531 03fa 14       		.uleb128 0x14
 1532 03fb 43040000 		.4byte	.LASF36
 1533 03ff 01       		.byte	0x1
 1534 0400 F402     		.2byte	0x2f4
 1535 0402 83000000 		.4byte	0x83
 1536 0406 B2030000 		.4byte	.LLST16
 1537 040a 14       		.uleb128 0x14
 1538 040b 6E040000 		.4byte	.LASF51
 1539 040f 01       		.byte	0x1
 1540 0410 F402     		.2byte	0x2f4
 1541 0412 8F000000 		.4byte	0x8f
 1542 0416 DE030000 		.4byte	.LLST17
 1543 041a 17       		.uleb128 0x17
 1544 041b 05030000 		.4byte	.LASF52
 1545 041f 01       		.byte	0x1
 1546 0420 F602     		.2byte	0x2f6
 1547 0422 8F000000 		.4byte	0x8f
 1548 0426 01       		.uleb128 0x1
 1549 0427 50       		.byte	0x50
 1550 0428 0B       		.uleb128 0xb
 1551 0429 10000000 		.4byte	.LVL63
 1552 042d 99050000 		.4byte	0x599
 1553 0431 0A       		.uleb128 0xa
 1554 0432 01       		.uleb128 0x1
 1555 0433 50       		.byte	0x50
 1556 0434 01       		.uleb128 0x1
 1557 0435 30       		.byte	0x30
 1558 0436 00       		.byte	0
 1559 0437 00       		.byte	0
 1560 0438 16       		.uleb128 0x16
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 44


 1561 0439 B3010000 		.4byte	.LASF53
 1562 043d 01       		.byte	0x1
 1563 043e 2A03     		.2byte	0x32a
 1564 0440 9B000000 		.4byte	0x9b
 1565 0444 00000000 		.4byte	.LFB17
 1566 0448 40000000 		.4byte	.LFE17-.LFB17
 1567 044c 01       		.uleb128 0x1
 1568 044d 9C       		.byte	0x9c
 1569 044e 8E040000 		.4byte	0x48e
 1570 0452 14       		.uleb128 0x14
 1571 0453 43040000 		.4byte	.LASF36
 1572 0457 01       		.byte	0x1
 1573 0458 2A03     		.2byte	0x32a
 1574 045a 83000000 		.4byte	0x83
 1575 045e 0A040000 		.4byte	.LLST18
 1576 0462 14       		.uleb128 0x14
 1577 0463 6E040000 		.4byte	.LASF51
 1578 0467 01       		.byte	0x1
 1579 0468 2A03     		.2byte	0x32a
 1580 046a 8F000000 		.4byte	0x8f
 1581 046e 36040000 		.4byte	.LLST19
 1582 0472 18       		.uleb128 0x18
 1583 0473 9D020000 		.4byte	.LASF67
 1584 0477 01       		.byte	0x1
 1585 0478 2C03     		.2byte	0x32c
 1586 047a C1000000 		.4byte	0xc1
 1587 047e 0B       		.uleb128 0xb
 1588 047f 10000000 		.4byte	.LVL71
 1589 0483 99050000 		.4byte	0x599
 1590 0487 0A       		.uleb128 0xa
 1591 0488 01       		.uleb128 0x1
 1592 0489 50       		.byte	0x50
 1593 048a 01       		.uleb128 0x1
 1594 048b 30       		.byte	0x30
 1595 048c 00       		.byte	0
 1596 048d 00       		.byte	0
 1597 048e 16       		.uleb128 0x16
 1598 048f 06040000 		.4byte	.LASF54
 1599 0493 01       		.byte	0x1
 1600 0494 5703     		.2byte	0x357
 1601 0496 A7000000 		.4byte	0xa7
 1602 049a 00000000 		.4byte	.LFB18
 1603 049e 48000000 		.4byte	.LFE18-.LFB18
 1604 04a2 01       		.uleb128 0x1
 1605 04a3 9C       		.byte	0x9c
 1606 04a4 E6040000 		.4byte	0x4e6
 1607 04a8 14       		.uleb128 0x14
 1608 04a9 43040000 		.4byte	.LASF36
 1609 04ad 01       		.byte	0x1
 1610 04ae 5703     		.2byte	0x357
 1611 04b0 83000000 		.4byte	0x83
 1612 04b4 62040000 		.4byte	.LLST20
 1613 04b8 14       		.uleb128 0x14
 1614 04b9 6E040000 		.4byte	.LASF51
 1615 04bd 01       		.byte	0x1
 1616 04be 5703     		.2byte	0x357
 1617 04c0 8F000000 		.4byte	0x8f
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 45


 1618 04c4 8E040000 		.4byte	.LLST21
 1619 04c8 17       		.uleb128 0x17
 1620 04c9 B6020000 		.4byte	.LASF55
 1621 04cd 01       		.byte	0x1
 1622 04ce 5903     		.2byte	0x359
 1623 04d0 A7000000 		.4byte	0xa7
 1624 04d4 01       		.uleb128 0x1
 1625 04d5 50       		.byte	0x50
 1626 04d6 0B       		.uleb128 0xb
 1627 04d7 10000000 		.4byte	.LVL78
 1628 04db 99050000 		.4byte	0x599
 1629 04df 0A       		.uleb128 0xa
 1630 04e0 01       		.uleb128 0x1
 1631 04e1 50       		.byte	0x50
 1632 04e2 01       		.uleb128 0x1
 1633 04e3 30       		.byte	0x30
 1634 04e4 00       		.byte	0
 1635 04e5 00       		.byte	0
 1636 04e6 0C       		.uleb128 0xc
 1637 04e7 F6040000 		.4byte	0x4f6
 1638 04eb F6040000 		.4byte	0x4f6
 1639 04ef 0D       		.uleb128 0xd
 1640 04f0 EC000000 		.4byte	0xec
 1641 04f4 01       		.byte	0x1
 1642 04f5 00       		.byte	0
 1643 04f6 0E       		.uleb128 0xe
 1644 04f7 83000000 		.4byte	0x83
 1645 04fb 08       		.uleb128 0x8
 1646 04fc E8020000 		.4byte	.LASF56
 1647 0500 01       		.byte	0x1
 1648 0501 21       		.byte	0x21
 1649 0502 0C050000 		.4byte	0x50c
 1650 0506 05       		.uleb128 0x5
 1651 0507 03       		.byte	0x3
 1652 0508 00000000 		.4byte	ADC_SAR_Seq_1_channelsConfig
 1653 050c 0E       		.uleb128 0xe
 1654 050d E6040000 		.4byte	0x4e6
 1655 0511 19       		.uleb128 0x19
 1656 0512 23020000 		.4byte	.LASF57
 1657 0516 01       		.byte	0x1
 1658 0517 18       		.byte	0x18
 1659 0518 6B000000 		.4byte	0x6b
 1660 051c 05       		.uleb128 0x5
 1661 051d 03       		.byte	0x3
 1662 051e 00000000 		.4byte	ADC_SAR_Seq_1_initVar
 1663 0522 0C       		.uleb128 0xc
 1664 0523 32050000 		.4byte	0x532
 1665 0527 32050000 		.4byte	0x532
 1666 052b 0D       		.uleb128 0xd
 1667 052c EC000000 		.4byte	0xec
 1668 0530 01       		.byte	0x1
 1669 0531 00       		.byte	0
 1670 0532 05       		.uleb128 0x5
 1671 0533 8F000000 		.4byte	0x8f
 1672 0537 19       		.uleb128 0x19
 1673 0538 00000000 		.4byte	.LASF58
 1674 053c 01       		.byte	0x1
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 46


 1675 053d 19       		.byte	0x19
 1676 053e 48050000 		.4byte	0x548
 1677 0542 05       		.uleb128 0x5
 1678 0543 03       		.byte	0x3
 1679 0544 00000000 		.4byte	ADC_SAR_Seq_1_offset
 1680 0548 05       		.uleb128 0x5
 1681 0549 22050000 		.4byte	0x522
 1682 054d 0C       		.uleb128 0xc
 1683 054e 5D050000 		.4byte	0x55d
 1684 0552 5D050000 		.4byte	0x55d
 1685 0556 0D       		.uleb128 0xd
 1686 0557 EC000000 		.4byte	0xec
 1687 055b 01       		.byte	0x1
 1688 055c 00       		.byte	0
 1689 055d 05       		.uleb128 0x5
 1690 055e 9B000000 		.4byte	0x9b
 1691 0562 19       		.uleb128 0x19
 1692 0563 78040000 		.4byte	.LASF59
 1693 0567 01       		.byte	0x1
 1694 0568 1A       		.byte	0x1a
 1695 0569 73050000 		.4byte	0x573
 1696 056d 05       		.uleb128 0x5
 1697 056e 03       		.byte	0x3
 1698 056f 00000000 		.4byte	ADC_SAR_Seq_1_countsPer10Volt
 1699 0573 05       		.uleb128 0x5
 1700 0574 4D050000 		.4byte	0x54d
 1701 0578 1A       		.uleb128 0x1a
 1702 0579 76030000 		.4byte	.LASF60
 1703 057d 76030000 		.4byte	.LASF60
 1704 0581 03       		.byte	0x3
 1705 0582 C0       		.byte	0xc0
 1706 0583 1A       		.uleb128 0x1a
 1707 0584 D9020000 		.4byte	.LASF61
 1708 0588 D9020000 		.4byte	.LASF61
 1709 058c 03       		.byte	0x3
 1710 058d BD       		.byte	0xbd
 1711 058e 1A       		.uleb128 0x1a
 1712 058f E0010000 		.4byte	.LASF62
 1713 0593 E0010000 		.4byte	.LASF62
 1714 0597 03       		.byte	0x3
 1715 0598 DA       		.byte	0xda
 1716 0599 1A       		.uleb128 0x1a
 1717 059a E7030000 		.4byte	.LASF63
 1718 059e E7030000 		.4byte	.LASF63
 1719 05a2 03       		.byte	0x3
 1720 05a3 E7       		.byte	0xe7
 1721 05a4 00       		.byte	0
 1722              		.section	.debug_abbrev,"",%progbits
 1723              	.Ldebug_abbrev0:
 1724 0000 01       		.uleb128 0x1
 1725 0001 11       		.uleb128 0x11
 1726 0002 01       		.byte	0x1
 1727 0003 25       		.uleb128 0x25
 1728 0004 0E       		.uleb128 0xe
 1729 0005 13       		.uleb128 0x13
 1730 0006 0B       		.uleb128 0xb
 1731 0007 03       		.uleb128 0x3
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 47


 1732 0008 0E       		.uleb128 0xe
 1733 0009 1B       		.uleb128 0x1b
 1734 000a 0E       		.uleb128 0xe
 1735 000b 55       		.uleb128 0x55
 1736 000c 17       		.uleb128 0x17
 1737 000d 11       		.uleb128 0x11
 1738 000e 01       		.uleb128 0x1
 1739 000f 10       		.uleb128 0x10
 1740 0010 17       		.uleb128 0x17
 1741 0011 00       		.byte	0
 1742 0012 00       		.byte	0
 1743 0013 02       		.uleb128 0x2
 1744 0014 24       		.uleb128 0x24
 1745 0015 00       		.byte	0
 1746 0016 0B       		.uleb128 0xb
 1747 0017 0B       		.uleb128 0xb
 1748 0018 3E       		.uleb128 0x3e
 1749 0019 0B       		.uleb128 0xb
 1750 001a 03       		.uleb128 0x3
 1751 001b 0E       		.uleb128 0xe
 1752 001c 00       		.byte	0
 1753 001d 00       		.byte	0
 1754 001e 03       		.uleb128 0x3
 1755 001f 24       		.uleb128 0x24
 1756 0020 00       		.byte	0
 1757 0021 0B       		.uleb128 0xb
 1758 0022 0B       		.uleb128 0xb
 1759 0023 3E       		.uleb128 0x3e
 1760 0024 0B       		.uleb128 0xb
 1761 0025 03       		.uleb128 0x3
 1762 0026 08       		.uleb128 0x8
 1763 0027 00       		.byte	0
 1764 0028 00       		.byte	0
 1765 0029 04       		.uleb128 0x4
 1766 002a 16       		.uleb128 0x16
 1767 002b 00       		.byte	0
 1768 002c 03       		.uleb128 0x3
 1769 002d 0E       		.uleb128 0xe
 1770 002e 3A       		.uleb128 0x3a
 1771 002f 0B       		.uleb128 0xb
 1772 0030 3B       		.uleb128 0x3b
 1773 0031 05       		.uleb128 0x5
 1774 0032 49       		.uleb128 0x49
 1775 0033 13       		.uleb128 0x13
 1776 0034 00       		.byte	0
 1777 0035 00       		.byte	0
 1778 0036 05       		.uleb128 0x5
 1779 0037 35       		.uleb128 0x35
 1780 0038 00       		.byte	0
 1781 0039 49       		.uleb128 0x49
 1782 003a 13       		.uleb128 0x13
 1783 003b 00       		.byte	0
 1784 003c 00       		.byte	0
 1785 003d 06       		.uleb128 0x6
 1786 003e 2E       		.uleb128 0x2e
 1787 003f 01       		.byte	0x1
 1788 0040 3F       		.uleb128 0x3f
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 48


 1789 0041 19       		.uleb128 0x19
 1790 0042 03       		.uleb128 0x3
 1791 0043 0E       		.uleb128 0xe
 1792 0044 3A       		.uleb128 0x3a
 1793 0045 0B       		.uleb128 0xb
 1794 0046 3B       		.uleb128 0x3b
 1795 0047 0B       		.uleb128 0xb
 1796 0048 27       		.uleb128 0x27
 1797 0049 19       		.uleb128 0x19
 1798 004a 11       		.uleb128 0x11
 1799 004b 01       		.uleb128 0x1
 1800 004c 12       		.uleb128 0x12
 1801 004d 06       		.uleb128 0x6
 1802 004e 40       		.uleb128 0x40
 1803 004f 18       		.uleb128 0x18
 1804 0050 9642     		.uleb128 0x2116
 1805 0052 19       		.uleb128 0x19
 1806 0053 01       		.uleb128 0x1
 1807 0054 13       		.uleb128 0x13
 1808 0055 00       		.byte	0
 1809 0056 00       		.byte	0
 1810 0057 07       		.uleb128 0x7
 1811 0058 34       		.uleb128 0x34
 1812 0059 00       		.byte	0
 1813 005a 03       		.uleb128 0x3
 1814 005b 0E       		.uleb128 0xe
 1815 005c 3A       		.uleb128 0x3a
 1816 005d 0B       		.uleb128 0xb
 1817 005e 3B       		.uleb128 0x3b
 1818 005f 0B       		.uleb128 0xb
 1819 0060 49       		.uleb128 0x49
 1820 0061 13       		.uleb128 0x13
 1821 0062 02       		.uleb128 0x2
 1822 0063 17       		.uleb128 0x17
 1823 0064 00       		.byte	0
 1824 0065 00       		.byte	0
 1825 0066 08       		.uleb128 0x8
 1826 0067 34       		.uleb128 0x34
 1827 0068 00       		.byte	0
 1828 0069 03       		.uleb128 0x3
 1829 006a 0E       		.uleb128 0xe
 1830 006b 3A       		.uleb128 0x3a
 1831 006c 0B       		.uleb128 0xb
 1832 006d 3B       		.uleb128 0x3b
 1833 006e 0B       		.uleb128 0xb
 1834 006f 49       		.uleb128 0x49
 1835 0070 13       		.uleb128 0x13
 1836 0071 02       		.uleb128 0x2
 1837 0072 18       		.uleb128 0x18
 1838 0073 00       		.byte	0
 1839 0074 00       		.byte	0
 1840 0075 09       		.uleb128 0x9
 1841 0076 898201   		.uleb128 0x4109
 1842 0079 01       		.byte	0x1
 1843 007a 11       		.uleb128 0x11
 1844 007b 01       		.uleb128 0x1
 1845 007c 31       		.uleb128 0x31
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 49


 1846 007d 13       		.uleb128 0x13
 1847 007e 01       		.uleb128 0x1
 1848 007f 13       		.uleb128 0x13
 1849 0080 00       		.byte	0
 1850 0081 00       		.byte	0
 1851 0082 0A       		.uleb128 0xa
 1852 0083 8A8201   		.uleb128 0x410a
 1853 0086 00       		.byte	0
 1854 0087 02       		.uleb128 0x2
 1855 0088 18       		.uleb128 0x18
 1856 0089 9142     		.uleb128 0x2111
 1857 008b 18       		.uleb128 0x18
 1858 008c 00       		.byte	0
 1859 008d 00       		.byte	0
 1860 008e 0B       		.uleb128 0xb
 1861 008f 898201   		.uleb128 0x4109
 1862 0092 01       		.byte	0x1
 1863 0093 11       		.uleb128 0x11
 1864 0094 01       		.uleb128 0x1
 1865 0095 31       		.uleb128 0x31
 1866 0096 13       		.uleb128 0x13
 1867 0097 00       		.byte	0
 1868 0098 00       		.byte	0
 1869 0099 0C       		.uleb128 0xc
 1870 009a 01       		.uleb128 0x1
 1871 009b 01       		.byte	0x1
 1872 009c 49       		.uleb128 0x49
 1873 009d 13       		.uleb128 0x13
 1874 009e 01       		.uleb128 0x1
 1875 009f 13       		.uleb128 0x13
 1876 00a0 00       		.byte	0
 1877 00a1 00       		.byte	0
 1878 00a2 0D       		.uleb128 0xd
 1879 00a3 21       		.uleb128 0x21
 1880 00a4 00       		.byte	0
 1881 00a5 49       		.uleb128 0x49
 1882 00a6 13       		.uleb128 0x13
 1883 00a7 2F       		.uleb128 0x2f
 1884 00a8 0B       		.uleb128 0xb
 1885 00a9 00       		.byte	0
 1886 00aa 00       		.byte	0
 1887 00ab 0E       		.uleb128 0xe
 1888 00ac 26       		.uleb128 0x26
 1889 00ad 00       		.byte	0
 1890 00ae 49       		.uleb128 0x49
 1891 00af 13       		.uleb128 0x13
 1892 00b0 00       		.byte	0
 1893 00b1 00       		.byte	0
 1894 00b2 0F       		.uleb128 0xf
 1895 00b3 2E       		.uleb128 0x2e
 1896 00b4 01       		.byte	0x1
 1897 00b5 3F       		.uleb128 0x3f
 1898 00b6 19       		.uleb128 0x19
 1899 00b7 03       		.uleb128 0x3
 1900 00b8 0E       		.uleb128 0xe
 1901 00b9 3A       		.uleb128 0x3a
 1902 00ba 0B       		.uleb128 0xb
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 50


 1903 00bb 3B       		.uleb128 0x3b
 1904 00bc 05       		.uleb128 0x5
 1905 00bd 27       		.uleb128 0x27
 1906 00be 19       		.uleb128 0x19
 1907 00bf 11       		.uleb128 0x11
 1908 00c0 01       		.uleb128 0x1
 1909 00c1 12       		.uleb128 0x12
 1910 00c2 06       		.uleb128 0x6
 1911 00c3 40       		.uleb128 0x40
 1912 00c4 18       		.uleb128 0x18
 1913 00c5 9742     		.uleb128 0x2117
 1914 00c7 19       		.uleb128 0x19
 1915 00c8 01       		.uleb128 0x1
 1916 00c9 13       		.uleb128 0x13
 1917 00ca 00       		.byte	0
 1918 00cb 00       		.byte	0
 1919 00cc 10       		.uleb128 0x10
 1920 00cd 2E       		.uleb128 0x2e
 1921 00ce 01       		.byte	0x1
 1922 00cf 3F       		.uleb128 0x3f
 1923 00d0 19       		.uleb128 0x19
 1924 00d1 03       		.uleb128 0x3
 1925 00d2 0E       		.uleb128 0xe
 1926 00d3 3A       		.uleb128 0x3a
 1927 00d4 0B       		.uleb128 0xb
 1928 00d5 3B       		.uleb128 0x3b
 1929 00d6 0B       		.uleb128 0xb
 1930 00d7 27       		.uleb128 0x27
 1931 00d8 19       		.uleb128 0x19
 1932 00d9 11       		.uleb128 0x11
 1933 00da 01       		.uleb128 0x1
 1934 00db 12       		.uleb128 0x12
 1935 00dc 06       		.uleb128 0x6
 1936 00dd 40       		.uleb128 0x40
 1937 00de 18       		.uleb128 0x18
 1938 00df 9742     		.uleb128 0x2117
 1939 00e1 19       		.uleb128 0x19
 1940 00e2 01       		.uleb128 0x1
 1941 00e3 13       		.uleb128 0x13
 1942 00e4 00       		.byte	0
 1943 00e5 00       		.byte	0
 1944 00e6 11       		.uleb128 0x11
 1945 00e7 898201   		.uleb128 0x4109
 1946 00ea 00       		.byte	0
 1947 00eb 11       		.uleb128 0x11
 1948 00ec 01       		.uleb128 0x1
 1949 00ed 31       		.uleb128 0x31
 1950 00ee 13       		.uleb128 0x13
 1951 00ef 00       		.byte	0
 1952 00f0 00       		.byte	0
 1953 00f1 12       		.uleb128 0x12
 1954 00f2 2E       		.uleb128 0x2e
 1955 00f3 00       		.byte	0
 1956 00f4 3F       		.uleb128 0x3f
 1957 00f5 19       		.uleb128 0x19
 1958 00f6 03       		.uleb128 0x3
 1959 00f7 0E       		.uleb128 0xe
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 51


 1960 00f8 3A       		.uleb128 0x3a
 1961 00f9 0B       		.uleb128 0xb
 1962 00fa 3B       		.uleb128 0x3b
 1963 00fb 05       		.uleb128 0x5
 1964 00fc 27       		.uleb128 0x27
 1965 00fd 19       		.uleb128 0x19
 1966 00fe 11       		.uleb128 0x11
 1967 00ff 01       		.uleb128 0x1
 1968 0100 12       		.uleb128 0x12
 1969 0101 06       		.uleb128 0x6
 1970 0102 40       		.uleb128 0x40
 1971 0103 18       		.uleb128 0x18
 1972 0104 9742     		.uleb128 0x2117
 1973 0106 19       		.uleb128 0x19
 1974 0107 00       		.byte	0
 1975 0108 00       		.byte	0
 1976 0109 13       		.uleb128 0x13
 1977 010a 2E       		.uleb128 0x2e
 1978 010b 01       		.byte	0x1
 1979 010c 3F       		.uleb128 0x3f
 1980 010d 19       		.uleb128 0x19
 1981 010e 03       		.uleb128 0x3
 1982 010f 0E       		.uleb128 0xe
 1983 0110 3A       		.uleb128 0x3a
 1984 0111 0B       		.uleb128 0xb
 1985 0112 3B       		.uleb128 0x3b
 1986 0113 05       		.uleb128 0x5
 1987 0114 27       		.uleb128 0x27
 1988 0115 19       		.uleb128 0x19
 1989 0116 49       		.uleb128 0x49
 1990 0117 13       		.uleb128 0x13
 1991 0118 11       		.uleb128 0x11
 1992 0119 01       		.uleb128 0x1
 1993 011a 12       		.uleb128 0x12
 1994 011b 06       		.uleb128 0x6
 1995 011c 40       		.uleb128 0x40
 1996 011d 18       		.uleb128 0x18
 1997 011e 9742     		.uleb128 0x2117
 1998 0120 19       		.uleb128 0x19
 1999 0121 01       		.uleb128 0x1
 2000 0122 13       		.uleb128 0x13
 2001 0123 00       		.byte	0
 2002 0124 00       		.byte	0
 2003 0125 14       		.uleb128 0x14
 2004 0126 05       		.uleb128 0x5
 2005 0127 00       		.byte	0
 2006 0128 03       		.uleb128 0x3
 2007 0129 0E       		.uleb128 0xe
 2008 012a 3A       		.uleb128 0x3a
 2009 012b 0B       		.uleb128 0xb
 2010 012c 3B       		.uleb128 0x3b
 2011 012d 05       		.uleb128 0x5
 2012 012e 49       		.uleb128 0x49
 2013 012f 13       		.uleb128 0x13
 2014 0130 02       		.uleb128 0x2
 2015 0131 17       		.uleb128 0x17
 2016 0132 00       		.byte	0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 52


 2017 0133 00       		.byte	0
 2018 0134 15       		.uleb128 0x15
 2019 0135 34       		.uleb128 0x34
 2020 0136 00       		.byte	0
 2021 0137 03       		.uleb128 0x3
 2022 0138 0E       		.uleb128 0xe
 2023 0139 3A       		.uleb128 0x3a
 2024 013a 0B       		.uleb128 0xb
 2025 013b 3B       		.uleb128 0x3b
 2026 013c 05       		.uleb128 0x5
 2027 013d 49       		.uleb128 0x49
 2028 013e 13       		.uleb128 0x13
 2029 013f 02       		.uleb128 0x2
 2030 0140 17       		.uleb128 0x17
 2031 0141 00       		.byte	0
 2032 0142 00       		.byte	0
 2033 0143 16       		.uleb128 0x16
 2034 0144 2E       		.uleb128 0x2e
 2035 0145 01       		.byte	0x1
 2036 0146 3F       		.uleb128 0x3f
 2037 0147 19       		.uleb128 0x19
 2038 0148 03       		.uleb128 0x3
 2039 0149 0E       		.uleb128 0xe
 2040 014a 3A       		.uleb128 0x3a
 2041 014b 0B       		.uleb128 0xb
 2042 014c 3B       		.uleb128 0x3b
 2043 014d 05       		.uleb128 0x5
 2044 014e 27       		.uleb128 0x27
 2045 014f 19       		.uleb128 0x19
 2046 0150 49       		.uleb128 0x49
 2047 0151 13       		.uleb128 0x13
 2048 0152 11       		.uleb128 0x11
 2049 0153 01       		.uleb128 0x1
 2050 0154 12       		.uleb128 0x12
 2051 0155 06       		.uleb128 0x6
 2052 0156 40       		.uleb128 0x40
 2053 0157 18       		.uleb128 0x18
 2054 0158 9642     		.uleb128 0x2116
 2055 015a 19       		.uleb128 0x19
 2056 015b 01       		.uleb128 0x1
 2057 015c 13       		.uleb128 0x13
 2058 015d 00       		.byte	0
 2059 015e 00       		.byte	0
 2060 015f 17       		.uleb128 0x17
 2061 0160 34       		.uleb128 0x34
 2062 0161 00       		.byte	0
 2063 0162 03       		.uleb128 0x3
 2064 0163 0E       		.uleb128 0xe
 2065 0164 3A       		.uleb128 0x3a
 2066 0165 0B       		.uleb128 0xb
 2067 0166 3B       		.uleb128 0x3b
 2068 0167 05       		.uleb128 0x5
 2069 0168 49       		.uleb128 0x49
 2070 0169 13       		.uleb128 0x13
 2071 016a 02       		.uleb128 0x2
 2072 016b 18       		.uleb128 0x18
 2073 016c 00       		.byte	0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 53


 2074 016d 00       		.byte	0
 2075 016e 18       		.uleb128 0x18
 2076 016f 34       		.uleb128 0x34
 2077 0170 00       		.byte	0
 2078 0171 03       		.uleb128 0x3
 2079 0172 0E       		.uleb128 0xe
 2080 0173 3A       		.uleb128 0x3a
 2081 0174 0B       		.uleb128 0xb
 2082 0175 3B       		.uleb128 0x3b
 2083 0176 05       		.uleb128 0x5
 2084 0177 49       		.uleb128 0x49
 2085 0178 13       		.uleb128 0x13
 2086 0179 00       		.byte	0
 2087 017a 00       		.byte	0
 2088 017b 19       		.uleb128 0x19
 2089 017c 34       		.uleb128 0x34
 2090 017d 00       		.byte	0
 2091 017e 03       		.uleb128 0x3
 2092 017f 0E       		.uleb128 0xe
 2093 0180 3A       		.uleb128 0x3a
 2094 0181 0B       		.uleb128 0xb
 2095 0182 3B       		.uleb128 0x3b
 2096 0183 0B       		.uleb128 0xb
 2097 0184 49       		.uleb128 0x49
 2098 0185 13       		.uleb128 0x13
 2099 0186 3F       		.uleb128 0x3f
 2100 0187 19       		.uleb128 0x19
 2101 0188 02       		.uleb128 0x2
 2102 0189 18       		.uleb128 0x18
 2103 018a 00       		.byte	0
 2104 018b 00       		.byte	0
 2105 018c 1A       		.uleb128 0x1a
 2106 018d 2E       		.uleb128 0x2e
 2107 018e 00       		.byte	0
 2108 018f 3F       		.uleb128 0x3f
 2109 0190 19       		.uleb128 0x19
 2110 0191 3C       		.uleb128 0x3c
 2111 0192 19       		.uleb128 0x19
 2112 0193 6E       		.uleb128 0x6e
 2113 0194 0E       		.uleb128 0xe
 2114 0195 03       		.uleb128 0x3
 2115 0196 0E       		.uleb128 0xe
 2116 0197 3A       		.uleb128 0x3a
 2117 0198 0B       		.uleb128 0xb
 2118 0199 3B       		.uleb128 0x3b
 2119 019a 0B       		.uleb128 0xb
 2120 019b 00       		.byte	0
 2121 019c 00       		.byte	0
 2122 019d 00       		.byte	0
 2123              		.section	.debug_loc,"",%progbits
 2124              	.Ldebug_loc0:
 2125              	.LLST0:
 2126 0000 7C000000 		.4byte	.LVL5
 2127 0004 80000000 		.4byte	.LVL6
 2128 0008 0200     		.2byte	0x2
 2129 000a 30       		.byte	0x30
 2130 000b 9F       		.byte	0x9f
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 54


 2131 000c 80000000 		.4byte	.LVL6
 2132 0010 10010000 		.4byte	.LVL23
 2133 0014 0100     		.2byte	0x1
 2134 0016 54       		.byte	0x54
 2135 0017 00000000 		.4byte	0
 2136 001b 00000000 		.4byte	0
 2137              	.LLST1:
 2138 001f 70000000 		.4byte	.LVL2
 2139 0023 76000000 		.4byte	.LVL3
 2140 0027 0700     		.2byte	0x7
 2141 0029 71       		.byte	0x71
 2142 002a 00       		.sleb128 0
 2143 002b 40       		.byte	0x40
 2144 002c 49       		.byte	0x49
 2145 002d 24       		.byte	0x24
 2146 002e 21       		.byte	0x21
 2147 002f 9F       		.byte	0x9f
 2148 0030 7A000000 		.4byte	.LVL4
 2149 0034 80000000 		.4byte	.LVL6
 2150 0038 0100     		.2byte	0x1
 2151 003a 53       		.byte	0x53
 2152 003b 8C000000 		.4byte	.LVL7
 2153 003f 9E000000 		.4byte	.LVL9
 2154 0043 0100     		.2byte	0x1
 2155 0045 53       		.byte	0x53
 2156 0046 9E000000 		.4byte	.LVL9
 2157 004a A2000000 		.4byte	.LVL10
 2158 004e 0200     		.2byte	0x2
 2159 0050 72       		.byte	0x72
 2160 0051 00       		.sleb128 0
 2161 0052 A2000000 		.4byte	.LVL10
 2162 0056 AE000000 		.4byte	.LVL11
 2163 005a 0700     		.2byte	0x7
 2164 005c 74       		.byte	0x74
 2165 005d 00       		.sleb128 0
 2166 005e 32       		.byte	0x32
 2167 005f 24       		.byte	0x24
 2168 0060 7C       		.byte	0x7c
 2169 0061 00       		.sleb128 0
 2170 0062 22       		.byte	0x22
 2171 0063 AE000000 		.4byte	.LVL11
 2172 0067 B2000000 		.4byte	.LVL12
 2173 006b 1500     		.2byte	0x15
 2174 006d 70       		.byte	0x70
 2175 006e 00       		.sleb128 0
 2176 006f 0A       		.byte	0xa
 2177 0070 0037     		.2byte	0x3700
 2178 0072 1A       		.byte	0x1a
 2179 0073 74       		.byte	0x74
 2180 0074 00       		.sleb128 0
 2181 0075 03       		.byte	0x3
 2182 0076 08000000 		.4byte	.LANCHOR0+8
 2183 007a 22       		.byte	0x22
 2184 007b 94       		.byte	0x94
 2185 007c 01       		.byte	0x1
 2186 007d 08       		.byte	0x8
 2187 007e FF       		.byte	0xff
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 55


 2188 007f 1A       		.byte	0x1a
 2189 0080 21       		.byte	0x21
 2190 0081 9F       		.byte	0x9f
 2191 0082 B2000000 		.4byte	.LVL12
 2192 0086 BC000000 		.4byte	.LVL13
 2193 008a 1400     		.2byte	0x14
 2194 008c 70       		.byte	0x70
 2195 008d 00       		.sleb128 0
 2196 008e 0A       		.byte	0xa
 2197 008f 0037     		.2byte	0x3700
 2198 0091 1A       		.byte	0x1a
 2199 0092 72       		.byte	0x72
 2200 0093 00       		.sleb128 0
 2201 0094 74       		.byte	0x74
 2202 0095 00       		.sleb128 0
 2203 0096 22       		.byte	0x22
 2204 0097 23       		.byte	0x23
 2205 0098 08       		.uleb128 0x8
 2206 0099 94       		.byte	0x94
 2207 009a 01       		.byte	0x1
 2208 009b 08       		.byte	0x8
 2209 009c FF       		.byte	0xff
 2210 009d 1A       		.byte	0x1a
 2211 009e 21       		.byte	0x21
 2212 009f 9F       		.byte	0x9f
 2213 00a0 BC000000 		.4byte	.LVL13
 2214 00a4 CC000000 		.4byte	.LVL14
 2215 00a8 1500     		.2byte	0x15
 2216 00aa 70       		.byte	0x70
 2217 00ab 00       		.sleb128 0
 2218 00ac 0A       		.byte	0xa
 2219 00ad 0037     		.2byte	0x3700
 2220 00af 1A       		.byte	0x1a
 2221 00b0 74       		.byte	0x74
 2222 00b1 00       		.sleb128 0
 2223 00b2 03       		.byte	0x3
 2224 00b3 08000000 		.4byte	.LANCHOR0+8
 2225 00b7 22       		.byte	0x22
 2226 00b8 94       		.byte	0x94
 2227 00b9 01       		.byte	0x1
 2228 00ba 08       		.byte	0x8
 2229 00bb FF       		.byte	0xff
 2230 00bc 1A       		.byte	0x1a
 2231 00bd 21       		.byte	0x21
 2232 00be 9F       		.byte	0x9f
 2233 00bf CC000000 		.4byte	.LVL14
 2234 00c3 D2000000 		.4byte	.LVL15
 2235 00c7 1400     		.2byte	0x14
 2236 00c9 70       		.byte	0x70
 2237 00ca 00       		.sleb128 0
 2238 00cb 0A       		.byte	0xa
 2239 00cc 0037     		.2byte	0x3700
 2240 00ce 1A       		.byte	0x1a
 2241 00cf 72       		.byte	0x72
 2242 00d0 00       		.sleb128 0
 2243 00d1 74       		.byte	0x74
 2244 00d2 00       		.sleb128 0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 56


 2245 00d3 22       		.byte	0x22
 2246 00d4 23       		.byte	0x23
 2247 00d5 08       		.uleb128 0x8
 2248 00d6 94       		.byte	0x94
 2249 00d7 01       		.byte	0x1
 2250 00d8 08       		.byte	0x8
 2251 00d9 FF       		.byte	0xff
 2252 00da 1A       		.byte	0x1a
 2253 00db 21       		.byte	0x21
 2254 00dc 9F       		.byte	0x9f
 2255 00dd D2000000 		.4byte	.LVL15
 2256 00e1 D4000000 		.4byte	.LVL16
 2257 00e5 1500     		.2byte	0x15
 2258 00e7 70       		.byte	0x70
 2259 00e8 00       		.sleb128 0
 2260 00e9 0A       		.byte	0xa
 2261 00ea 0037     		.2byte	0x3700
 2262 00ec 1A       		.byte	0x1a
 2263 00ed 74       		.byte	0x74
 2264 00ee 00       		.sleb128 0
 2265 00ef 03       		.byte	0x3
 2266 00f0 08000000 		.4byte	.LANCHOR0+8
 2267 00f4 22       		.byte	0x22
 2268 00f5 94       		.byte	0x94
 2269 00f6 01       		.byte	0x1
 2270 00f7 08       		.byte	0x8
 2271 00f8 FF       		.byte	0xff
 2272 00f9 1A       		.byte	0x1a
 2273 00fa 21       		.byte	0x21
 2274 00fb 9F       		.byte	0x9f
 2275 00fc D4000000 		.4byte	.LVL16
 2276 0100 D8000000 		.4byte	.LVL17
 2277 0104 1E00     		.2byte	0x1e
 2278 0106 74       		.byte	0x74
 2279 0107 00       		.sleb128 0
 2280 0108 32       		.byte	0x32
 2281 0109 24       		.byte	0x24
 2282 010a 03       		.byte	0x3
 2283 010b 00000000 		.4byte	.LANCHOR0
 2284 010f 22       		.byte	0x22
 2285 0110 06       		.byte	0x6
 2286 0111 0A       		.byte	0xa
 2287 0112 0037     		.2byte	0x3700
 2288 0114 1A       		.byte	0x1a
 2289 0115 74       		.byte	0x74
 2290 0116 00       		.sleb128 0
 2291 0117 03       		.byte	0x3
 2292 0118 08000000 		.4byte	.LANCHOR0+8
 2293 011c 22       		.byte	0x22
 2294 011d 94       		.byte	0x94
 2295 011e 01       		.byte	0x1
 2296 011f 08       		.byte	0x8
 2297 0120 FF       		.byte	0xff
 2298 0121 1A       		.byte	0x1a
 2299 0122 21       		.byte	0x21
 2300 0123 9F       		.byte	0x9f
 2301 0124 D8000000 		.4byte	.LVL17
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 57


 2302 0128 DA000000 		.4byte	.LVL18
 2303 012c 1500     		.2byte	0x15
 2304 012e 70       		.byte	0x70
 2305 012f 00       		.sleb128 0
 2306 0130 0A       		.byte	0xa
 2307 0131 0037     		.2byte	0x3700
 2308 0133 1A       		.byte	0x1a
 2309 0134 74       		.byte	0x74
 2310 0135 00       		.sleb128 0
 2311 0136 03       		.byte	0x3
 2312 0137 08000000 		.4byte	.LANCHOR0+8
 2313 013b 22       		.byte	0x22
 2314 013c 94       		.byte	0x94
 2315 013d 01       		.byte	0x1
 2316 013e 08       		.byte	0x8
 2317 013f FF       		.byte	0xff
 2318 0140 1A       		.byte	0x1a
 2319 0141 21       		.byte	0x21
 2320 0142 9F       		.byte	0x9f
 2321 0143 DA000000 		.4byte	.LVL18
 2322 0147 0C010000 		.4byte	.LVL22
 2323 014b 1E00     		.2byte	0x1e
 2324 014d 74       		.byte	0x74
 2325 014e 00       		.sleb128 0
 2326 014f 32       		.byte	0x32
 2327 0150 24       		.byte	0x24
 2328 0151 03       		.byte	0x3
 2329 0152 00000000 		.4byte	.LANCHOR0
 2330 0156 22       		.byte	0x22
 2331 0157 06       		.byte	0x6
 2332 0158 0A       		.byte	0xa
 2333 0159 0037     		.2byte	0x3700
 2334 015b 1A       		.byte	0x1a
 2335 015c 74       		.byte	0x74
 2336 015d 00       		.sleb128 0
 2337 015e 03       		.byte	0x3
 2338 015f 08000000 		.4byte	.LANCHOR0+8
 2339 0163 22       		.byte	0x22
 2340 0164 94       		.byte	0x94
 2341 0165 01       		.byte	0x1
 2342 0166 08       		.byte	0x8
 2343 0167 FF       		.byte	0xff
 2344 0168 1A       		.byte	0x1a
 2345 0169 21       		.byte	0x21
 2346 016a 9F       		.byte	0x9f
 2347 016b 00000000 		.4byte	0
 2348 016f 00000000 		.4byte	0
 2349              	.LLST2:
 2350 0173 DC000000 		.4byte	.LVL19
 2351 0177 F6000000 		.4byte	.LVL20
 2352 017b 0100     		.2byte	0x1
 2353 017d 50       		.byte	0x50
 2354 017e 00000000 		.4byte	0
 2355 0182 00000000 		.4byte	0
 2356              	.LLST3:
 2357 0186 00000000 		.4byte	.LVL27
 2358 018a 06000000 		.4byte	.LVL29
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 58


 2359 018e 0100     		.2byte	0x1
 2360 0190 50       		.byte	0x50
 2361 0191 06000000 		.4byte	.LVL29
 2362 0195 1A000000 		.4byte	.LVL31
 2363 0199 0100     		.2byte	0x1
 2364 019b 52       		.byte	0x52
 2365 019c 1A000000 		.4byte	.LVL31
 2366 01a0 20000000 		.4byte	.LVL32
 2367 01a4 0400     		.2byte	0x4
 2368 01a6 F3       		.byte	0xf3
 2369 01a7 01       		.uleb128 0x1
 2370 01a8 50       		.byte	0x50
 2371 01a9 9F       		.byte	0x9f
 2372 01aa 20000000 		.4byte	.LVL32
 2373 01ae 22000000 		.4byte	.LVL33
 2374 01b2 0100     		.2byte	0x1
 2375 01b4 50       		.byte	0x50
 2376 01b5 22000000 		.4byte	.LVL33
 2377 01b9 28000000 		.4byte	.LFE7
 2378 01bd 0400     		.2byte	0x4
 2379 01bf F3       		.byte	0xf3
 2380 01c0 01       		.uleb128 0x1
 2381 01c1 50       		.byte	0x50
 2382 01c2 9F       		.byte	0x9f
 2383 01c3 00000000 		.4byte	0
 2384 01c7 00000000 		.4byte	0
 2385              	.LLST4:
 2386 01cb 02000000 		.4byte	.LVL28
 2387 01cf 06000000 		.4byte	.LVL29
 2388 01d3 0200     		.2byte	0x2
 2389 01d5 30       		.byte	0x30
 2390 01d6 9F       		.byte	0x9f
 2391 01d7 0E000000 		.4byte	.LVL30
 2392 01db 20000000 		.4byte	.LVL32
 2393 01df 0100     		.2byte	0x1
 2394 01e1 50       		.byte	0x50
 2395 01e2 20000000 		.4byte	.LVL32
 2396 01e6 22000000 		.4byte	.LVL33
 2397 01ea 0200     		.2byte	0x2
 2398 01ec 30       		.byte	0x30
 2399 01ed 9F       		.byte	0x9f
 2400 01ee 22000000 		.4byte	.LVL33
 2401 01f2 28000000 		.4byte	.LFE7
 2402 01f6 0100     		.2byte	0x1
 2403 01f8 50       		.byte	0x50
 2404 01f9 00000000 		.4byte	0
 2405 01fd 00000000 		.4byte	0
 2406              	.LLST5:
 2407 0201 00000000 		.4byte	.LVL34
 2408 0205 0A000000 		.4byte	.LVL35
 2409 0209 0100     		.2byte	0x1
 2410 020b 50       		.byte	0x50
 2411 020c 0A000000 		.4byte	.LVL35
 2412 0210 14000000 		.4byte	.LVL37
 2413 0214 0100     		.2byte	0x1
 2414 0216 54       		.byte	0x54
 2415 0217 14000000 		.4byte	.LVL37
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 59


 2416 021b 22000000 		.4byte	.LVL39
 2417 021f 0400     		.2byte	0x4
 2418 0221 F3       		.byte	0xf3
 2419 0222 01       		.uleb128 0x1
 2420 0223 50       		.byte	0x50
 2421 0224 9F       		.byte	0x9f
 2422 0225 22000000 		.4byte	.LVL39
 2423 0229 24000000 		.4byte	.LVL40
 2424 022d 0100     		.2byte	0x1
 2425 022f 54       		.byte	0x54
 2426 0230 24000000 		.4byte	.LVL40
 2427 0234 2C000000 		.4byte	.LFE8
 2428 0238 0400     		.2byte	0x4
 2429 023a F3       		.byte	0xf3
 2430 023b 01       		.uleb128 0x1
 2431 023c 50       		.byte	0x50
 2432 023d 9F       		.byte	0x9f
 2433 023e 00000000 		.4byte	0
 2434 0242 00000000 		.4byte	0
 2435              	.LLST6:
 2436 0246 20000000 		.4byte	.LVL38
 2437 024a 22000000 		.4byte	.LVL39
 2438 024e 0100     		.2byte	0x1
 2439 0250 50       		.byte	0x50
 2440 0251 24000000 		.4byte	.LVL40
 2441 0255 26000000 		.4byte	.LVL41
 2442 0259 0100     		.2byte	0x1
 2443 025b 50       		.byte	0x50
 2444 025c 00000000 		.4byte	0
 2445 0260 00000000 		.4byte	0
 2446              	.LLST7:
 2447 0264 00000000 		.4byte	.LVL42
 2448 0268 04000000 		.4byte	.LVL43
 2449 026c 0100     		.2byte	0x1
 2450 026e 50       		.byte	0x50
 2451 026f 04000000 		.4byte	.LVL43
 2452 0273 10000000 		.4byte	.LFE9
 2453 0277 0400     		.2byte	0x4
 2454 0279 F3       		.byte	0xf3
 2455 027a 01       		.uleb128 0x1
 2456 027b 50       		.byte	0x50
 2457 027c 9F       		.byte	0x9f
 2458 027d 00000000 		.4byte	0
 2459 0281 00000000 		.4byte	0
 2460              	.LLST8:
 2461 0285 00000000 		.4byte	.LVL44
 2462 0289 0E000000 		.4byte	.LVL45
 2463 028d 0100     		.2byte	0x1
 2464 028f 50       		.byte	0x50
 2465 0290 0E000000 		.4byte	.LVL45
 2466 0294 1C000000 		.4byte	.LFE10
 2467 0298 0400     		.2byte	0x4
 2468 029a F3       		.byte	0xf3
 2469 029b 01       		.uleb128 0x1
 2470 029c 50       		.byte	0x50
 2471 029d 9F       		.byte	0x9f
 2472 029e 00000000 		.4byte	0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 60


 2473 02a2 00000000 		.4byte	0
 2474              	.LLST9:
 2475 02a6 00000000 		.4byte	.LVL46
 2476 02aa 0E000000 		.4byte	.LVL47
 2477 02ae 0100     		.2byte	0x1
 2478 02b0 50       		.byte	0x50
 2479 02b1 0E000000 		.4byte	.LVL47
 2480 02b5 18000000 		.4byte	.LFE11
 2481 02b9 0400     		.2byte	0x4
 2482 02bb F3       		.byte	0xf3
 2483 02bc 01       		.uleb128 0x1
 2484 02bd 50       		.byte	0x50
 2485 02be 9F       		.byte	0x9f
 2486 02bf 00000000 		.4byte	0
 2487 02c3 00000000 		.4byte	0
 2488              	.LLST10:
 2489 02c7 00000000 		.4byte	.LVL48
 2490 02cb 04000000 		.4byte	.LVL49
 2491 02cf 0100     		.2byte	0x1
 2492 02d1 50       		.byte	0x50
 2493 02d2 04000000 		.4byte	.LVL49
 2494 02d6 10000000 		.4byte	.LFE12
 2495 02da 0400     		.2byte	0x4
 2496 02dc F3       		.byte	0xf3
 2497 02dd 01       		.uleb128 0x1
 2498 02de 50       		.byte	0x50
 2499 02df 9F       		.byte	0x9f
 2500 02e0 00000000 		.4byte	0
 2501 02e4 00000000 		.4byte	0
 2502              	.LLST11:
 2503 02e8 00000000 		.4byte	.LVL50
 2504 02ec 04000000 		.4byte	.LVL51
 2505 02f0 0100     		.2byte	0x1
 2506 02f2 50       		.byte	0x50
 2507 02f3 04000000 		.4byte	.LVL51
 2508 02f7 10000000 		.4byte	.LFE13
 2509 02fb 0400     		.2byte	0x4
 2510 02fd F3       		.byte	0xf3
 2511 02fe 01       		.uleb128 0x1
 2512 02ff 50       		.byte	0x50
 2513 0300 9F       		.byte	0x9f
 2514 0301 00000000 		.4byte	0
 2515 0305 00000000 		.4byte	0
 2516              	.LLST12:
 2517 0309 00000000 		.4byte	.LVL52
 2518 030d 0C000000 		.4byte	.LVL53
 2519 0311 0100     		.2byte	0x1
 2520 0313 50       		.byte	0x50
 2521 0314 0C000000 		.4byte	.LVL53
 2522 0318 12000000 		.4byte	.LVL55
 2523 031c 0100     		.2byte	0x1
 2524 031e 54       		.byte	0x54
 2525 031f 12000000 		.4byte	.LVL55
 2526 0323 1C000000 		.4byte	.LFE14
 2527 0327 0400     		.2byte	0x4
 2528 0329 F3       		.byte	0xf3
 2529 032a 01       		.uleb128 0x1
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 61


 2530 032b 50       		.byte	0x50
 2531 032c 9F       		.byte	0x9f
 2532 032d 00000000 		.4byte	0
 2533 0331 00000000 		.4byte	0
 2534              	.LLST13:
 2535 0335 00000000 		.4byte	.LVL52
 2536 0339 0F000000 		.4byte	.LVL54-1
 2537 033d 0100     		.2byte	0x1
 2538 033f 51       		.byte	0x51
 2539 0340 0F000000 		.4byte	.LVL54-1
 2540 0344 1C000000 		.4byte	.LFE14
 2541 0348 0400     		.2byte	0x4
 2542 034a F3       		.byte	0xf3
 2543 034b 01       		.uleb128 0x1
 2544 034c 51       		.byte	0x51
 2545 034d 9F       		.byte	0x9f
 2546 034e 00000000 		.4byte	0
 2547 0352 00000000 		.4byte	0
 2548              	.LLST14:
 2549 0356 00000000 		.4byte	.LVL56
 2550 035a 0C000000 		.4byte	.LVL57
 2551 035e 0100     		.2byte	0x1
 2552 0360 50       		.byte	0x50
 2553 0361 0C000000 		.4byte	.LVL57
 2554 0365 12000000 		.4byte	.LVL59
 2555 0369 0100     		.2byte	0x1
 2556 036b 54       		.byte	0x54
 2557 036c 12000000 		.4byte	.LVL59
 2558 0370 1C000000 		.4byte	.LFE15
 2559 0374 0400     		.2byte	0x4
 2560 0376 F3       		.byte	0xf3
 2561 0377 01       		.uleb128 0x1
 2562 0378 50       		.byte	0x50
 2563 0379 9F       		.byte	0x9f
 2564 037a 00000000 		.4byte	0
 2565 037e 00000000 		.4byte	0
 2566              	.LLST15:
 2567 0382 00000000 		.4byte	.LVL56
 2568 0386 0F000000 		.4byte	.LVL58-1
 2569 038a 0100     		.2byte	0x1
 2570 038c 51       		.byte	0x51
 2571 038d 0F000000 		.4byte	.LVL58-1
 2572 0391 16000000 		.4byte	.LVL60
 2573 0395 0100     		.2byte	0x1
 2574 0397 55       		.byte	0x55
 2575 0398 16000000 		.4byte	.LVL60
 2576 039c 1C000000 		.4byte	.LFE15
 2577 03a0 0800     		.2byte	0x8
 2578 03a2 F3       		.byte	0xf3
 2579 03a3 01       		.uleb128 0x1
 2580 03a4 50       		.byte	0x50
 2581 03a5 32       		.byte	0x32
 2582 03a6 24       		.byte	0x24
 2583 03a7 73       		.byte	0x73
 2584 03a8 00       		.sleb128 0
 2585 03a9 22       		.byte	0x22
 2586 03aa 00000000 		.4byte	0
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 62


 2587 03ae 00000000 		.4byte	0
 2588              	.LLST16:
 2589 03b2 00000000 		.4byte	.LVL61
 2590 03b6 0C000000 		.4byte	.LVL62
 2591 03ba 0100     		.2byte	0x1
 2592 03bc 50       		.byte	0x50
 2593 03bd 0C000000 		.4byte	.LVL62
 2594 03c1 44000000 		.4byte	.LVL65
 2595 03c5 0100     		.2byte	0x1
 2596 03c7 54       		.byte	0x54
 2597 03c8 44000000 		.4byte	.LVL65
 2598 03cc 5C000000 		.4byte	.LFE16
 2599 03d0 0400     		.2byte	0x4
 2600 03d2 F3       		.byte	0xf3
 2601 03d3 01       		.uleb128 0x1
 2602 03d4 50       		.byte	0x50
 2603 03d5 9F       		.byte	0x9f
 2604 03d6 00000000 		.4byte	0
 2605 03da 00000000 		.4byte	0
 2606              	.LLST17:
 2607 03de 00000000 		.4byte	.LVL61
 2608 03e2 0F000000 		.4byte	.LVL63-1
 2609 03e6 0100     		.2byte	0x1
 2610 03e8 51       		.byte	0x51
 2611 03e9 0F000000 		.4byte	.LVL63-1
 2612 03ed 1C000000 		.4byte	.LVL64
 2613 03f1 0400     		.2byte	0x4
 2614 03f3 F3       		.byte	0xf3
 2615 03f4 01       		.uleb128 0x1
 2616 03f5 51       		.byte	0x51
 2617 03f6 9F       		.byte	0x9f
 2618 03f7 1C000000 		.4byte	.LVL64
 2619 03fb 48000000 		.4byte	.LVL66
 2620 03ff 0100     		.2byte	0x1
 2621 0401 51       		.byte	0x51
 2622 0402 00000000 		.4byte	0
 2623 0406 00000000 		.4byte	0
 2624              	.LLST18:
 2625 040a 00000000 		.4byte	.LVL69
 2626 040e 0C000000 		.4byte	.LVL70
 2627 0412 0100     		.2byte	0x1
 2628 0414 50       		.byte	0x50
 2629 0415 0C000000 		.4byte	.LVL70
 2630 0419 28000000 		.4byte	.LVL74
 2631 041d 0100     		.2byte	0x1
 2632 041f 55       		.byte	0x55
 2633 0420 28000000 		.4byte	.LVL74
 2634 0424 40000000 		.4byte	.LFE17
 2635 0428 0400     		.2byte	0x4
 2636 042a F3       		.byte	0xf3
 2637 042b 01       		.uleb128 0x1
 2638 042c 50       		.byte	0x50
 2639 042d 9F       		.byte	0x9f
 2640 042e 00000000 		.4byte	0
 2641 0432 00000000 		.4byte	0
 2642              	.LLST19:
 2643 0436 00000000 		.4byte	.LVL69
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 63


 2644 043a 0F000000 		.4byte	.LVL71-1
 2645 043e 0100     		.2byte	0x1
 2646 0440 51       		.byte	0x51
 2647 0441 0F000000 		.4byte	.LVL71-1
 2648 0445 1C000000 		.4byte	.LVL72
 2649 0449 0400     		.2byte	0x4
 2650 044b F3       		.byte	0xf3
 2651 044c 01       		.uleb128 0x1
 2652 044d 51       		.byte	0x51
 2653 044e 9F       		.byte	0x9f
 2654 044f 1C000000 		.4byte	.LVL72
 2655 0453 25000000 		.4byte	.LVL73-1
 2656 0457 0100     		.2byte	0x1
 2657 0459 50       		.byte	0x50
 2658 045a 00000000 		.4byte	0
 2659 045e 00000000 		.4byte	0
 2660              	.LLST20:
 2661 0462 00000000 		.4byte	.LVL76
 2662 0466 0C000000 		.4byte	.LVL77
 2663 046a 0100     		.2byte	0x1
 2664 046c 50       		.byte	0x50
 2665 046d 0C000000 		.4byte	.LVL77
 2666 0471 2A000000 		.4byte	.LVL82
 2667 0475 0100     		.2byte	0x1
 2668 0477 54       		.byte	0x54
 2669 0478 2A000000 		.4byte	.LVL82
 2670 047c 48000000 		.4byte	.LFE18
 2671 0480 0400     		.2byte	0x4
 2672 0482 F3       		.byte	0xf3
 2673 0483 01       		.uleb128 0x1
 2674 0484 50       		.byte	0x50
 2675 0485 9F       		.byte	0x9f
 2676 0486 00000000 		.4byte	0
 2677 048a 00000000 		.4byte	0
 2678              	.LLST21:
 2679 048e 00000000 		.4byte	.LVL76
 2680 0492 0F000000 		.4byte	.LVL78-1
 2681 0496 0100     		.2byte	0x1
 2682 0498 51       		.byte	0x51
 2683 0499 0F000000 		.4byte	.LVL78-1
 2684 049d 1C000000 		.4byte	.LVL79
 2685 04a1 0400     		.2byte	0x4
 2686 04a3 F3       		.byte	0xf3
 2687 04a4 01       		.uleb128 0x1
 2688 04a5 51       		.byte	0x51
 2689 04a6 9F       		.byte	0x9f
 2690 04a7 1C000000 		.4byte	.LVL79
 2691 04ab 1F000000 		.4byte	.LVL80-1
 2692 04af 0100     		.2byte	0x1
 2693 04b1 50       		.byte	0x50
 2694 04b2 00000000 		.4byte	0
 2695 04b6 00000000 		.4byte	0
 2696              		.section	.debug_aranges,"",%progbits
 2697 0000 A4000000 		.4byte	0xa4
 2698 0004 0200     		.2byte	0x2
 2699 0006 00000000 		.4byte	.Ldebug_info0
 2700 000a 04       		.byte	0x4
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 64


 2701 000b 00       		.byte	0
 2702 000c 0000     		.2byte	0
 2703 000e 0000     		.2byte	0
 2704 0010 00000000 		.4byte	.LFB2
 2705 0014 84010000 		.4byte	.LFE2-.LFB2
 2706 0018 00000000 		.4byte	.LFB3
 2707 001c 30000000 		.4byte	.LFE3-.LFB3
 2708 0020 00000000 		.4byte	.LFB1
 2709 0024 20000000 		.4byte	.LFE1-.LFB1
 2710 0028 00000000 		.4byte	.LFB4
 2711 002c 10000000 		.4byte	.LFE4-.LFB4
 2712 0030 00000000 		.4byte	.LFB5
 2713 0034 14000000 		.4byte	.LFE5-.LFB5
 2714 0038 00000000 		.4byte	.LFB6
 2715 003c 14000000 		.4byte	.LFE6-.LFB6
 2716 0040 00000000 		.4byte	.LFB7
 2717 0044 28000000 		.4byte	.LFE7-.LFB7
 2718 0048 00000000 		.4byte	.LFB8
 2719 004c 2C000000 		.4byte	.LFE8-.LFB8
 2720 0050 00000000 		.4byte	.LFB9
 2721 0054 10000000 		.4byte	.LFE9-.LFB9
 2722 0058 00000000 		.4byte	.LFB10
 2723 005c 1C000000 		.4byte	.LFE10-.LFB10
 2724 0060 00000000 		.4byte	.LFB11
 2725 0064 18000000 		.4byte	.LFE11-.LFB11
 2726 0068 00000000 		.4byte	.LFB12
 2727 006c 10000000 		.4byte	.LFE12-.LFB12
 2728 0070 00000000 		.4byte	.LFB13
 2729 0074 10000000 		.4byte	.LFE13-.LFB13
 2730 0078 00000000 		.4byte	.LFB14
 2731 007c 1C000000 		.4byte	.LFE14-.LFB14
 2732 0080 00000000 		.4byte	.LFB15
 2733 0084 1C000000 		.4byte	.LFE15-.LFB15
 2734 0088 00000000 		.4byte	.LFB16
 2735 008c 5C000000 		.4byte	.LFE16-.LFB16
 2736 0090 00000000 		.4byte	.LFB17
 2737 0094 40000000 		.4byte	.LFE17-.LFB17
 2738 0098 00000000 		.4byte	.LFB18
 2739 009c 48000000 		.4byte	.LFE18-.LFB18
 2740 00a0 00000000 		.4byte	0
 2741 00a4 00000000 		.4byte	0
 2742              		.section	.debug_ranges,"",%progbits
 2743              	.Ldebug_ranges0:
 2744 0000 00000000 		.4byte	.LFB2
 2745 0004 84010000 		.4byte	.LFE2
 2746 0008 00000000 		.4byte	.LFB3
 2747 000c 30000000 		.4byte	.LFE3
 2748 0010 00000000 		.4byte	.LFB1
 2749 0014 20000000 		.4byte	.LFE1
 2750 0018 00000000 		.4byte	.LFB4
 2751 001c 10000000 		.4byte	.LFE4
 2752 0020 00000000 		.4byte	.LFB5
 2753 0024 14000000 		.4byte	.LFE5
 2754 0028 00000000 		.4byte	.LFB6
 2755 002c 14000000 		.4byte	.LFE6
 2756 0030 00000000 		.4byte	.LFB7
 2757 0034 28000000 		.4byte	.LFE7
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 65


 2758 0038 00000000 		.4byte	.LFB8
 2759 003c 2C000000 		.4byte	.LFE8
 2760 0040 00000000 		.4byte	.LFB9
 2761 0044 10000000 		.4byte	.LFE9
 2762 0048 00000000 		.4byte	.LFB10
 2763 004c 1C000000 		.4byte	.LFE10
 2764 0050 00000000 		.4byte	.LFB11
 2765 0054 18000000 		.4byte	.LFE11
 2766 0058 00000000 		.4byte	.LFB12
 2767 005c 10000000 		.4byte	.LFE12
 2768 0060 00000000 		.4byte	.LFB13
 2769 0064 10000000 		.4byte	.LFE13
 2770 0068 00000000 		.4byte	.LFB14
 2771 006c 1C000000 		.4byte	.LFE14
 2772 0070 00000000 		.4byte	.LFB15
 2773 0074 1C000000 		.4byte	.LFE15
 2774 0078 00000000 		.4byte	.LFB16
 2775 007c 5C000000 		.4byte	.LFE16
 2776 0080 00000000 		.4byte	.LFB17
 2777 0084 40000000 		.4byte	.LFE17
 2778 0088 00000000 		.4byte	.LFB18
 2779 008c 48000000 		.4byte	.LFE18
 2780 0090 00000000 		.4byte	0
 2781 0094 00000000 		.4byte	0
 2782              		.section	.debug_line,"",%progbits
 2783              	.Ldebug_line0:
 2784 0000 98020000 		.section	.debug_str,"MS",%progbits,1
 2784      02005500 
 2784      00000201 
 2784      FB0E0D00 
 2784      01010101 
 2785              	.LASF58:
 2786 0000 4144435F 		.ascii	"ADC_SAR_Seq_1_offset\000"
 2786      5341525F 
 2786      5365715F 
 2786      315F6F66 
 2786      66736574 
 2787              	.LASF10:
 2788 0015 75696E74 		.ascii	"uint16\000"
 2788      313600
 2789              	.LASF26:
 2790 001c 4144435F 		.ascii	"ADC_SAR_Seq_1_Init\000"
 2790      5341525F 
 2790      5365715F 
 2790      315F496E 
 2790      697400
 2791              	.LASF49:
 2792 002f 61646347 		.ascii	"adcGain\000"
 2792      61696E00 
 2793              	.LASF24:
 2794 0037 636F756E 		.ascii	"counts\000"
 2794      747300
 2795              	.LASF30:
 2796 003e 4144435F 		.ascii	"ADC_SAR_Seq_1_StartConvert\000"
 2796      5341525F 
 2796      5365715F 
 2796      315F5374 
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 66


 2796      61727443 
 2797              	.LASF45:
 2798 0059 4144435F 		.ascii	"ADC_SAR_Seq_1_SetSatMask\000"
 2798      5341525F 
 2798      5365715F 
 2798      315F5365 
 2798      74536174 
 2799              	.LASF64:
 2800 0072 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2800      43313120 
 2800      352E342E 
 2800      31203230 
 2800      31363036 
 2801 00a5 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 2801      20726576 
 2801      6973696F 
 2801      6E203233 
 2801      37373135 
 2802 00d8 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 2802      66756E63 
 2802      74696F6E 
 2802      2D736563 
 2802      74696F6E 
 2803              	.LASF28:
 2804 0100 4144435F 		.ascii	"ADC_SAR_Seq_1_Start\000"
 2804      5341525F 
 2804      5365715F 
 2804      315F5374 
 2804      61727400 
 2805              	.LASF7:
 2806 0114 6C6F6E67 		.ascii	"long long unsigned int\000"
 2806      206C6F6E 
 2806      6720756E 
 2806      7369676E 
 2806      65642069 
 2807              	.LASF27:
 2808 012b 4144435F 		.ascii	"ADC_SAR_Seq_1_Enable\000"
 2808      5341525F 
 2808      5365715F 
 2808      315F456E 
 2808      61626C65 
 2809              	.LASF25:
 2810 0140 4144435F 		.ascii	"ADC_SAR_Seq_1_InputsPlacement\000"
 2810      5341525F 
 2810      5365715F 
 2810      315F496E 
 2810      70757473 
 2811              	.LASF34:
 2812 015e 4144435F 		.ascii	"ADC_SAR_Seq_1_GetResult16\000"
 2812      5341525F 
 2812      5365715F 
 2812      315F4765 
 2812      74526573 
 2813              	.LASF6:
 2814 0178 6C6F6E67 		.ascii	"long long int\000"
 2814      206C6F6E 
 2814      6720696E 
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 67


 2814      7400
 2815              	.LASF0:
 2816 0186 7369676E 		.ascii	"signed char\000"
 2816      65642063 
 2816      68617200 
 2817              	.LASF42:
 2818 0192 4144435F 		.ascii	"ADC_SAR_Seq_1_SetHighLimit\000"
 2818      5341525F 
 2818      5365715F 
 2818      315F5365 
 2818      74486967 
 2819              	.LASF13:
 2820 01ad 696E7433 		.ascii	"int32\000"
 2820      3200
 2821              	.LASF53:
 2822 01b3 4144435F 		.ascii	"ADC_SAR_Seq_1_CountsTo_uVolts\000"
 2822      5341525F 
 2822      5365715F 
 2822      315F436F 
 2822      756E7473 
 2823              	.LASF4:
 2824 01d1 6C6F6E67 		.ascii	"long int\000"
 2824      20696E74 
 2824      00
 2825              	.LASF9:
 2826 01da 75696E74 		.ascii	"uint8\000"
 2826      3800
 2827              	.LASF62:
 2828 01e0 43794465 		.ascii	"CyDelayUs\000"
 2828      6C617955 
 2828      7300
 2829              	.LASF16:
 2830 01ea 646F7562 		.ascii	"double\000"
 2830      6C6500
 2831              	.LASF11:
 2832 01f1 75696E74 		.ascii	"uint32\000"
 2832      333200
 2833              	.LASF39:
 2834 01f8 6D61736B 		.ascii	"mask\000"
 2834      00
 2835              	.LASF50:
 2836 01fd 4144435F 		.ascii	"ADC_SAR_Seq_1_CountsTo_mVolts\000"
 2836      5341525F 
 2836      5365715F 
 2836      315F436F 
 2836      756E7473 
 2837              	.LASF35:
 2838 021b 7265744D 		.ascii	"retMode\000"
 2838      6F646500 
 2839              	.LASF57:
 2840 0223 4144435F 		.ascii	"ADC_SAR_Seq_1_initVar\000"
 2840      5341525F 
 2840      5365715F 
 2840      315F696E 
 2840      69745661 
 2841              	.LASF8:
 2842 0239 756E7369 		.ascii	"unsigned int\000"
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 68


 2842      676E6564 
 2842      20696E74 
 2842      00
 2843              	.LASF66:
 2844 0246 433A5C55 		.ascii	"C:\\Users\\austc\\OneDrive\\Documents\\GitHub\\Elec"
 2844      73657273 
 2844      5C617573 
 2844      74635C4F 
 2844      6E654472 
 2845 0273 74726F6E 		.ascii	"tronics2018-19\\Psoc Arm\\Motor Board.cydsn\000"
 2845      69637332 
 2845      3031382D 
 2845      31395C50 
 2845      736F6320 
 2846              	.LASF67:
 2847 029d 75566F6C 		.ascii	"uVolts\000"
 2847      747300
 2848              	.LASF5:
 2849 02a4 6C6F6E67 		.ascii	"long unsigned int\000"
 2849      20756E73 
 2849      69676E65 
 2849      6420696E 
 2849      7400
 2850              	.LASF55:
 2851 02b6 766F6C74 		.ascii	"volts\000"
 2851      7300
 2852              	.LASF23:
 2853 02bc 746D7052 		.ascii	"tmpRegVal\000"
 2853      65675661 
 2853      6C00
 2854              	.LASF3:
 2855 02c6 73686F72 		.ascii	"short unsigned int\000"
 2855      7420756E 
 2855      7369676E 
 2855      65642069 
 2855      6E7400
 2856              	.LASF61:
 2857 02d9 4379496E 		.ascii	"CyIntSetVector\000"
 2857      74536574 
 2857      56656374 
 2857      6F7200
 2858              	.LASF56:
 2859 02e8 4144435F 		.ascii	"ADC_SAR_Seq_1_channelsConfig\000"
 2859      5341525F 
 2859      5365715F 
 2859      315F6368 
 2859      616E6E65 
 2860              	.LASF52:
 2861 0305 6D566F6C 		.ascii	"mVolts\000"
 2861      747300
 2862              	.LASF19:
 2863 030c 72656733 		.ascii	"reg32\000"
 2863      3200
 2864              	.LASF14:
 2865 0312 666C6F61 		.ascii	"float32\000"
 2865      74333200 
 2866              	.LASF21:
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 69


 2867 031a 73697A65 		.ascii	"sizetype\000"
 2867      74797065 
 2867      00
 2868              	.LASF41:
 2869 0323 6C6F774C 		.ascii	"lowLimit\000"
 2869      696D6974 
 2869      00
 2870              	.LASF20:
 2871 032c 6C6F6E67 		.ascii	"long double\000"
 2871      20646F75 
 2871      626C6500 
 2872              	.LASF33:
 2873 0338 4144435F 		.ascii	"ADC_SAR_Seq_1_IsEndConversion\000"
 2873      5341525F 
 2873      5365715F 
 2873      315F4973 
 2873      456E6443 
 2874              	.LASF31:
 2875 0356 4144435F 		.ascii	"ADC_SAR_Seq_1_StopConvert\000"
 2875      5341525F 
 2875      5365715F 
 2875      315F5374 
 2875      6F70436F 
 2876              	.LASF17:
 2877 0370 696E7436 		.ascii	"int64\000"
 2877      3400
 2878              	.LASF60:
 2879 0376 4379496E 		.ascii	"CyIntSetPriority\000"
 2879      74536574 
 2879      5072696F 
 2879      72697479 
 2879      00
 2880              	.LASF65:
 2881 0387 47656E65 		.ascii	"Generated_Source\\PSoC4\\ADC_SAR_Seq_1.c\000"
 2881      72617465 
 2881      645F536F 
 2881      75726365 
 2881      5C50536F 
 2882              	.LASF15:
 2883 03ae 666C6F61 		.ascii	"float\000"
 2883      7400
 2884              	.LASF48:
 2885 03b4 4144435F 		.ascii	"ADC_SAR_Seq_1_SetGain\000"
 2885      5341525F 
 2885      5365715F 
 2885      315F5365 
 2885      74476169 
 2886              	.LASF29:
 2887 03ca 4144435F 		.ascii	"ADC_SAR_Seq_1_Stop\000"
 2887      5341525F 
 2887      5365715F 
 2887      315F5374 
 2887      6F7000
 2888              	.LASF43:
 2889 03dd 68696768 		.ascii	"highLimit\000"
 2889      4C696D69 
 2889      7400
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 70


 2890              	.LASF63:
 2891 03e7 43794861 		.ascii	"CyHalt\000"
 2891      6C7400
 2892              	.LASF1:
 2893 03ee 756E7369 		.ascii	"unsigned char\000"
 2893      676E6564 
 2893      20636861 
 2893      7200
 2894              	.LASF2:
 2895 03fc 73686F72 		.ascii	"short int\000"
 2895      7420696E 
 2895      7400
 2896              	.LASF54:
 2897 0406 4144435F 		.ascii	"ADC_SAR_Seq_1_CountsTo_Volts\000"
 2897      5341525F 
 2897      5365715F 
 2897      315F436F 
 2897      756E7473 
 2898              	.LASF38:
 2899 0423 4144435F 		.ascii	"ADC_SAR_Seq_1_SetChanMask\000"
 2899      5341525F 
 2899      5365715F 
 2899      315F5365 
 2899      74436861 
 2900              	.LASF22:
 2901 043d 63684E75 		.ascii	"chNum\000"
 2901      6D00
 2902              	.LASF36:
 2903 0443 6368616E 		.ascii	"chan\000"
 2903      00
 2904              	.LASF18:
 2905 0448 63686172 		.ascii	"char\000"
 2905      00
 2906              	.LASF40:
 2907 044d 4144435F 		.ascii	"ADC_SAR_Seq_1_SetLowLimit\000"
 2907      5341525F 
 2907      5365715F 
 2907      315F5365 
 2907      744C6F77 
 2908              	.LASF47:
 2909 0467 6F666673 		.ascii	"offset\000"
 2909      657400
 2910              	.LASF51:
 2911 046e 61646343 		.ascii	"adcCounts\000"
 2911      6F756E74 
 2911      7300
 2912              	.LASF59:
 2913 0478 4144435F 		.ascii	"ADC_SAR_Seq_1_countsPer10Volt\000"
 2913      5341525F 
 2913      5365715F 
 2913      315F636F 
 2913      756E7473 
 2914              	.LASF32:
 2915 0496 73746174 		.ascii	"status\000"
 2915      757300
 2916              	.LASF46:
 2917 049d 4144435F 		.ascii	"ADC_SAR_Seq_1_SetOffset\000"
ARM GAS  C:\Users\austc\AppData\Local\Temp\ccrq18gd.s 			page 71


 2917      5341525F 
 2917      5365715F 
 2917      315F5365 
 2917      744F6666 
 2918              	.LASF12:
 2919 04b5 696E7431 		.ascii	"int16\000"
 2919      3600
 2920              	.LASF44:
 2921 04bb 4144435F 		.ascii	"ADC_SAR_Seq_1_SetLimitMask\000"
 2921      5341525F 
 2921      5365715F 
 2921      315F5365 
 2921      744C696D 
 2922              	.LASF37:
 2923 04d6 72657375 		.ascii	"result\000"
 2923      6C7400
 2924              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
