{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366795464131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366795464133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 12:24:23 2013 " "Processing started: Wed Apr 24 12:24:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366795464133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366795464133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SG_PnR_proj -c SG_PnR_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366795464133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1366795466011 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SG_PnR_proj EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"SG_PnR_proj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1366795466389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366795466436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1366795466436 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 8 3 0 0 " "Implementing clock multiplication of 8, clock division of 3, and phase shift of 0 degrees (0 ps) for global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1366795466544 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1366795466544 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1366795466544 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1366795466544 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1366795467367 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366795468236 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366795468236 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1366795468236 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 11574 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366795468243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 11575 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366795468243 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 11576 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366795468243 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1366795468243 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1366795468256 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k3n1 " "Entity dcfifo_k3n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366795469169 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366795469169 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1366795469169 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1366795469169 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366795469199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366795469199 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1366795469205 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\} \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\} \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366795469211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\} \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\} \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366795469211 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\} \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\} \{global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366795469211 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366795469211 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "" 0 -1 1366795469211 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1366795469292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366795469292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366795469292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     fpga_clk " "  20.000     fpga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366795469292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.500 global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\] " "   7.500 global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366795469292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\] " "  10.000 global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366795469292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\] " "  25.000 global_nets_inst\|clk_blk_inst\|pll_inst\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366795469292 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366795469292 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node fpga_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469684 ""}  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { fpga_clk } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } } { "../SG_Project/VHDL/top_synthesis.vhd" "" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 34 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 251 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366795469684 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469687 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469687 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 3602 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366795469687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469688 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 3602 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366795469688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469688 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 3602 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366795469688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out  " "Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sys_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr~0 " "Destination node mds_top:mds_top_inst\|disp_ctrl_top:disp_ctrl_inst\|dc_fifo_aclr~0" {  } { { "../SG_Project/VHDL/disp_ctrl_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd" 182 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo_aclr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 5010 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366795469688 ""}  } { { "../SG_Project/VHDL/sync_rst_gen.vhd" "" { Text "H:/Project/SG_Project/VHDL/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 3740 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366795469688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out  " "Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_sdram_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~0 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~0" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4541 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_bank_r\[0\]~2 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_bank_r\[0\]~2" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 613 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_bank_r[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4542 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~2 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~2" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4544 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~3 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~3" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4545 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~4 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~4" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4546 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~5 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~5" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4547 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~6 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~6" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4548 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|current_state.ACT_ST~0 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|current_state.ACT_ST~0" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 174 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|current_state.ACT_ST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4549 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~8 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~8" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4551 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~9 " "Destination node mds_top:mds_top_inst\|sdram_controller:sdr_ctrl\|dram_addr_r~9" {  } { { "../SG_Project/VHDL/sdram_controller.vhd" "" { Text "H:/Project/SG_Project/VHDL/sdram_controller.vhd" 154 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 4552 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366795469693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1366795469693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366795469693 ""}  } { { "../SG_Project/VHDL/sync_rst_gen.vhd" "" { Text "H:/Project/SG_Project/VHDL/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 3583 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366795469693 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out  " "Automatically promoted node global_nets_top:global_nets_inst\|reset_blk_top:reset_blk_inst\|sync_rst_gen:sync_rst_vesa_inst\|sync_rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366795469697 ""}  } { { "../SG_Project/VHDL/sync_rst_gen.vhd" "" { Text "H:/Project/SG_Project/VHDL/sync_rst_gen.vhd" 29 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 0 { 0 ""} 0 3738 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366795469697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1366795470452 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366795470461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366795470461 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366795470471 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1366795470985 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366795470985 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1366795470996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1366795471250 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "19 I/O " "Packed 19 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1366795471260 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1366795471260 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1366795471260 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll clk\[2\] clk_vesa_out " "PLL \"global_nets_top:global_nets_inst\|clk_blk_top:clk_blk_inst\|pll:pll_inst\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"clk_vesa_out\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../SG_Project/VHDL/pll.vhd" "" { Text "H:/Project/SG_Project/VHDL/pll.vhd" 153 0 0 } } { "../SG_Project/VHDL/clk_blk_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/clk_blk_top.vhd" 61 0 0 } } { "../SG_Project/VHDL/global_nets_top.vhd" "" { Text "H:/Project/SG_Project/VHDL/global_nets_top.vhd" 95 0 0 } } { "../SG_Project/VHDL/top_synthesis.vhd" "" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 205 0 0 } } { "../SG_Project/VHDL/top_synthesis.vhd" "" { Text "H:/Project/SG_Project/VHDL/top_synthesis.vhd" 39 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1366795471410 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366795471502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1366795472834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366795474501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1366795474545 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1366795482439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366795482439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1366795483670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "H:/Project/SG_PnR_proj/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1366795487470 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1366795487470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366795490970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1366795490973 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1366795490973 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366795491133 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "139 " "Found 139 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_sdram_out 0 " "Pin \"clk_sdram_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_vesa_out 0 " "Pin \"clk_vesa_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_serial_out 0 " "Pin \"uart_serial_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[0\] 0 " "Pin \"dram_bank\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_bank\[1\] 0 " "Pin \"dram_bank\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[0\] 0 " "Pin \"r_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[1\] 0 " "Pin \"r_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[2\] 0 " "Pin \"r_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[3\] 0 " "Pin \"r_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[4\] 0 " "Pin \"r_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[5\] 0 " "Pin \"r_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[6\] 0 " "Pin \"r_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[7\] 0 " "Pin \"r_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[8\] 0 " "Pin \"r_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_out\[9\] 0 " "Pin \"r_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[0\] 0 " "Pin \"g_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[1\] 0 " "Pin \"g_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[2\] 0 " "Pin \"g_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[3\] 0 " "Pin \"g_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[4\] 0 " "Pin \"g_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[5\] 0 " "Pin \"g_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[6\] 0 " "Pin \"g_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[7\] 0 " "Pin \"g_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[8\] 0 " "Pin \"g_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g_out\[9\] 0 " "Pin \"g_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[0\] 0 " "Pin \"b_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[1\] 0 " "Pin \"b_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[2\] 0 " "Pin \"b_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[3\] 0 " "Pin \"b_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[4\] 0 " "Pin \"b_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[5\] 0 " "Pin \"b_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[6\] 0 " "Pin \"b_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[7\] 0 " "Pin \"b_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[8\] 0 " "Pin \"b_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_out\[9\] 0 " "Pin \"b_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blank 0 " "Pin \"blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync 0 " "Pin \"hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync 0 " "Pin \"vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rx_path_cyc 0 " "Pin \"dbg_rx_path_cyc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_sdram_active 0 " "Pin \"dbg_sdram_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_disp_active 0 " "Pin \"dbg_disp_active\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icy_bus_taken 0 " "Pin \"dbg_icy_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_icz_bus_taken 0 " "Pin \"dbg_icz_bus_taken\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_wr_bank_val 0 " "Pin \"dbg_wr_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_rd_bank_val 0 " "Pin \"dbg_rd_bank_val\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_wr_bank 0 " "Pin \"dbg_actual_wr_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbg_actual_rd_bank 0 " "Pin \"dbg_actual_rd_bank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "programming_indication_led 0 " "Pin \"programming_indication_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[0\] 0 " "Pin \"lsb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[1\] 0 " "Pin \"lsb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[2\] 0 " "Pin \"lsb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[3\] 0 " "Pin \"lsb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[4\] 0 " "Pin \"lsb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[5\] 0 " "Pin \"lsb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_mem\[6\] 0 " "Pin \"lsb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[0\] 0 " "Pin \"msb_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[1\] 0 " "Pin \"msb_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[2\] 0 " "Pin \"msb_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[3\] 0 " "Pin \"msb_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[4\] 0 " "Pin \"msb_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[5\] 0 " "Pin \"msb_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_mem\[6\] 0 " "Pin \"msb_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[0\] 0 " "Pin \"lsb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[1\] 0 " "Pin \"lsb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[2\] 0 " "Pin \"lsb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[3\] 0 " "Pin \"lsb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[4\] 0 " "Pin \"lsb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[5\] 0 " "Pin \"lsb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_disp\[6\] 0 " "Pin \"lsb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[0\] 0 " "Pin \"msb_disp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[1\] 0 " "Pin \"msb_disp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[2\] 0 " "Pin \"msb_disp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[3\] 0 " "Pin \"msb_disp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[4\] 0 " "Pin \"msb_disp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[5\] 0 " "Pin \"msb_disp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_disp\[6\] 0 " "Pin \"msb_disp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[0\] 0 " "Pin \"lsb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[1\] 0 " "Pin \"lsb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[2\] 0 " "Pin \"lsb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[3\] 0 " "Pin \"lsb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[4\] 0 " "Pin \"lsb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[5\] 0 " "Pin \"lsb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_tx\[6\] 0 " "Pin \"lsb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[0\] 0 " "Pin \"msb_tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[1\] 0 " "Pin \"msb_tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[2\] 0 " "Pin \"msb_tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[3\] 0 " "Pin \"msb_tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[4\] 0 " "Pin \"msb_tx\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[5\] 0 " "Pin \"msb_tx\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_tx\[6\] 0 " "Pin \"msb_tx\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[0\] 0 " "Pin \"lsb_version\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[1\] 0 " "Pin \"lsb_version\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[2\] 0 " "Pin \"lsb_version\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[3\] 0 " "Pin \"lsb_version\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[4\] 0 " "Pin \"lsb_version\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[5\] 0 " "Pin \"lsb_version\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lsb_version\[6\] 0 " "Pin \"lsb_version\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[0\] 0 " "Pin \"msb_version\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[1\] 0 " "Pin \"msb_version\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[2\] 0 " "Pin \"msb_version\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[3\] 0 " "Pin \"msb_version\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[4\] 0 " "Pin \"msb_version\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[5\] 0 " "Pin \"msb_version\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_version\[6\] 0 " "Pin \"msb_version\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1366795491288 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1366795491288 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1366795491835 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366795492275 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1366795492974 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1366795493715 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1366795494020 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Project/SG_PnR_proj/SG_PnR_proj.fit.smsg " "Generated suppressed messages file H:/Project/SG_PnR_proj/SG_PnR_proj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366795494616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366795497417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 12:24:57 2013 " "Processing ended: Wed Apr 24 12:24:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366795497417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366795497417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366795497417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366795497417 ""}
