; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave -o.\keil_output\cm_test.o --asm_dir=.\keil_output\ --list_dir=.\keil_output\ --depend=.\keil_output\cm_test.d --cpu=Cortex-M4.fp --apcs=interwork -O3 -Otime --diag_suppress=9931 -I..\..\..\chip_5411x\inc -I..\..\..\brd_xpresso54114\inc -I..\..\..\..\..\..\COMMON\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\PROJECTS\KEIL\CM4_TEST_XPRESSO54114\prj_xpresso54114\keil\CM4_TEST_XPRESSO54114\RTE\_iflash_nxp_lpcxpresso_lpc5411X -IC:\Keil_v5\ARM\PACK\Keil\LPC54000_DFP\2.1.0\LPCOpen\lpc5411x\chip_5411x\inc -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=522 -DCHIP_LPC5411X -DCHIP_LPC5411X -DCORE_M4 -DARM_MATH_CM4 -D__FPU_PRESENT=1 -DBOARD=2 -DABI=1 -DBUILD_CONFIG=3 -DCORE_M4 --omf_browse=.\keil_output\cm_test.crf ..\..\..\..\..\..\COMMON\SRC\TEST\CM_TEST.c]
                          THUMB

                          AREA ||i.main||, CODE, READONLY, ALIGN=2

                          REQUIRE _printf_percent
                          REQUIRE _printf_d
                          REQUIRE _printf_int_dec
                          REQUIRE _printf_s
                          REQUIRE _printf_str
                          REQUIRE _printf_i
                  main PROC
;;;249    
;;;250    int main(void)
000000  b082              SUB      sp,sp,#8
;;;251    {
;;;252    int i = 0 ;
000002  2500              MOVS     r5,#0
;;;253    volatile float r=1;
000004  eeb70a00          VMOV.F32 s0,#1.00000000
000008  ed8d0a00          VSTR     s0,[sp,#0]
;;;254    volatile uint32_t CycleTimer = 0;
00000c  46a8              MOV      r8,r5
;;;255    volatile uint32_t CycleOffset = 0;
00000e  9500              STR      r5,[sp,#0]
;;;256    
;;;257    #if(BOARD==0 || BOARD==1 || BOARD==2)
;;;258    	SystemCoreClockUpdate();
000010  9501              STR      r5,[sp,#4]
000012  f7fffffe          BL       SystemCoreClockUpdate
;;;259    	 fpuInit();
000016  f7fffffe          BL       fpuInit
;;;260    	Board_Init();
00001a  f7fffffe          BL       Board_Init
;;;261    #endif
;;;262    
;;;263    
;;;264    #if (BOARD==3)
;;;265      BOARD_InitPins();
;;;266      BOARD_BootClockRUN();
;;;267      BOARD_InitDebugConsole();
;;;268      SystemCoreClockUpdate();
;;;269    #endif
;;;270    
;;;271    
;;;272    INIT_CYCLE_TIMER;
00001e  f04f24e0          MOV      r4,#0xe000e000
000022  2604              MOVS     r6,#4
000024  6126              STR      r6,[r4,#0x10]
000026  f06f407f          MVN      r0,#0xff000000
00002a  6160              STR      r0,[r4,#0x14]
00002c  f8c48018          STR      r8,[r4,#0x18]
;;;273    
;;;274    #ifdef ENABLE_BLOCK_PROCESSING
;;;275    
;;;276    	for(i=0;i<MAX_INPUT_SIZE;i++)
;;;277        {
;;;278        	InputData.q31[i] = rand();
000030  f8df93a8          LDR      r9,|L1.988|
                  |L1.52|
000034  f7fffffe          BL       rand
000038  f8490025          STR      r0,[r9,r5,LSL #2]
00003c  f7fffffe          BL       rand
000040  eb090185          ADD      r1,r9,r5,LSL #2
000044  1cad              ADDS     r5,r5,#2
000046  6048              STR      r0,[r1,#4]
000048  f5b55f00          CMP      r5,#0x2000
00004c  dbf2              BLT      |L1.52|
;;;279        }
;;;280    
;;;281    	#ifdef ENABLE_BLOCK_FIR
;;;282    		for(i=0;i<32;i++)
00004e  49e4              LDR      r1,|L1.992|
;;;283    		{
;;;284    		#ifdef _f32
;;;285    			FIR_Coef_f32[i] = (float32_t)i/32;
;;;286    		#endif
;;;287    
;;;288    		#ifdef _q31
;;;289    			FIR_Coef_q31[i] = i<<26;
;;;290    		#endif
;;;291    
;;;292    		#ifdef _q15
;;;293    			 	 FIR_Coef_q15[i] = i<<10;
;;;294    		#endif
;;;295    		}
;;;296    	#endif
;;;297    
;;;298    #endif
;;;299    
;;;300        CM_PRINTF("Cortex M4/7 Performance Test.\r\n");
;;;301    		
;;;302    		#ifdef __ARMCC_VERSION
;;;303    		
;;;304    			CM_PRINTF("ARMCC Version: %d\r\n",__ARMCC_VERSION);
;;;305    			CM_PRINTF("%s %s %s\r\n",CPU_NAME,OPT_LEVEL,ABI_TYPE);
;;;306    			CM_PRINTF("NOTES: \r\n");
;;;307    		
;;;308    		#else
;;;309    		
;;;310    			CM_PRINTF("GCC Version: %d.%d.%d\r\n",__GNUC__,__GNUC_MINOR__,__GNUC_PATCHLEVEL__);
;;;311    			CM_PRINTF("%s %s %s\r\n",CPU_NAME,OPT_LEVEL,ABI_TYPE);
;;;312    			CM_PRINTF("NOTES: \r\n");
;;;313    	  
;;;314    		#endif
;;;315    
;;;316       	START_CYCLE_TIMER;
;;;317       	STOP_AND_GRAB_CYCLE_TIMER(CycleOffset);
;;;318       	CM_PRINTF("Cycle Offset: %d\r\n",CycleOffset);
;;;319    
;;;320       	/***
;;;321       	 *      ____  _      ____   _____ _  __  _____  _____   ____   _____ ______  _____ _____ _____ _   _  _____
;;;322       	 *     |  _ \| |    / __ \ / ____| |/ / |  __ \|  __ \ / __ \ / ____|  ____|/ ____/ ____|_   _| \ | |/ ____|
;;;323       	 *     | |_) | |   | |  | | |    | ' /  | |__) | |__) | |  | | |    | |__  | (___| (___   | | |  \| | |  __
;;;324       	 *     |  _ <| |   | |  | | |    |  <   |  ___/|  _  /| |  | | |    |  __|  \___ \\___ \  | | | . ` | | |_ |
;;;325       	 *     | |_) | |___| |__| | |____| . \  | |    | | \ \| |__| | |____| |____ ____) |___) |_| |_| |\  | |__| |
;;;326       	 *     |____/|______\____/ \_____|_|\_\ |_|    |_|  \_\\____/ \_____|______|_____/_____/|_____|_| \_|\_____|
;;;327       	 *
;;;328       	 *
;;;329       	 */
;;;330    
;;;331    #ifdef ENABLE_BLOCK_PROCESSING
;;;332    
;;;333       	CM_PRINTF("\r\nBlock Processing Functions");
;;;334      	CM_PRINTF("\r\n---------------------------------------------------------------\r\n");
;;;335       	CM_PRINTF("\r\nLength,16,32,64,128,256,512,1024,2048,4096");
;;;336    
;;;337    	   /***
;;;338    	    *       __ ____ ___
;;;339    	    *      / _|___ \__ \
;;;340    	    *     | |_  __) | ) |
;;;341    	    *     |  _||__ < / /
;;;342    	    *     | |  ___) / /_
;;;343    	    *     |_| |____/____|
;;;344    	    *
;;;345    	    *
;;;346    	    */
;;;347    
;;;348    	#ifdef _f32
;;;349    
;;;350    			#ifdef ENABLE_CFFT_BR
;;;351    					CM_PRINTF("\r\n");
;;;352    					CM_PRINTF("\r\nCFFT-f32-BitReverse,");
;;;353    					START_CYCLE_TIMER; arm_cfft_f32(&arm_cfft_sR_f32_len16,  &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;354    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len32,   &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;355    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len64,   &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;356    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len128,  &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;357    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len256,  &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;358    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len512,  &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;359    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len1024, &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;360    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len2048, &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;361    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len4096, &InputData.f32[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;362    		    #endif
;;;363    
;;;364    			#ifdef ENABLE_CFFT_NBR
;;;365    					CM_PRINTF("\r\n");
;;;366    					CM_PRINTF("CFFT-f32-NoBitReverse,");
;;;367    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len16,   &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;368    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len32,   &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;369    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len64,   &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;370    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len128,  &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;371    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len256,  &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;372    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len512,  &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;373    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len1024, &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;374    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len2048, &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;375    					START_CYCLE_TIMER;arm_cfft_f32(&arm_cfft_sR_f32_len4096, &InputData.f32[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;376    			#endif
;;;377    
;;;378    
;;;379    			#ifdef ENABLE_RFFT_NBR
;;;380    					CM_PRINTF("\r\n");
;;;381    					CM_PRINTF("RFFT-f32-NoBitReverse,");
;;;382    
;;;383    					CM_PRINTF("n/a");COMMA;
;;;384    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,32);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;385    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,64);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;386    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,128);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;387    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,256);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;388    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,512);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;389    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,1024);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;390    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,2048);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;391    					arm_rfft_fast_init_f32(&FFT_Inst.rfft_fast_f32,4096);START_CYCLE_TIMER;arm_rfft_fast_f32(&FFT_Inst.rfft_fast_f32,&InputData.f32[0], &OutputData.f32[0], 0);REPORT_CYCLE_TIMER;COMMA;
;;;392    			#endif
;;;393    
;;;394    			#ifdef COMPLEX_MAG
;;;395    					CM_PRINTF("\r\n");
;;;396    					CM_PRINTF("ComplexMag-f32,");
;;;397    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;398    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;399    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;400    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;401    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;402    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;403    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;404    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;405    					START_CYCLE_TIMER;arm_cmplx_mag_f32(&InputData.f32[0],&OutputData.f32[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;406    			#endif
;;;407    
;;;408    			#ifdef COMPLEX_MAG_SQUARED
;;;409    					CM_PRINTF("\r\n");
;;;410    					CM_PRINTF("ComplexMagSquared-f32,");
;;;411    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;412    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;413    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;414    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;415    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;416    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;417    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;418    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;419    					START_CYCLE_TIMER;arm_cmplx_mag_squared_f32(&InputData.f32[0],&OutputData.f32[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;420    			#endif
;;;421    
;;;422    			#ifdef ENABLE_GOERTZEL
;;;423    
;;;424    					CM_PRINTF("\r\n");
;;;425    					InitGoertzel_f32(&G,180000.0f,1000000.0f,32);
;;;426    					CM_PRINTF("Goertzel_f32,");
;;;427    
;;;428    					G.BlockSize = 16; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;429    					G.BlockSize = 32; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;430    					G.BlockSize = 64; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;431    					G.BlockSize = 128; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;432    					G.BlockSize = 256; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;433    					G.BlockSize = 512; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;434    					G.BlockSize = 1024; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;435    					G.BlockSize = 2048; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;436    					G.BlockSize = 4096; START_CYCLE_TIMER;r=ProcessGoertzel_f32_Power(&G,&InputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;r*=2;//To Get rid of the warning
;;;437    			#endif
;;;438    
;;;439    			#ifdef ENABLE_BLOCK_IIR
;;;440    					CM_PRINTF("\r\n");
;;;441    					CM_PRINTF("IIR-f32_df1-1Stage,");
;;;442    
;;;443    					arm_biquad_cascade_df1_init_f32(&IIR_Inst.f32_df1,1,&IIR_Coef_f32[0],&IIR_State_f32[0]);
;;;444    
;;;445    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;446    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;447    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;448    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;449    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;450    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;451    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;452    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;453    					START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;454    
;;;455    					CM_PRINTF("\r\n");
;;;456    					CM_PRINTF("IIR-f32_df2T-1Stage,");
;;;457    
;;;458    					arm_biquad_cascade_df2T_init_f32(&IIR_Inst.f32_df2T,1,&IIR_Coef_f32[0],&IIR_State_f32[0]);
;;;459    
;;;460    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;461    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;462    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;463    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;464    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;465    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;466    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;467    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;468    					START_CYCLE_TIMER;arm_biquad_cascade_df2T_f32(&IIR_Inst.f32_df2T,&InputData.f32[0],&OutputData.f32[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;469    				#endif
;;;470    
;;;471    				#ifdef ENABLE_BLOCK_FIR
;;;472    					CM_PRINTF("\r\n");
;;;473    					CM_PRINTF("FIR-f32_8tap,");
;;;474    					arm_fir_init_f32(&FIR_Inst.f32,8,&FIR_Coef_f32[0],&FIR_State.f32[0],2048);
;;;475    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;476    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;477    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;478    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;479    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;480    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;481    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;482    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;483    					CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;484    
;;;485    					CM_PRINTF("\r\n");
;;;486    					CM_PRINTF("FIR-f32_16tap,");
;;;487    
;;;488    					arm_fir_init_f32(&FIR_Inst.f32,16,&FIR_Coef_f32[0],&FIR_State.f32[0],2048);
;;;489    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;490    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;491    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;492    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;493    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;494    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;495    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;496    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;497    					CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;498    
;;;499    					CM_PRINTF("\r\n");
;;;500    					CM_PRINTF("FIR-f32_32tap,");
;;;501    
;;;502    					arm_fir_init_f32(&FIR_Inst.f32,32,&FIR_Coef_f32[0],&FIR_State.f32[0],2048);
;;;503    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;504    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;505    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;506    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;507    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;508    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;509    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;510    					START_CYCLE_TIMER;arm_fir_f32(&FIR_Inst.f32,&InputData.f32[0],&OutputData.f32[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;511    					CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;512    				#endif
;;;513    	#endif
;;;514    
;;;515        	/***
;;;516        	 *            ____  __
;;;517        	 *           |___ \/_ |
;;;518        	 *       __ _  __) || |
;;;519        	 *      / _` ||__ < | |
;;;520        	 *     | (_| |___) || |
;;;521        	 *      \__, |____/ |_|
;;;522        	 *         | |
;;;523        	 *         |_|
;;;524        	 */
;;;525    
;;;526    
;;;527    
;;;528    		#ifdef _q31
;;;529    
;;;530    			#ifdef ENABLE_CFFT_BR
;;;531    				CM_PRINTF("\r\n");
;;;532    				CM_PRINTF("CFFT-q31-BitReverse,");
;;;533    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len16,   &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;534    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len32,   &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;535    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len64,   &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;536    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len128,  &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;537    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len256,  &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;538    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len512,  &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;539    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len1024, &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;540    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len2048, &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;541    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len4096, &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;542    			#endif
;;;543    
;;;544    			#ifdef ENABLE_CFFT_NBR
;;;545    				CM_PRINTF("\r\n");
;;;546    				CM_PRINTF("CFFT-q31-NoBitReverse,");
;;;547    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len16,   &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;548    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len32,   &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;549    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len64,   &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;550    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len128,  &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;551    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len256,  &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;552    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len512,  &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;553    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len1024, &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;554    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len2048, &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;555    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len4096, &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;556    			#endif
;;;557    
;;;558    			#ifdef ENABLE_RFFT_BR
;;;559    				CM_PRINTF("\r\nRFFT-Q31-BitReverse,");
;;;560    				CM_PRINTF("n/a");COMMA;
;;;561    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,32,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;562    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,64,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;563    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,128,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;564    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,256,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;565    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,512,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;566    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,1024,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;567    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,2048,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;568    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,4096,0,1);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;569    			#endif
;;;570    
;;;571    			#ifdef ENABLE_RFFT_NBR
;;;572    				CM_PRINTF("\r\nRFFT-Q31-NoBitReverse,");
;;;573    				CM_PRINTF("n/a");COMMA;
;;;574    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,32,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;575    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,64,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;576    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,128,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;577    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,256,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;578    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,512,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;579    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,1024,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;580    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,2048,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;581    				arm_rfft_init_q31(&FFT_Inst.rfft_q31,4096,0,0);START_CYCLE_TIMER;arm_rfft_q31(&FFT_Inst.rfft_q31,&InputData.q31[0], &OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;582    			#endif
;;;583    
;;;584    			#ifdef COMPLEX_MAG_SQUARED
;;;585    				CM_PRINTF("\r\n");
;;;586    				CM_PRINTF("ComplexMag-q31,");
;;;587    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;588    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;589    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;590    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;591    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;592    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;593    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;594    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;595    				START_CYCLE_TIMER;arm_cmplx_mag_q31(&InputData.q31[0],&OutputData.q31[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;596    			#endif
;;;597    
;;;598    			#ifdef COMPLEX_MAG_SQUARED
;;;599    				CM_PRINTF("\r\n");
;;;600    				CM_PRINTF("ComplexMagSquared-q31,");
;;;601    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;602    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;603    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;604    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;605    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;606    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;607    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;608    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;609    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q31(&InputData.q31[0],&OutputData.q31[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;610                #endif
;;;611    
;;;612    			#ifdef ENABLE_BLOCK_IIR
;;;613    				CM_PRINTF("\r\n");
;;;614    				CM_PRINTF("IIR-q31_df1-1Stage,");
;;;615    
;;;616    				arm_biquad_cascade_df1_init_q31(&IIR_Inst.q31_df1,1,&IIR_Coef_q31[0],&IIR_State_q31[0],1);
;;;617    
;;;618    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;619    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;620    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;621    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;622    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;623    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;624    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;625    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;626    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;627    
;;;628    				CM_PRINTF("\r\n");
;;;629    				CM_PRINTF("IIR-q31_df1-1Stage-fast,");
;;;630    
;;;631    				arm_biquad_cascade_df1_init_q31(&IIR_Inst.q31_df1,1,&IIR_Coef_q31[0],&IIR_State_q31[0],1);
;;;632    
;;;633    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;634    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;635    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;636    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;637    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;638    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;639    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;640    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;641    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q31(&IIR_Inst.q31_df1,&InputData.q31[0],&OutputData.q31[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;642    
;;;643    				CM_PRINTF("\r\n");
;;;644    				CM_PRINTF("IIR-q31_64_df1-1Staget,");
;;;645    				arm_biquad_cas_df1_32x64_init_q31(&IIR_Inst.q31_64_df1,1,&IIR_Coef_q31[0],&IIR_State_q63[0],1);
;;;646    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;647    
;;;648    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;649    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;650    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;651    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;652    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;653    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;654    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;655    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;656    	     	#endif
;;;657    
;;;658    			#ifdef ENABLE_BLOCK_FIR
;;;659    				CM_PRINTF("\r\n");
;;;660    				CM_PRINTF("FIR-q31_8tap,");
;;;661    				arm_fir_init_q31(&FIR_Inst.q31,8,&FIR_Coef_q31[0],&FIR_State.q31[0],2048);
;;;662    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;663    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;664    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;665    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;666    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;667    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;668    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;669    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;670    				CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;671    
;;;672    				CM_PRINTF("\r\n");
;;;673    				CM_PRINTF("FIR-q31_16tap,");
;;;674    
;;;675    				arm_fir_init_q31(&FIR_Inst.q31,16,&FIR_Coef_q31[0],&FIR_State.q31[0],2048);
;;;676    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;677    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;678    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;679    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;680    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;681    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;682    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;683    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;684    				CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;685    
;;;686    				CM_PRINTF("\r\n");
;;;687    				CM_PRINTF("FIR-q31_32tap,");
;;;688    
;;;689    				arm_fir_init_q31(&FIR_Inst.q31,32,&FIR_Coef_q31[0],&FIR_State.q31[0],2048);
;;;690    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;691    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;692    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;693    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;694    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;695    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;696    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;697    				START_CYCLE_TIMER;arm_fir_q31(&FIR_Inst.q31,&InputData.q31[0],&OutputData.q31[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;698    				CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;699    			#endif
;;;700    
;;;701    	#endif
;;;702    
;;;703        	/***
;;;704        	 *           __ _____
;;;705        	 *          /_ | ____|
;;;706        	 *       __ _| | |__
;;;707        	 *      / _` | |___ \
;;;708        	 *     | (_| | |___) |
;;;709        	 *      \__, |_|____/
;;;710        	 *         | |
;;;711        	 *         |_|
;;;712        	 */
;;;713    
;;;714    		#ifdef _q15
;;;715    				#ifdef ENABLE_CFFT_BR
;;;716    
;;;717    				CM_PRINTF("\r\n");
;;;718    				CM_PRINTF("CFFT-q15-BitReverse,");
;;;719    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len16,   &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;720    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len32,   &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;721    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len64,   &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;722    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len128,  &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;723    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len256,  &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;724    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len512,  &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;725    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len1024, &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;726    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len2048, &InputData.q15[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;727    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len4096, &InputData.q31[0], 0, 1);REPORT_CYCLE_TIMER;COMMA;
;;;728    				#endif
;;;729    
;;;730    				#ifdef ENABLE_CFFT_NBR
;;;731    				CM_PRINTF("\r\n");
;;;732    				CM_PRINTF("CFFT-q15-NoBitReverse,");
;;;733    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len16,   &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;734    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len32,   &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;735    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len64,   &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;736    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len128,  &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;737    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len256,  &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;738    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len512,  &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;739    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len1024, &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;740    				START_CYCLE_TIMER;arm_cfft_q15(&arm_cfft_sR_q15_len2048, &InputData.q15[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;741    				START_CYCLE_TIMER;arm_cfft_q31(&arm_cfft_sR_q31_len4096, &InputData.q31[0], 0, 0);REPORT_CYCLE_TIMER;COMMA;
;;;742    				#endif
;;;743    
;;;744    				#ifdef ENABLE_RFFT_BR
;;;745    				CM_PRINTF("\r\nRFFT-Q15-BitReverse,");
;;;746    				CM_PRINTF("n/a");COMMA;
;;;747    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,32,0,1);START_CYCLE_TIMER  ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;748    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,64,0,1);START_CYCLE_TIMER  ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;749    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,128,0,1);START_CYCLE_TIMER ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;750    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,256,0,1);START_CYCLE_TIMER ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;751    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,512,0,1);START_CYCLE_TIMER ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;752    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,1024,0,1);START_CYCLE_TIMER;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;753    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,2048,0,1);START_CYCLE_TIMER;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;754    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,4096,0,1);START_CYCLE_TIMER;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;755    				#endif
;;;756    
;;;757    				#ifdef ENABLE_RFFT_NBR
;;;758    				CM_PRINTF("\r\nRFFT-Q15-NoBitReverse,");
;;;759    				CM_PRINTF("n/a");COMMA;
;;;760    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,32,0,0);START_CYCLE_TIMER  ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;761    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,64,0,0);START_CYCLE_TIMER  ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;762    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,128,0,0);START_CYCLE_TIMER ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;763    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,256,0,0);START_CYCLE_TIMER ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;764    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,512,0,0);START_CYCLE_TIMER ;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;765    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,1024,0,0);START_CYCLE_TIMER;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;766    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,2048,0,0);START_CYCLE_TIMER;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;767    				arm_rfft_init_q15(&FFT_Inst.rfft_q15,4096,0,0);START_CYCLE_TIMER;arm_rfft_q15(&FFT_Inst.rfft_q15,&InputData.q15[0], &OutputData.q15[0]);REPORT_CYCLE_TIMER;COMMA;
;;;768    				#endif
;;;769    
;;;770    				#ifdef COMPLEX_MAG
;;;771    				CM_PRINTF("\r\n");
;;;772    				CM_PRINTF("ComplexMag-q15,");
;;;773    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;774    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;775    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;776    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;777    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;778    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;779    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;780    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;781    				START_CYCLE_TIMER;arm_cmplx_mag_q15(&InputData.q15[0],&OutputData.q15[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;782    				#endif
;;;783    
;;;784    				#ifdef COMPLEX_MAG_SQUARED
;;;785    				CM_PRINTF("\r\n");
;;;786    				CM_PRINTF("ComplexMagSquared-q15,");
;;;787    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;788    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;789    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;790    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;791    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;792    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;793    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;794    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;795    				START_CYCLE_TIMER;arm_cmplx_mag_squared_q15(&InputData.q15[0],&OutputData.q15[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;796    				#endif
;;;797    
;;;798    			#ifdef ENABLE_BLOCK_IIR
;;;799    				CM_PRINTF("\r\n");
;;;800    				CM_PRINTF("IIR-q15_df1-1Stage,");
;;;801    
;;;802    				arm_biquad_cascade_df1_init_q15(&IIR_Inst.q15_df1,1,&IIR_Coef_q15[0],&IIR_State_q15[0],1);
;;;803    
;;;804    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;805    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;806    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;807    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;808    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;809    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;810    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;811    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;812    				START_CYCLE_TIMER;arm_biquad_cascade_df1_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;813    
;;;814    
;;;815    				CM_PRINTF("\r\n");
;;;816    				CM_PRINTF("IIR-q15_df1-1Stage-fast,");
;;;817    
;;;818    				arm_biquad_cascade_df1_init_q15(&IIR_Inst.q15_df1,1,&IIR_Coef_q15[0],&IIR_State_q15[0],1);
;;;819    
;;;820    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;821    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;822    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;823    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;824    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;825    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;826    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;827    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;828    				START_CYCLE_TIMER;arm_biquad_cascade_df1_fast_q15(&IIR_Inst.q15_df1,&InputData.q15[0],&OutputData.q15[0],4096);REPORT_CYCLE_TIMER;COMMA;
;;;829    
;;;830    			#endif
;;;831    
;;;832    			#ifdef ENABLE_BLOCK_FIR
;;;833    				CM_PRINTF("\r\n");
;;;834    				CM_PRINTF("FIR-q15_8tap,");
;;;835    				arm_fir_init_q15(&FIR_Inst.q15,8,&FIR_Coef_q15[0],&FIR_State.q15[0],2048);
;;;836    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;837    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;838    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;839    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;840    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;841    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;842    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;843    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;844    				CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;845    
;;;846    				CM_PRINTF("\r\n");
;;;847    				CM_PRINTF("FIR-q15_16tap,");
;;;848    
;;;849    				arm_fir_init_q15(&FIR_Inst.q15,16,&FIR_Coef_q15[0],&FIR_State.q15[0],2048);
;;;850    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;851    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;852    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;853    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;854    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;855    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;856    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;857    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;858    				CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;859    
;;;860    				CM_PRINTF("\r\n");
;;;861    				CM_PRINTF("FIR-q15_32tap,");
;;;862    
;;;863    				arm_fir_init_q15(&FIR_Inst.q15,32,&FIR_Coef_q15[0],&FIR_State.q15[0],2048);
;;;864    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],16);REPORT_CYCLE_TIMER;COMMA;
;;;865    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],32);REPORT_CYCLE_TIMER;COMMA;
;;;866    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],64);REPORT_CYCLE_TIMER;COMMA;
;;;867    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],128);REPORT_CYCLE_TIMER;COMMA;
;;;868    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],256);REPORT_CYCLE_TIMER;COMMA;
;;;869    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],512);REPORT_CYCLE_TIMER;COMMA;
;;;870    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],1024);REPORT_CYCLE_TIMER;COMMA;
;;;871    				START_CYCLE_TIMER;arm_fir_q15(&FIR_Inst.q15,&InputData.q15[0],&OutputData.q15[0],2048);REPORT_CYCLE_TIMER;COMMA;
;;;872    				CM_PRINTF("n/a"); // Not enough memory to do the 4096 case
;;;873    		#endif
;;;874    
;;;875    	#endif
;;;876    
;;;877    #endif
;;;878    
;;;879    
;;;880    #ifdef  ENABLE_PER_SAMPLE
;;;881    
;;;882            	/***
;;;883            	 *      _____  ______ _____     _____         __  __ _____  _      ______
;;;884            	 *     |  __ \|  ____|  __ \   / ____|  /\   |  \/  |  __ \| |    |  ____|
;;;885            	 *     | |__) | |__  | |__) | | (___   /  \  | \  / | |__) | |    | |__
;;;886            	 *     |  ___/|  __| |  _  /   \___ \ / /\ \ | |\/| |  ___/| |    |  __|
;;;887            	 *     | |    | |____| | \ \   ____) / ____ \| |  | | |    | |____| |____
;;;888            	 *     |_|    |______|_|  \_\ |_____/_/    \_\_|  |_|_|    |______|______|
;;;889            	 *
;;;890            	 *
;;;891            	 */
;;;892    
;;;893          	CM_PRINTF("\r\n\r\n\r\nSample by Sample Tests");
;;;894          	CM_PRINTF("\r\n---------------------------------------------------------------\r\n");
;;;895            CM_PRINTF("\r\nIteration,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15\r\n");
;;;896    
;;;897    		#ifdef _f32
;;;898    
;;;899    			CM_PRINTF("\r\n");
;;;900    			CM_PRINTF("PID-f32,");
;;;901    
;;;902    			PID_Inst.f32.Kp = 0.5;
;;;903    			PID_Inst.f32.Ki = 0.1;
;;;904    			PID_Inst.f32.Kd = 0.05;
;;;905    			arm_pid_init_f32(&PID_Inst.f32,1);
;;;906    
;;;907    			for(i=0;i<16;i++)
;;;908    			{
;;;909    				START_CYCLE_TIMER;r=arm_pid_f32(&PID_Inst.f32,InputData.f32[i]);REPORT_CYCLE_TIMER;COMMA;
;;;910    			}
;;;911    
;;;912    			CM_PRINTF("\r\n");
;;;913    			CM_PRINTF("IIR-f31_64_df1-1Stage,");
;;;914    			arm_biquad_cascade_df1_init_f32(&IIR_Inst.f32_df1,1,(float_t *)&IIR_Coef_f32[0],(float_t *)&IIR_State_f32[0]);
;;;915    
;;;916    			for(i=0;i<15;i++)
;;;917    			{
;;;918    				START_CYCLE_TIMER;arm_biquad_cascade_df1_f32(&IIR_Inst.f32_df1,&InputData.f32[0],&OutputData.f32[0],1);REPORT_CYCLE_TIMER;COMMA;
;;;919    			}
;;;920    
;;;921    			CM_PRINTF("\r\nE-IIR-f32_df1-1Stage,");
;;;922    
;;;923    			E_IIRf.Coef.a[0] = -0.4;
;;;924    			E_IIRf.Coef.a[1] = -0.4;
;;;925    			E_IIRf.Coef.b[0] = -0.1;
;;;926    			E_IIRf.Coef.b[1] = -0.2;
;;;927    			E_IIRf.Coef.b[2] = -0.3;
;;;928    
;;;929    			Init_f32_IIR(&E_IIRf);
;;;930    
;;;931    			for(i=0;i<16;i++)
;;;932    			{
;;;933    				START_CYCLE_TIMER;Compute_f32_IIR(&E_IIRf,InputData.f32[0],&OutputData.f32[0]);REPORT_CYCLE_TIMER;COMMA;
;;;934    			}
;;;935    
;;;936    		#endif
;;;937    
;;;938    
;;;939    
;;;940    
;;;941    		#ifdef _q31
;;;942    
;;;943    			CM_PRINTF("\r\n");
;;;944    			CM_PRINTF("PID-q31,");
;;;945    
;;;946    			PID_Inst.q31.Kp = (q31_t)(0.5 * 0x7fffffff);
;;;947    			PID_Inst.q31.Ki = (q31_t)(0.1 * 0x7fffffff);
;;;948    			PID_Inst.q31.Kd = (q31_t)(0.05 * 0x7fffffff);
;;;949    			arm_pid_init_q31(&PID_Inst.q31,1);
;;;950    
;;;951    			for(i=0;i<15;i++)
;;;952    			{
;;;953    				START_CYCLE_TIMER;r=arm_pid_q31(&PID_Inst.q31,InputData.q31[i]);REPORT_CYCLE_TIMER;COMMA;
;;;954    				r*=2;//To Get rid of the warning
;;;955    			}
;;;956    
;;;957    			CM_PRINTF("\r\n");
;;;958    			CM_PRINTF("IIR-q32_64_df1-1Stage,");
;;;959    			arm_biquad_cas_df1_32x64_init_q31(&IIR_Inst.q31_64_df1,1,&IIR_Coef_q31[0],&IIR_State_q63[0],1);
;;;960    
;;;961    			for(i=0;i<15;i++)
;;;962    			{
;;;963    				START_CYCLE_TIMER;arm_biquad_cas_df1_32x64_q31(&IIR_Inst.q31_64_df1,&InputData.q31[0],&OutputData.q31[0],1);REPORT_CYCLE_TIMER;COMMA;
;;;964    			}
;;;965    
;;;966    			CM_PRINTF("\r\n");
;;;967    			CM_PRINTF("E-IIR-q31_64_df1-1Stage,");
;;;968    
;;;969    			E_IIR.Coef.PostShift = 1;
;;;970    			E_IIR.Coef.a[0] = -0.4;
;;;971    			E_IIR.Coef.a[1] = -0.4;
;;;972    			E_IIR.Coef.b[0] = -0.1;
;;;973    			E_IIR.Coef.b[1] = -0.2;
;;;974    			E_IIR.Coef.b[2] = -0.3;
;;;975    			Init_q31_t_IIR(&E_IIR);
;;;976    
;;;977    			for(i=0;i<15;i++)
;;;978    			{
;;;979    				START_CYCLE_TIMER;Compute_q31_t_IIR(&E_IIR,InputData.q31[0],&OutputData.q31[0]);REPORT_CYCLE_TIMER;COMMA;
;;;980    			}
;;;981    
;;;982    		#endif
;;;983    
;;;984    
;;;985    		#ifdef _q15
;;;986    
;;;987    			CM_PRINTF("\r\n");
;;;988    			CM_PRINTF("PID-q15,");
;;;989    
;;;990    			PID_Inst.q15.Kp = (q31_t)(0.5 * 0x7fff);
;;;991    			PID_Inst.q15.Ki = (q31_t)(0.1 * 0x7fff);
;;;992    			PID_Inst.q15.Kd = (q31_t)(0.05 * 0x7fff);
;;;993    			arm_pid_init_q15(&PID_Inst.q15,1);
;;;994    
;;;995    			for(i=0;i<15;i++)
;;;996    			{
;;;997    				START_CYCLE_TIMER;r=arm_pid_q15(&PID_Inst.q15,InputData.q15[i]);REPORT_CYCLE_TIMER;COMMA;
;;;998    			}
;;;999    
;;;1000   			#endif
;;;1001   
;;;1002   	CM_PRINTF("\r\n");
;;;1003   #endif
;;;1004   
;;;1005   
;;;1006       while(1)
;;;1007       {
;;;1008   
;;;1009       }
;;;1010   }
000050  2000              MOVS     r0,#0
000052  2510              MOVS     r5,#0x10              ;282
000054  f04f0a01          MOV      r10,#1                ;293
                  |L1.88|
000058  0282              LSLS     r2,r0,#10             ;293
00005a  804a              STRH     r2,[r1,#2]            ;293
00005c  0682              LSLS     r2,r0,#26             ;293
00005e  f1026280          ADD      r2,r2,#0x4000000      ;293
000062  1412              ASRS     r2,r2,#16             ;293
000064  1c80              ADDS     r0,r0,#2              ;293
000066  f8212f04          STRH     r2,[r1,#4]!           ;293
00006a  1e6d              SUBS     r5,r5,#1              ;293
00006c  d1f4              BNE      |L1.88|
00006e  a0dd              ADR      r0,|L1.996|
000070  f7fffffe          BL       __2printf
000074  49e3              LDR      r1,|L1.1028|
000076  a0e4              ADR      r0,|L1.1032|
000078  f7fffffe          BL       __2printf
00007c  a3e7              ADR      r3,|L1.1052|
00007e  a2e9              ADR      r2,|L1.1060|
000080  a1e9              ADR      r1,|L1.1064|
000082  a0ec              ADR      r0,|L1.1076|
000084  f7fffffe          BL       __2printf
000088  a0ed              ADR      r0,|L1.1088|
00008a  f7fffffe          BL       __2printf
00008e  f8c48018          STR      r8,[r4,#0x18]         ;316
000092  2705              MOVS     r7,#5                 ;316
000094  6127              STR      r7,[r4,#0x10]         ;316
000096  6126              STR      r6,[r4,#0x10]         ;317
000098  69a0              LDR      r0,[r4,#0x18]         ;317
00009a  f1c07080          RSB      r0,r0,#0x1000000      ;317
00009e  4601              MOV      r1,r0                 ;318
0000a0  9001              STR      r0,[sp,#4]            ;318
0000a2  a0ea              ADR      r0,|L1.1100|
0000a4  f7fffffe          BL       __2printf
0000a8  a0ed              ADR      r0,|L1.1120|
0000aa  f7fffffe          BL       __2printf
0000ae  48f4              LDR      r0,|L1.1152|
0000b0  f7fffffe          BL       __2printf
0000b4  a0f3              ADR      r0,|L1.1156|
0000b6  f7fffffe          BL       __2printf
0000ba  a0e0              ADR      r0,|L1.1084|
0000bc  f7fffffe          BL       __2printf
0000c0  a0fc              ADR      r0,|L1.1204|
0000c2  f7fffffe          BL       __2printf
0000c6  f8c48018          STR      r8,[r4,#0x18]         ;719
0000ca  6127              STR      r7,[r4,#0x10]         ;719
0000cc  2301              MOVS     r3,#1                 ;719
0000ce  2200              MOVS     r2,#0                 ;719
0000d0  49c2              LDR      r1,|L1.988|
0000d2  48fe              LDR      r0,|L1.1228|
0000d4  f7fffffe          BL       arm_cfft_q15
0000d8  6126              STR      r6,[r4,#0x10]         ;719
0000da  69a0              LDR      r0,[r4,#0x18]         ;719
0000dc  9901              LDR      r1,[sp,#4]            ;719
0000de  f1c07080          RSB      r0,r0,#0x1000000      ;719
0000e2  9000              STR      r0,[sp,#0]            ;719
0000e4  1a41              SUBS     r1,r0,r1              ;719
0000e6  a0fa              ADR      r0,|L1.1232|
0000e8  f7fffffe          BL       __2printf
0000ec  a0f9              ADR      r0,|L1.1236|
0000ee  f7fffffe          BL       __2printf
0000f2  f8c48018          STR      r8,[r4,#0x18]         ;720
0000f6  6127              STR      r7,[r4,#0x10]         ;720
0000f8  2301              MOVS     r3,#1                 ;720
0000fa  2200              MOVS     r2,#0                 ;720
0000fc  49b7              LDR      r1,|L1.988|
0000fe  48f6              LDR      r0,|L1.1240|
000100  f7fffffe          BL       arm_cfft_q15
000104  6126              STR      r6,[r4,#0x10]         ;720
000106  69a0              LDR      r0,[r4,#0x18]         ;720
000108  9901              LDR      r1,[sp,#4]            ;720
00010a  f1c07080          RSB      r0,r0,#0x1000000      ;720
00010e  9000              STR      r0,[sp,#0]            ;720
000110  1a41              SUBS     r1,r0,r1              ;720
000112  a0ef              ADR      r0,|L1.1232|
000114  f7fffffe          BL       __2printf
000118  a0ee              ADR      r0,|L1.1236|
00011a  f7fffffe          BL       __2printf
00011e  f8c48018          STR      r8,[r4,#0x18]         ;721
000122  6127              STR      r7,[r4,#0x10]         ;721
000124  2301              MOVS     r3,#1                 ;721
000126  2200              MOVS     r2,#0                 ;721
000128  49ac              LDR      r1,|L1.988|
00012a  48ec              LDR      r0,|L1.1244|
00012c  f7fffffe          BL       arm_cfft_q15
000130  6126              STR      r6,[r4,#0x10]         ;721
000132  69a0              LDR      r0,[r4,#0x18]         ;721
000134  9901              LDR      r1,[sp,#4]            ;721
000136  f1c07080          RSB      r0,r0,#0x1000000      ;721
00013a  9000              STR      r0,[sp,#0]            ;721
00013c  1a41              SUBS     r1,r0,r1              ;721
00013e  a0e4              ADR      r0,|L1.1232|
000140  f7fffffe          BL       __2printf
000144  a0e3              ADR      r0,|L1.1236|
000146  f7fffffe          BL       __2printf
00014a  f8c48018          STR      r8,[r4,#0x18]         ;722
00014e  6127              STR      r7,[r4,#0x10]         ;722
000150  2301              MOVS     r3,#1                 ;722
000152  2200              MOVS     r2,#0                 ;722
000154  49a1              LDR      r1,|L1.988|
000156  48e2              LDR      r0,|L1.1248|
000158  f7fffffe          BL       arm_cfft_q15
00015c  6126              STR      r6,[r4,#0x10]         ;722
00015e  69a0              LDR      r0,[r4,#0x18]         ;722
000160  9901              LDR      r1,[sp,#4]            ;722
000162  f1c07080          RSB      r0,r0,#0x1000000      ;722
000166  9000              STR      r0,[sp,#0]            ;722
000168  1a41              SUBS     r1,r0,r1              ;722
00016a  a0d9              ADR      r0,|L1.1232|
00016c  f7fffffe          BL       __2printf
000170  a0d8              ADR      r0,|L1.1236|
000172  f7fffffe          BL       __2printf
000176  f8c48018          STR      r8,[r4,#0x18]         ;723
00017a  6127              STR      r7,[r4,#0x10]         ;723
00017c  2301              MOVS     r3,#1                 ;723
00017e  2200              MOVS     r2,#0                 ;723
000180  4996              LDR      r1,|L1.988|
000182  48d8              LDR      r0,|L1.1252|
000184  f7fffffe          BL       arm_cfft_q15
000188  6126              STR      r6,[r4,#0x10]         ;723
00018a  69a0              LDR      r0,[r4,#0x18]         ;723
00018c  9901              LDR      r1,[sp,#4]            ;723
00018e  f1c07080          RSB      r0,r0,#0x1000000      ;723
000192  9000              STR      r0,[sp,#0]            ;723
000194  1a41              SUBS     r1,r0,r1              ;723
000196  a0ce              ADR      r0,|L1.1232|
000198  f7fffffe          BL       __2printf
00019c  a0cd              ADR      r0,|L1.1236|
00019e  f7fffffe          BL       __2printf
0001a2  f8c48018          STR      r8,[r4,#0x18]         ;724
0001a6  6127              STR      r7,[r4,#0x10]         ;724
0001a8  2301              MOVS     r3,#1                 ;724
0001aa  2200              MOVS     r2,#0                 ;724
0001ac  498b              LDR      r1,|L1.988|
0001ae  48ce              LDR      r0,|L1.1256|
0001b0  f7fffffe          BL       arm_cfft_q15
0001b4  6126              STR      r6,[r4,#0x10]         ;724
0001b6  69a0              LDR      r0,[r4,#0x18]         ;724
0001b8  9901              LDR      r1,[sp,#4]            ;724
0001ba  f1c07080          RSB      r0,r0,#0x1000000      ;724
0001be  9000              STR      r0,[sp,#0]            ;724
0001c0  1a41              SUBS     r1,r0,r1              ;724
0001c2  a0c3              ADR      r0,|L1.1232|
0001c4  f7fffffe          BL       __2printf
0001c8  a0c2              ADR      r0,|L1.1236|
0001ca  f7fffffe          BL       __2printf
0001ce  f8c48018          STR      r8,[r4,#0x18]         ;725
0001d2  6127              STR      r7,[r4,#0x10]         ;725
0001d4  2301              MOVS     r3,#1                 ;725
0001d6  2200              MOVS     r2,#0                 ;725
0001d8  4980              LDR      r1,|L1.988|
0001da  48c4              LDR      r0,|L1.1260|
0001dc  f7fffffe          BL       arm_cfft_q15
0001e0  6126              STR      r6,[r4,#0x10]         ;725
0001e2  69a0              LDR      r0,[r4,#0x18]         ;725
0001e4  9901              LDR      r1,[sp,#4]            ;725
0001e6  f1c07080          RSB      r0,r0,#0x1000000      ;725
0001ea  9000              STR      r0,[sp,#0]            ;725
0001ec  1a41              SUBS     r1,r0,r1              ;725
0001ee  a0b8              ADR      r0,|L1.1232|
0001f0  f7fffffe          BL       __2printf
0001f4  a0b7              ADR      r0,|L1.1236|
0001f6  f7fffffe          BL       __2printf
0001fa  f8c48018          STR      r8,[r4,#0x18]         ;726
0001fe  6127              STR      r7,[r4,#0x10]         ;726
000200  2301              MOVS     r3,#1                 ;726
000202  2200              MOVS     r2,#0                 ;726
000204  4975              LDR      r1,|L1.988|
000206  48ba              LDR      r0,|L1.1264|
000208  f7fffffe          BL       arm_cfft_q15
00020c  6126              STR      r6,[r4,#0x10]         ;726
00020e  69a0              LDR      r0,[r4,#0x18]         ;726
000210  9901              LDR      r1,[sp,#4]            ;726
000212  f1c07080          RSB      r0,r0,#0x1000000      ;726
000216  9000              STR      r0,[sp,#0]            ;726
000218  1a41              SUBS     r1,r0,r1              ;726
00021a  a0ad              ADR      r0,|L1.1232|
00021c  f7fffffe          BL       __2printf
000220  a0ac              ADR      r0,|L1.1236|
000222  f7fffffe          BL       __2printf
000226  f8c48018          STR      r8,[r4,#0x18]         ;727
00022a  6127              STR      r7,[r4,#0x10]         ;727
00022c  2301              MOVS     r3,#1                 ;727
00022e  2200              MOVS     r2,#0                 ;727
000230  496a              LDR      r1,|L1.988|
000232  48b0              LDR      r0,|L1.1268|
000234  f7fffffe          BL       arm_cfft_q31
000238  6126              STR      r6,[r4,#0x10]         ;727
00023a  69a0              LDR      r0,[r4,#0x18]         ;727
00023c  9901              LDR      r1,[sp,#4]            ;727
00023e  f1c07080          RSB      r0,r0,#0x1000000      ;727
000242  9000              STR      r0,[sp,#0]            ;727
000244  1a41              SUBS     r1,r0,r1              ;727
000246  a0a2              ADR      r0,|L1.1232|
000248  f7fffffe          BL       __2printf
00024c  a0a1              ADR      r0,|L1.1236|
00024e  f7fffffe          BL       __2printf
000252  a07a              ADR      r0,|L1.1084|
000254  f7fffffe          BL       __2printf
000258  a0a7              ADR      r0,|L1.1272|
00025a  f7fffffe          BL       __2printf
00025e  f8c48018          STR      r8,[r4,#0x18]         ;733
000262  6127              STR      r7,[r4,#0x10]         ;733
000264  2300              MOVS     r3,#0                 ;733
000266  461a              MOV      r2,r3                 ;733
000268  495c              LDR      r1,|L1.988|
00026a  4898              LDR      r0,|L1.1228|
00026c  f7fffffe          BL       arm_cfft_q15
000270  6126              STR      r6,[r4,#0x10]         ;733
000272  69a0              LDR      r0,[r4,#0x18]         ;733
000274  9901              LDR      r1,[sp,#4]            ;733
000276  f1c07080          RSB      r0,r0,#0x1000000      ;733
00027a  9000              STR      r0,[sp,#0]            ;733
00027c  1a41              SUBS     r1,r0,r1              ;733
00027e  a094              ADR      r0,|L1.1232|
000280  f7fffffe          BL       __2printf
000284  a093              ADR      r0,|L1.1236|
000286  f7fffffe          BL       __2printf
00028a  f8c48018          STR      r8,[r4,#0x18]         ;734
00028e  6127              STR      r7,[r4,#0x10]         ;734
000290  2300              MOVS     r3,#0                 ;734
000292  461a              MOV      r2,r3                 ;734
000294  4951              LDR      r1,|L1.988|
000296  4890              LDR      r0,|L1.1240|
000298  f7fffffe          BL       arm_cfft_q15
00029c  6126              STR      r6,[r4,#0x10]         ;734
00029e  69a0              LDR      r0,[r4,#0x18]         ;734
0002a0  9901              LDR      r1,[sp,#4]            ;734
0002a2  f1c07080          RSB      r0,r0,#0x1000000      ;734
0002a6  9000              STR      r0,[sp,#0]            ;734
0002a8  1a41              SUBS     r1,r0,r1              ;734
0002aa  a089              ADR      r0,|L1.1232|
0002ac  f7fffffe          BL       __2printf
0002b0  a088              ADR      r0,|L1.1236|
0002b2  f7fffffe          BL       __2printf
0002b6  f8c48018          STR      r8,[r4,#0x18]         ;735
0002ba  6127              STR      r7,[r4,#0x10]         ;735
0002bc  2300              MOVS     r3,#0                 ;735
0002be  461a              MOV      r2,r3                 ;735
0002c0  4946              LDR      r1,|L1.988|
0002c2  4886              LDR      r0,|L1.1244|
0002c4  f7fffffe          BL       arm_cfft_q15
0002c8  6126              STR      r6,[r4,#0x10]         ;735
0002ca  69a0              LDR      r0,[r4,#0x18]         ;735
0002cc  9901              LDR      r1,[sp,#4]            ;735
0002ce  f1c07080          RSB      r0,r0,#0x1000000      ;735
0002d2  9000              STR      r0,[sp,#0]            ;735
0002d4  1a41              SUBS     r1,r0,r1              ;735
0002d6  a07e              ADR      r0,|L1.1232|
0002d8  f7fffffe          BL       __2printf
0002dc  a07d              ADR      r0,|L1.1236|
0002de  f7fffffe          BL       __2printf
0002e2  f8c48018          STR      r8,[r4,#0x18]         ;736
0002e6  6127              STR      r7,[r4,#0x10]         ;736
0002e8  2300              MOVS     r3,#0                 ;736
0002ea  461a              MOV      r2,r3                 ;736
0002ec  493b              LDR      r1,|L1.988|
0002ee  487c              LDR      r0,|L1.1248|
0002f0  f7fffffe          BL       arm_cfft_q15
0002f4  6126              STR      r6,[r4,#0x10]         ;736
0002f6  69a0              LDR      r0,[r4,#0x18]         ;736
0002f8  9901              LDR      r1,[sp,#4]            ;736
0002fa  f1c07080          RSB      r0,r0,#0x1000000      ;736
0002fe  9000              STR      r0,[sp,#0]            ;736
000300  1a41              SUBS     r1,r0,r1              ;736
000302  a073              ADR      r0,|L1.1232|
000304  f7fffffe          BL       __2printf
000308  a072              ADR      r0,|L1.1236|
00030a  f7fffffe          BL       __2printf
00030e  f8c48018          STR      r8,[r4,#0x18]         ;737
000312  6127              STR      r7,[r4,#0x10]         ;737
000314  2300              MOVS     r3,#0                 ;737
000316  461a              MOV      r2,r3                 ;737
000318  4930              LDR      r1,|L1.988|
00031a  4872              LDR      r0,|L1.1252|
00031c  f7fffffe          BL       arm_cfft_q15
000320  6126              STR      r6,[r4,#0x10]         ;737
000322  69a0              LDR      r0,[r4,#0x18]         ;737
000324  9901              LDR      r1,[sp,#4]            ;737
000326  f1c07080          RSB      r0,r0,#0x1000000      ;737
00032a  9000              STR      r0,[sp,#0]            ;737
00032c  1a41              SUBS     r1,r0,r1              ;737
00032e  a068              ADR      r0,|L1.1232|
000330  f7fffffe          BL       __2printf
000334  a067              ADR      r0,|L1.1236|
000336  f7fffffe          BL       __2printf
00033a  f8c48018          STR      r8,[r4,#0x18]         ;738
00033e  6127              STR      r7,[r4,#0x10]         ;738
000340  2300              MOVS     r3,#0                 ;738
000342  461a              MOV      r2,r3                 ;738
000344  4925              LDR      r1,|L1.988|
000346  4868              LDR      r0,|L1.1256|
000348  f7fffffe          BL       arm_cfft_q15
00034c  6126              STR      r6,[r4,#0x10]         ;738
00034e  69a0              LDR      r0,[r4,#0x18]         ;738
000350  9901              LDR      r1,[sp,#4]            ;738
000352  f1c07080          RSB      r0,r0,#0x1000000      ;738
000356  9000              STR      r0,[sp,#0]            ;738
000358  1a41              SUBS     r1,r0,r1              ;738
00035a  a05d              ADR      r0,|L1.1232|
00035c  f7fffffe          BL       __2printf
000360  a05c              ADR      r0,|L1.1236|
000362  f7fffffe          BL       __2printf
000366  f8c48018          STR      r8,[r4,#0x18]         ;739
00036a  6127              STR      r7,[r4,#0x10]         ;739
00036c  2300              MOVS     r3,#0                 ;739
00036e  461a              MOV      r2,r3                 ;739
000370  491a              LDR      r1,|L1.988|
000372  485e              LDR      r0,|L1.1260|
000374  f7fffffe          BL       arm_cfft_q15
000378  6126              STR      r6,[r4,#0x10]         ;739
00037a  69a0              LDR      r0,[r4,#0x18]         ;739
00037c  9901              LDR      r1,[sp,#4]            ;739
00037e  f1c07080          RSB      r0,r0,#0x1000000      ;739
000382  9000              STR      r0,[sp,#0]            ;739
000384  1a41              SUBS     r1,r0,r1              ;739
000386  a052              ADR      r0,|L1.1232|
000388  f7fffffe          BL       __2printf
00038c  a051              ADR      r0,|L1.1236|
00038e  f7fffffe          BL       __2printf
000392  f8c48018          STR      r8,[r4,#0x18]         ;740
000396  6127              STR      r7,[r4,#0x10]         ;740
000398  2300              MOVS     r3,#0                 ;740
00039a  461a              MOV      r2,r3                 ;740
00039c  490f              LDR      r1,|L1.988|
00039e  4854              LDR      r0,|L1.1264|
0003a0  f7fffffe          BL       arm_cfft_q15
0003a4  6126              STR      r6,[r4,#0x10]         ;740
0003a6  69a0              LDR      r0,[r4,#0x18]         ;740
0003a8  9901              LDR      r1,[sp,#4]            ;740
0003aa  f1c07080          RSB      r0,r0,#0x1000000      ;740
0003ae  9000              STR      r0,[sp,#0]            ;740
0003b0  1a41              SUBS     r1,r0,r1              ;740
0003b2  a047              ADR      r0,|L1.1232|
0003b4  f7fffffe          BL       __2printf
0003b8  a046              ADR      r0,|L1.1236|
0003ba  f7fffffe          BL       __2printf
0003be  f8c48018          STR      r8,[r4,#0x18]         ;741
0003c2  6127              STR      r7,[r4,#0x10]         ;741
0003c4  2300              MOVS     r3,#0                 ;741
0003c6  461a              MOV      r2,r3                 ;741
0003c8  4904              LDR      r1,|L1.988|
0003ca  484a              LDR      r0,|L1.1268|
0003cc  f7fffffe          BL       arm_cfft_q31
0003d0  6126              STR      r6,[r4,#0x10]         ;741
0003d2  69a0              LDR      r0,[r4,#0x18]         ;741
0003d4  f1c07080          RSB      r0,r0,#0x1000000      ;741
0003d8  9000              STR      r0,[sp,#0]            ;741
0003da  e099              B        |L1.1296|
                  |L1.988|
                          DCD      ||.bss||
                  |L1.992|
                          DCD      ||.bss||+0x1209e
                  |L1.996|
0003e4  436f7274          DCB      "Cortex M4/7 Performance Test.\r\n",0
0003e8  6578204d
0003ec  342f3720
0003f0  50657266
0003f4  6f726d61
0003f8  6e636520
0003fc  54657374
000400  2e0d0a00
                  |L1.1028|
                          DCD      0x004d3746
                  |L1.1032|
000408  41524d43          DCB      "ARMCC Version: %d\r\n",0
00040c  43205665
000410  7273696f
000414  6e3a2025
000418  640d0a00
                  |L1.1052|
00041c  48617264          DCB      "HardABI",0
000420  41424900
                  |L1.1060|
000424  2d4f3300          DCB      "-O3",0
                  |L1.1064|
000428  4c504335          DCB      "LPC54114",0
00042c  34313134
000430  00      
000431  00                DCB      0
000432  00                DCB      0
000433  00                DCB      0
                  |L1.1076|
000434  25732025          DCB      "%s %s %s"
000438  73202573
                  |L1.1084|
00043c  0d0a00            DCB      "\r\n",0
00043f  00                DCB      0
                  |L1.1088|
000440  4e4f5445          DCB      "NOTES: \r\n",0
000444  533a200d
000448  0a00    
00044a  00                DCB      0
00044b  00                DCB      0
                  |L1.1100|
00044c  4379636c          DCB      "Cycle Offset: %d\r\n",0
000450  65204f66
000454  66736574
000458  3a202564
00045c  0d0a00  
00045f  00                DCB      0
                  |L1.1120|
000460  0d0a426c          DCB      "\r\nBlock Processing Functions",0
000464  6f636b20
000468  50726f63
00046c  65737369
000470  6e672046
000474  756e6374
000478  696f6e73
00047c  00      
00047d  00                DCB      0
00047e  00                DCB      0
00047f  00                DCB      0
                  |L1.1152|
                          DCD      ||.conststring||
                  |L1.1156|
000484  0d0a4c65          DCB      "\r\nLength,16,32,64,128,256,512,1024,2048,4096",0
000488  6e677468
00048c  2c31362c
000490  33322c36
000494  342c3132
000498  382c3235
00049c  362c3531
0004a0  322c3130
0004a4  32342c32
0004a8  3034382c
0004ac  34303936
0004b0  00      
0004b1  00                DCB      0
0004b2  00                DCB      0
0004b3  00                DCB      0
                  |L1.1204|
0004b4  43464654          DCB      "CFFT-q15-BitReverse,",0
0004b8  2d713135
0004bc  2d426974
0004c0  52657665
0004c4  7273652c
0004c8  00      
0004c9  00                DCB      0
0004ca  00                DCB      0
0004cb  00                DCB      0
                  |L1.1228|
                          DCD      arm_cfft_sR_q15_len16
                  |L1.1232|
0004d0  256900            DCB      "%i",0
0004d3  00                DCB      0
                  |L1.1236|
0004d4  2c00              DCB      ",",0
0004d6  00                DCB      0
0004d7  00                DCB      0
                  |L1.1240|
                          DCD      arm_cfft_sR_q15_len32
                  |L1.1244|
                          DCD      arm_cfft_sR_q15_len64
                  |L1.1248|
                          DCD      arm_cfft_sR_q15_len128
                  |L1.1252|
                          DCD      arm_cfft_sR_q15_len256
                  |L1.1256|
                          DCD      arm_cfft_sR_q15_len512
                  |L1.1260|
                          DCD      arm_cfft_sR_q15_len1024
                  |L1.1264|
                          DCD      arm_cfft_sR_q15_len2048
                  |L1.1268|
                          DCD      arm_cfft_sR_q31_len4096
                  |L1.1272|
0004f8  43464654          DCB      "CFFT-q15-NoBitReverse,",0
0004fc  2d713135
000500  2d4e6f42
000504  69745265
000508  76657273
00050c  652c00  
00050f  00                DCB      0
                  |L1.1296|
000510  9901              LDR      r1,[sp,#4]            ;741
000512  1a41              SUBS     r1,r0,r1              ;741
000514  f2af0048          ADR      r0,|L1.1232|
000518  f7fffffe          BL       __2printf
00051c  f2af004c          ADR      r0,|L1.1236|
000520  f7fffffe          BL       __2printf
000524  a0f9              ADR      r0,|L1.2316|
000526  f7fffffe          BL       __2printf
00052a  a0fe              ADR      r0,|L1.2340|
00052c  f7fffffe          BL       __2printf
000530  f2af0060          ADR      r0,|L1.1236|
000534  f7fffffe          BL       __2printf
000538  2301              MOVS     r3,#1                 ;747
00053a  2200              MOVS     r2,#0                 ;747
00053c  2120              MOVS     r1,#0x20              ;747
00053e  48fa              LDR      r0,|L1.2344|
000540  f7fffffe          BL       arm_rfft_init_q15
000544  f8c48018          STR      r8,[r4,#0x18]         ;747
000548  6127              STR      r7,[r4,#0x10]         ;747
00054a  4af8              LDR      r2,|L1.2348|
00054c  48f6              LDR      r0,|L1.2344|
00054e  f5a24100          SUB      r1,r2,#0x8000         ;747
000552  f7fffffe          BL       arm_rfft_q15
000556  6126              STR      r6,[r4,#0x10]         ;747
000558  69a0              LDR      r0,[r4,#0x18]         ;747
00055a  9901              LDR      r1,[sp,#4]            ;747
00055c  f1c07080          RSB      r0,r0,#0x1000000      ;747
000560  9000              STR      r0,[sp,#0]            ;747
000562  1a41              SUBS     r1,r0,r1              ;747
000564  f2af0098          ADR      r0,|L1.1232|
000568  f7fffffe          BL       __2printf
00056c  f2af009c          ADR      r0,|L1.1236|
000570  f7fffffe          BL       __2printf
000574  2301              MOVS     r3,#1                 ;748
000576  2200              MOVS     r2,#0                 ;748
000578  2140              MOVS     r1,#0x40              ;748
00057a  48eb              LDR      r0,|L1.2344|
00057c  f7fffffe          BL       arm_rfft_init_q15
000580  f8c48018          STR      r8,[r4,#0x18]         ;748
000584  6127              STR      r7,[r4,#0x10]         ;748
000586  4ae9              LDR      r2,|L1.2348|
000588  48e7              LDR      r0,|L1.2344|
00058a  f5a24100          SUB      r1,r2,#0x8000         ;748
00058e  f7fffffe          BL       arm_rfft_q15
000592  6126              STR      r6,[r4,#0x10]         ;748
000594  69a0              LDR      r0,[r4,#0x18]         ;748
000596  9901              LDR      r1,[sp,#4]            ;748
000598  f1c07080          RSB      r0,r0,#0x1000000      ;748
00059c  9000              STR      r0,[sp,#0]            ;748
00059e  1a41              SUBS     r1,r0,r1              ;748
0005a0  f2af00d4          ADR      r0,|L1.1232|
0005a4  f7fffffe          BL       __2printf
0005a8  f2af00d8          ADR      r0,|L1.1236|
0005ac  f7fffffe          BL       __2printf
0005b0  2301              MOVS     r3,#1                 ;749
0005b2  2200              MOVS     r2,#0                 ;749
0005b4  2180              MOVS     r1,#0x80              ;749
0005b6  48dc              LDR      r0,|L1.2344|
0005b8  f7fffffe          BL       arm_rfft_init_q15
0005bc  f8c48018          STR      r8,[r4,#0x18]         ;749
0005c0  6127              STR      r7,[r4,#0x10]         ;749
0005c2  4ada              LDR      r2,|L1.2348|
0005c4  48d8              LDR      r0,|L1.2344|
0005c6  f5a24100          SUB      r1,r2,#0x8000         ;749
0005ca  f7fffffe          BL       arm_rfft_q15
0005ce  6126              STR      r6,[r4,#0x10]         ;749
0005d0  69a0              LDR      r0,[r4,#0x18]         ;749
0005d2  9901              LDR      r1,[sp,#4]            ;749
0005d4  f1c07080          RSB      r0,r0,#0x1000000      ;749
0005d8  9000              STR      r0,[sp,#0]            ;749
0005da  1a41              SUBS     r1,r0,r1              ;749
0005dc  f2af1010          ADR      r0,|L1.1232|
0005e0  f7fffffe          BL       __2printf
0005e4  f2af1014          ADR      r0,|L1.1236|
0005e8  f7fffffe          BL       __2printf
0005ec  2301              MOVS     r3,#1                 ;750
0005ee  2200              MOVS     r2,#0                 ;750
0005f0  0219              LSLS     r1,r3,#8              ;750
0005f2  48cd              LDR      r0,|L1.2344|
0005f4  f7fffffe          BL       arm_rfft_init_q15
0005f8  f8c48018          STR      r8,[r4,#0x18]         ;750
0005fc  6127              STR      r7,[r4,#0x10]         ;750
0005fe  4acb              LDR      r2,|L1.2348|
000600  48c9              LDR      r0,|L1.2344|
000602  f5a24100          SUB      r1,r2,#0x8000         ;750
000606  f7fffffe          BL       arm_rfft_q15
00060a  6126              STR      r6,[r4,#0x10]         ;750
00060c  69a0              LDR      r0,[r4,#0x18]         ;750
00060e  9901              LDR      r1,[sp,#4]            ;750
000610  f1c07080          RSB      r0,r0,#0x1000000      ;750
000614  9000              STR      r0,[sp,#0]            ;750
000616  1a41              SUBS     r1,r0,r1              ;750
000618  f2af104c          ADR      r0,|L1.1232|
00061c  f7fffffe          BL       __2printf
000620  f2af1050          ADR      r0,|L1.1236|
000624  f7fffffe          BL       __2printf
000628  2301              MOVS     r3,#1                 ;751
00062a  2200              MOVS     r2,#0                 ;751
00062c  0259              LSLS     r1,r3,#9              ;751
00062e  48be              LDR      r0,|L1.2344|
000630  f7fffffe          BL       arm_rfft_init_q15
000634  f8c48018          STR      r8,[r4,#0x18]         ;751
000638  6127              STR      r7,[r4,#0x10]         ;751
00063a  4abc              LDR      r2,|L1.2348|
00063c  48ba              LDR      r0,|L1.2344|
00063e  f5a24100          SUB      r1,r2,#0x8000         ;751
000642  f7fffffe          BL       arm_rfft_q15
000646  6126              STR      r6,[r4,#0x10]         ;751
000648  69a0              LDR      r0,[r4,#0x18]         ;751
00064a  9901              LDR      r1,[sp,#4]            ;751
00064c  f1c07080          RSB      r0,r0,#0x1000000      ;751
000650  9000              STR      r0,[sp,#0]            ;751
000652  1a41              SUBS     r1,r0,r1              ;751
000654  f2af1088          ADR      r0,|L1.1232|
000658  f7fffffe          BL       __2printf
00065c  f2af108c          ADR      r0,|L1.1236|
000660  f7fffffe          BL       __2printf
000664  2301              MOVS     r3,#1                 ;752
000666  2200              MOVS     r2,#0                 ;752
000668  0299              LSLS     r1,r3,#10             ;752
00066a  48af              LDR      r0,|L1.2344|
00066c  f7fffffe          BL       arm_rfft_init_q15
000670  f8c48018          STR      r8,[r4,#0x18]         ;752
000674  6127              STR      r7,[r4,#0x10]         ;752
000676  4aad              LDR      r2,|L1.2348|
000678  48ab              LDR      r0,|L1.2344|
00067a  f5a24100          SUB      r1,r2,#0x8000         ;752
00067e  f7fffffe          BL       arm_rfft_q15
000682  6126              STR      r6,[r4,#0x10]         ;752
000684  69a0              LDR      r0,[r4,#0x18]         ;752
000686  9901              LDR      r1,[sp,#4]            ;752
000688  f1c07080          RSB      r0,r0,#0x1000000      ;752
00068c  9000              STR      r0,[sp,#0]            ;752
00068e  1a41              SUBS     r1,r0,r1              ;752
000690  f2af10c4          ADR      r0,|L1.1232|
000694  f7fffffe          BL       __2printf
000698  f2af10c8          ADR      r0,|L1.1236|
00069c  f7fffffe          BL       __2printf
0006a0  2301              MOVS     r3,#1                 ;753
0006a2  2200              MOVS     r2,#0                 ;753
0006a4  02d9              LSLS     r1,r3,#11             ;753
0006a6  48a0              LDR      r0,|L1.2344|
0006a8  f7fffffe          BL       arm_rfft_init_q15
0006ac  f8c48018          STR      r8,[r4,#0x18]         ;753
0006b0  6127              STR      r7,[r4,#0x10]         ;753
0006b2  4a9e              LDR      r2,|L1.2348|
0006b4  489c              LDR      r0,|L1.2344|
0006b6  f5a24100          SUB      r1,r2,#0x8000         ;753
0006ba  f7fffffe          BL       arm_rfft_q15
0006be  6126              STR      r6,[r4,#0x10]         ;753
0006c0  69a0              LDR      r0,[r4,#0x18]         ;753
0006c2  9901              LDR      r1,[sp,#4]            ;753
0006c4  f1c07080          RSB      r0,r0,#0x1000000      ;753
0006c8  9000              STR      r0,[sp,#0]            ;753
0006ca  1a41              SUBS     r1,r0,r1              ;753
0006cc  f2af2000          ADR      r0,|L1.1232|
0006d0  f7fffffe          BL       __2printf
0006d4  f2af2004          ADR      r0,|L1.1236|
0006d8  f7fffffe          BL       __2printf
0006dc  2301              MOVS     r3,#1                 ;754
0006de  2200              MOVS     r2,#0                 ;754
0006e0  0319              LSLS     r1,r3,#12             ;754
0006e2  4891              LDR      r0,|L1.2344|
0006e4  f7fffffe          BL       arm_rfft_init_q15
0006e8  f8c48018          STR      r8,[r4,#0x18]         ;754
0006ec  6127              STR      r7,[r4,#0x10]         ;754
0006ee  4a8f              LDR      r2,|L1.2348|
0006f0  488d              LDR      r0,|L1.2344|
0006f2  f5a24100          SUB      r1,r2,#0x8000         ;754
0006f6  f7fffffe          BL       arm_rfft_q15
0006fa  6126              STR      r6,[r4,#0x10]         ;754
0006fc  69a0              LDR      r0,[r4,#0x18]         ;754
0006fe  9901              LDR      r1,[sp,#4]            ;754
000700  f1c07080          RSB      r0,r0,#0x1000000      ;754
000704  9000              STR      r0,[sp,#0]            ;754
000706  1a41              SUBS     r1,r0,r1              ;754
000708  f2af203c          ADR      r0,|L1.1232|
00070c  f7fffffe          BL       __2printf
000710  f2af2040          ADR      r0,|L1.1236|
000714  f7fffffe          BL       __2printf
000718  a085              ADR      r0,|L1.2352|
00071a  f7fffffe          BL       __2printf
00071e  a081              ADR      r0,|L1.2340|
000720  f7fffffe          BL       __2printf
000724  f2af2054          ADR      r0,|L1.1236|
000728  f7fffffe          BL       __2printf
00072c  2300              MOVS     r3,#0                 ;760
00072e  461a              MOV      r2,r3                 ;760
000730  2120              MOVS     r1,#0x20              ;760
000732  487d              LDR      r0,|L1.2344|
000734  f7fffffe          BL       arm_rfft_init_q15
000738  f8c48018          STR      r8,[r4,#0x18]         ;760
00073c  6127              STR      r7,[r4,#0x10]         ;760
00073e  4a7b              LDR      r2,|L1.2348|
000740  4879              LDR      r0,|L1.2344|
000742  f5a24100          SUB      r1,r2,#0x8000         ;760
000746  f7fffffe          BL       arm_rfft_q15
00074a  6126              STR      r6,[r4,#0x10]         ;760
00074c  69a0              LDR      r0,[r4,#0x18]         ;760
00074e  9901              LDR      r1,[sp,#4]            ;760
000750  f1c07080          RSB      r0,r0,#0x1000000      ;760
000754  9000              STR      r0,[sp,#0]            ;760
000756  1a41              SUBS     r1,r0,r1              ;760
000758  f2af208c          ADR      r0,|L1.1232|
00075c  f7fffffe          BL       __2printf
000760  f2af2090          ADR      r0,|L1.1236|
000764  f7fffffe          BL       __2printf
000768  2300              MOVS     r3,#0                 ;761
00076a  461a              MOV      r2,r3                 ;761
00076c  2140              MOVS     r1,#0x40              ;761
00076e  486e              LDR      r0,|L1.2344|
000770  f7fffffe          BL       arm_rfft_init_q15
000774  f8c48018          STR      r8,[r4,#0x18]         ;761
000778  6127              STR      r7,[r4,#0x10]         ;761
00077a  4a6c              LDR      r2,|L1.2348|
00077c  486a              LDR      r0,|L1.2344|
00077e  f5a24100          SUB      r1,r2,#0x8000         ;761
000782  f7fffffe          BL       arm_rfft_q15
000786  6126              STR      r6,[r4,#0x10]         ;761
000788  69a0              LDR      r0,[r4,#0x18]         ;761
00078a  9901              LDR      r1,[sp,#4]            ;761
00078c  f1c07080          RSB      r0,r0,#0x1000000      ;761
000790  9000              STR      r0,[sp,#0]            ;761
000792  1a41              SUBS     r1,r0,r1              ;761
000794  f2af20c8          ADR      r0,|L1.1232|
000798  f7fffffe          BL       __2printf
00079c  f2af20cc          ADR      r0,|L1.1236|
0007a0  f7fffffe          BL       __2printf
0007a4  2300              MOVS     r3,#0                 ;762
0007a6  461a              MOV      r2,r3                 ;762
0007a8  2180              MOVS     r1,#0x80              ;762
0007aa  485f              LDR      r0,|L1.2344|
0007ac  f7fffffe          BL       arm_rfft_init_q15
0007b0  f8c48018          STR      r8,[r4,#0x18]         ;762
0007b4  6127              STR      r7,[r4,#0x10]         ;762
0007b6  4a5d              LDR      r2,|L1.2348|
0007b8  485b              LDR      r0,|L1.2344|
0007ba  f5a24100          SUB      r1,r2,#0x8000         ;762
0007be  f7fffffe          BL       arm_rfft_q15
0007c2  6126              STR      r6,[r4,#0x10]         ;762
0007c4  69a0              LDR      r0,[r4,#0x18]         ;762
0007c6  9901              LDR      r1,[sp,#4]            ;762
0007c8  f1c07080          RSB      r0,r0,#0x1000000      ;762
0007cc  9000              STR      r0,[sp,#0]            ;762
0007ce  1a41              SUBS     r1,r0,r1              ;762
0007d0  f2af3004          ADR      r0,|L1.1232|
0007d4  f7fffffe          BL       __2printf
0007d8  f2af3008          ADR      r0,|L1.1236|
0007dc  f7fffffe          BL       __2printf
0007e0  2300              MOVS     r3,#0                 ;763
0007e2  461a              MOV      r2,r3                 ;763
0007e4  f44f7180          MOV      r1,#0x100             ;763
0007e8  484f              LDR      r0,|L1.2344|
0007ea  f7fffffe          BL       arm_rfft_init_q15
0007ee  f8c48018          STR      r8,[r4,#0x18]         ;763
0007f2  6127              STR      r7,[r4,#0x10]         ;763
0007f4  4a4d              LDR      r2,|L1.2348|
0007f6  484c              LDR      r0,|L1.2344|
0007f8  f5a24100          SUB      r1,r2,#0x8000         ;763
0007fc  f7fffffe          BL       arm_rfft_q15
000800  6126              STR      r6,[r4,#0x10]         ;763
000802  69a0              LDR      r0,[r4,#0x18]         ;763
000804  9901              LDR      r1,[sp,#4]            ;763
000806  f1c07080          RSB      r0,r0,#0x1000000      ;763
00080a  9000              STR      r0,[sp,#0]            ;763
00080c  1a41              SUBS     r1,r0,r1              ;763
00080e  f2af3040          ADR      r0,|L1.1232|
000812  f7fffffe          BL       __2printf
000816  f2af3044          ADR      r0,|L1.1236|
00081a  f7fffffe          BL       __2printf
00081e  2300              MOVS     r3,#0                 ;764
000820  461a              MOV      r2,r3                 ;764
000822  f44f7100          MOV      r1,#0x200             ;764
000826  4840              LDR      r0,|L1.2344|
000828  f7fffffe          BL       arm_rfft_init_q15
00082c  f8c48018          STR      r8,[r4,#0x18]         ;764
000830  6127              STR      r7,[r4,#0x10]         ;764
000832  4a3e              LDR      r2,|L1.2348|
000834  483c              LDR      r0,|L1.2344|
000836  f5a24100          SUB      r1,r2,#0x8000         ;764
00083a  f7fffffe          BL       arm_rfft_q15
00083e  6126              STR      r6,[r4,#0x10]         ;764
000840  69a0              LDR      r0,[r4,#0x18]         ;764
000842  9901              LDR      r1,[sp,#4]            ;764
000844  f1c07080          RSB      r0,r0,#0x1000000      ;764
000848  9000              STR      r0,[sp,#0]            ;764
00084a  1a41              SUBS     r1,r0,r1              ;764
00084c  f2af3080          ADR      r0,|L1.1232|
000850  f7fffffe          BL       __2printf
000854  f2af3084          ADR      r0,|L1.1236|
000858  f7fffffe          BL       __2printf
00085c  2300              MOVS     r3,#0                 ;765
00085e  461a              MOV      r2,r3                 ;765
000860  f44f6180          MOV      r1,#0x400             ;765
000864  4830              LDR      r0,|L1.2344|
000866  f7fffffe          BL       arm_rfft_init_q15
00086a  f8c48018          STR      r8,[r4,#0x18]         ;765
00086e  6127              STR      r7,[r4,#0x10]         ;765
000870  4a2e              LDR      r2,|L1.2348|
000872  482d              LDR      r0,|L1.2344|
000874  f5a24100          SUB      r1,r2,#0x8000         ;765
000878  f7fffffe          BL       arm_rfft_q15
00087c  6126              STR      r6,[r4,#0x10]         ;765
00087e  69a0              LDR      r0,[r4,#0x18]         ;765
000880  9901              LDR      r1,[sp,#4]            ;765
000882  f1c07080          RSB      r0,r0,#0x1000000      ;765
000886  9000              STR      r0,[sp,#0]            ;765
000888  1a41              SUBS     r1,r0,r1              ;765
00088a  f2af30bc          ADR      r0,|L1.1232|
00088e  f7fffffe          BL       __2printf
000892  f2af30c0          ADR      r0,|L1.1236|
000896  f7fffffe          BL       __2printf
00089a  2300              MOVS     r3,#0                 ;766
00089c  461a              MOV      r2,r3                 ;766
00089e  f44f6100          MOV      r1,#0x800             ;766
0008a2  4821              LDR      r0,|L1.2344|
0008a4  f7fffffe          BL       arm_rfft_init_q15
0008a8  f8c48018          STR      r8,[r4,#0x18]         ;766
0008ac  6127              STR      r7,[r4,#0x10]         ;766
0008ae  4a1f              LDR      r2,|L1.2348|
0008b0  481d              LDR      r0,|L1.2344|
0008b2  f5a24100          SUB      r1,r2,#0x8000         ;766
0008b6  f7fffffe          BL       arm_rfft_q15
0008ba  6126              STR      r6,[r4,#0x10]         ;766
0008bc  69a0              LDR      r0,[r4,#0x18]         ;766
0008be  9901              LDR      r1,[sp,#4]            ;766
0008c0  f1c07080          RSB      r0,r0,#0x1000000      ;766
0008c4  9000              STR      r0,[sp,#0]            ;766
0008c6  1a41              SUBS     r1,r0,r1              ;766
0008c8  f2af30fc          ADR      r0,|L1.1232|
0008cc  f7fffffe          BL       __2printf
0008d0  f2af4000          ADR      r0,|L1.1236|
0008d4  f7fffffe          BL       __2printf
0008d8  2300              MOVS     r3,#0                 ;767
0008da  461a              MOV      r2,r3                 ;767
0008dc  f44f5180          MOV      r1,#0x1000            ;767
0008e0  4811              LDR      r0,|L1.2344|
0008e2  f7fffffe          BL       arm_rfft_init_q15
0008e6  f8c48018          STR      r8,[r4,#0x18]         ;767
0008ea  6127              STR      r7,[r4,#0x10]         ;767
0008ec  4a0f              LDR      r2,|L1.2348|
0008ee  480e              LDR      r0,|L1.2344|
0008f0  f5a24100          SUB      r1,r2,#0x8000         ;767
0008f4  f7fffffe          BL       arm_rfft_q15
0008f8  6126              STR      r6,[r4,#0x10]         ;767
0008fa  69a0              LDR      r0,[r4,#0x18]         ;767
0008fc  9901              LDR      r1,[sp,#4]            ;767
0008fe  f1c07080          RSB      r0,r0,#0x1000000      ;767
000902  9000              STR      r0,[sp,#0]            ;767
000904  1a41              SUBS     r1,r0,r1              ;767
000906  f2af4038          ADR      r0,|L1.1232|
00090a  e01f              B        |L1.2380|
                  |L1.2316|
00090c  0d0a5246          DCB      "\r\nRFFT-Q15-BitReverse,",0
000910  46542d51
000914  31352d42
000918  69745265
00091c  76657273
000920  652c00  
000923  00                DCB      0
                  |L1.2340|
000924  6e2f6100          DCB      "n/a",0
                  |L1.2344|
                          DCD      ||.bss||+0x12104
                  |L1.2348|
                          DCD      ||.bss||+0x8000
                  |L1.2352|
000930  0d0a5246          DCB      "\r\nRFFT-Q15-NoBitReverse,",0
000934  46542d51
000938  31352d4e
00093c  6f426974
000940  52657665
000944  7273652c
000948  00      
000949  00                DCB      0
00094a  00                DCB      0
00094b  00                DCB      0
                  |L1.2380|
00094c  f7fffffe          BL       __2printf
000950  f2af4080          ADR      r0,|L1.1236|
000954  f7fffffe          BL       __2printf
000958  f2af5020          ADR      r0,|L1.1084|
00095c  f7fffffe          BL       __2printf
000960  a0fd              ADR      r0,|L1.3416|
000962  f7fffffe          BL       __2printf
000966  f8c48018          STR      r8,[r4,#0x18]         ;773
00096a  6127              STR      r7,[r4,#0x10]         ;773
00096c  49fe              LDR      r1,|L1.3432|
00096e  2210              MOVS     r2,#0x10              ;773
000970  f5a14000          SUB      r0,r1,#0x8000         ;773
000974  f7fffffe          BL       arm_cmplx_mag_q15
000978  6126              STR      r6,[r4,#0x10]         ;773
00097a  69a0              LDR      r0,[r4,#0x18]         ;773
00097c  9901              LDR      r1,[sp,#4]            ;773
00097e  f1c07080          RSB      r0,r0,#0x1000000      ;773
000982  9000              STR      r0,[sp,#0]            ;773
000984  1a41              SUBS     r1,r0,r1              ;773
000986  f2af40b8          ADR      r0,|L1.1232|
00098a  f7fffffe          BL       __2printf
00098e  f2af40bc          ADR      r0,|L1.1236|
000992  f7fffffe          BL       __2printf
000996  f8c48018          STR      r8,[r4,#0x18]         ;774
00099a  6127              STR      r7,[r4,#0x10]         ;774
00099c  49f2              LDR      r1,|L1.3432|
00099e  2220              MOVS     r2,#0x20              ;774
0009a0  f5a14000          SUB      r0,r1,#0x8000         ;774
0009a4  f7fffffe          BL       arm_cmplx_mag_q15
0009a8  6126              STR      r6,[r4,#0x10]         ;774
0009aa  69a0              LDR      r0,[r4,#0x18]         ;774
0009ac  9901              LDR      r1,[sp,#4]            ;774
0009ae  f1c07080          RSB      r0,r0,#0x1000000      ;774
0009b2  9000              STR      r0,[sp,#0]            ;774
0009b4  1a41              SUBS     r1,r0,r1              ;774
0009b6  f2af40e8          ADR      r0,|L1.1232|
0009ba  f7fffffe          BL       __2printf
0009be  f2af40ec          ADR      r0,|L1.1236|
0009c2  f7fffffe          BL       __2printf
0009c6  f8c48018          STR      r8,[r4,#0x18]         ;775
0009ca  6127              STR      r7,[r4,#0x10]         ;775
0009cc  49e6              LDR      r1,|L1.3432|
0009ce  2240              MOVS     r2,#0x40              ;775
0009d0  f5a14000          SUB      r0,r1,#0x8000         ;775
0009d4  f7fffffe          BL       arm_cmplx_mag_q15
0009d8  6126              STR      r6,[r4,#0x10]         ;775
0009da  69a0              LDR      r0,[r4,#0x18]         ;775
0009dc  9901              LDR      r1,[sp,#4]            ;775
0009de  f1c07080          RSB      r0,r0,#0x1000000      ;775
0009e2  9000              STR      r0,[sp,#0]            ;775
0009e4  1a41              SUBS     r1,r0,r1              ;775
0009e6  f2af5018          ADR      r0,|L1.1232|
0009ea  f7fffffe          BL       __2printf
0009ee  f2af501c          ADR      r0,|L1.1236|
0009f2  f7fffffe          BL       __2printf
0009f6  f8c48018          STR      r8,[r4,#0x18]         ;776
0009fa  6127              STR      r7,[r4,#0x10]         ;776
0009fc  49da              LDR      r1,|L1.3432|
0009fe  2280              MOVS     r2,#0x80              ;776
000a00  f5a14000          SUB      r0,r1,#0x8000         ;776
000a04  f7fffffe          BL       arm_cmplx_mag_q15
000a08  6126              STR      r6,[r4,#0x10]         ;776
000a0a  69a0              LDR      r0,[r4,#0x18]         ;776
000a0c  9901              LDR      r1,[sp,#4]            ;776
000a0e  f1c07080          RSB      r0,r0,#0x1000000      ;776
000a12  9000              STR      r0,[sp,#0]            ;776
000a14  1a41              SUBS     r1,r0,r1              ;776
000a16  f2af5048          ADR      r0,|L1.1232|
000a1a  f7fffffe          BL       __2printf
000a1e  f2af504c          ADR      r0,|L1.1236|
000a22  f7fffffe          BL       __2printf
000a26  f8c48018          STR      r8,[r4,#0x18]         ;777
000a2a  6127              STR      r7,[r4,#0x10]         ;777
000a2c  49ce              LDR      r1,|L1.3432|
000a2e  f44f7280          MOV      r2,#0x100             ;777
000a32  f5a14000          SUB      r0,r1,#0x8000         ;777
000a36  f7fffffe          BL       arm_cmplx_mag_q15
000a3a  6126              STR      r6,[r4,#0x10]         ;777
000a3c  69a0              LDR      r0,[r4,#0x18]         ;777
000a3e  9901              LDR      r1,[sp,#4]            ;777
000a40  f1c07080          RSB      r0,r0,#0x1000000      ;777
000a44  9000              STR      r0,[sp,#0]            ;777
000a46  1a41              SUBS     r1,r0,r1              ;777
000a48  f2af507c          ADR      r0,|L1.1232|
000a4c  f7fffffe          BL       __2printf
000a50  f2af5080          ADR      r0,|L1.1236|
000a54  f7fffffe          BL       __2printf
000a58  f8c48018          STR      r8,[r4,#0x18]         ;778
000a5c  6127              STR      r7,[r4,#0x10]         ;778
000a5e  49c2              LDR      r1,|L1.3432|
000a60  f44f7200          MOV      r2,#0x200             ;778
000a64  f5a14000          SUB      r0,r1,#0x8000         ;778
000a68  f7fffffe          BL       arm_cmplx_mag_q15
000a6c  6126              STR      r6,[r4,#0x10]         ;778
000a6e  69a0              LDR      r0,[r4,#0x18]         ;778
000a70  9901              LDR      r1,[sp,#4]            ;778
000a72  f1c07080          RSB      r0,r0,#0x1000000      ;778
000a76  9000              STR      r0,[sp,#0]            ;778
000a78  1a41              SUBS     r1,r0,r1              ;778
000a7a  f2af50ac          ADR      r0,|L1.1232|
000a7e  f7fffffe          BL       __2printf
000a82  f2af50b0          ADR      r0,|L1.1236|
000a86  f7fffffe          BL       __2printf
000a8a  f8c48018          STR      r8,[r4,#0x18]         ;779
000a8e  6127              STR      r7,[r4,#0x10]         ;779
000a90  49b5              LDR      r1,|L1.3432|
000a92  f44f6280          MOV      r2,#0x400             ;779
000a96  f5a14000          SUB      r0,r1,#0x8000         ;779
000a9a  f7fffffe          BL       arm_cmplx_mag_q15
000a9e  6126              STR      r6,[r4,#0x10]         ;779
000aa0  69a0              LDR      r0,[r4,#0x18]         ;779
000aa2  9901              LDR      r1,[sp,#4]            ;779
000aa4  f1c07080          RSB      r0,r0,#0x1000000      ;779
000aa8  9000              STR      r0,[sp,#0]            ;779
000aaa  1a41              SUBS     r1,r0,r1              ;779
000aac  f2af50e0          ADR      r0,|L1.1232|
000ab0  f7fffffe          BL       __2printf
000ab4  f2af50e4          ADR      r0,|L1.1236|
000ab8  f7fffffe          BL       __2printf
000abc  f8c48018          STR      r8,[r4,#0x18]         ;780
000ac0  6127              STR      r7,[r4,#0x10]         ;780
000ac2  49a9              LDR      r1,|L1.3432|
000ac4  f44f6200          MOV      r2,#0x800             ;780
000ac8  f5a14000          SUB      r0,r1,#0x8000         ;780
000acc  f7fffffe          BL       arm_cmplx_mag_q15
000ad0  6126              STR      r6,[r4,#0x10]         ;780
000ad2  69a0              LDR      r0,[r4,#0x18]         ;780
000ad4  9901              LDR      r1,[sp,#4]            ;780
000ad6  f1c07080          RSB      r0,r0,#0x1000000      ;780
000ada  9000              STR      r0,[sp,#0]            ;780
000adc  1a41              SUBS     r1,r0,r1              ;780
000ade  f2af6010          ADR      r0,|L1.1232|
000ae2  f7fffffe          BL       __2printf
000ae6  f2af6014          ADR      r0,|L1.1236|
000aea  f7fffffe          BL       __2printf
000aee  f8c48018          STR      r8,[r4,#0x18]         ;781
000af2  6127              STR      r7,[r4,#0x10]         ;781
000af4  499c              LDR      r1,|L1.3432|
000af6  f44f5280          MOV      r2,#0x1000            ;781
000afa  f5a14000          SUB      r0,r1,#0x8000         ;781
000afe  f7fffffe          BL       arm_cmplx_mag_q15
000b02  6126              STR      r6,[r4,#0x10]         ;781
000b04  69a0              LDR      r0,[r4,#0x18]         ;781
000b06  9901              LDR      r1,[sp,#4]            ;781
000b08  f1c07080          RSB      r0,r0,#0x1000000      ;781
000b0c  9000              STR      r0,[sp,#0]            ;781
000b0e  1a41              SUBS     r1,r0,r1              ;781
000b10  f2af6044          ADR      r0,|L1.1232|
000b14  f7fffffe          BL       __2printf
000b18  f2af6048          ADR      r0,|L1.1236|
000b1c  f7fffffe          BL       __2printf
000b20  f2af60e8          ADR      r0,|L1.1084|
000b24  f7fffffe          BL       __2printf
000b28  a090              ADR      r0,|L1.3436|
000b2a  f7fffffe          BL       __2printf
000b2e  f8c48018          STR      r8,[r4,#0x18]         ;787
000b32  6127              STR      r7,[r4,#0x10]         ;787
000b34  498c              LDR      r1,|L1.3432|
000b36  2210              MOVS     r2,#0x10              ;787
000b38  f5a14000          SUB      r0,r1,#0x8000         ;787
000b3c  f7fffffe          BL       arm_cmplx_mag_squared_q15
000b40  6126              STR      r6,[r4,#0x10]         ;787
000b42  69a0              LDR      r0,[r4,#0x18]         ;787
000b44  9901              LDR      r1,[sp,#4]            ;787
000b46  f1c07080          RSB      r0,r0,#0x1000000      ;787
000b4a  9000              STR      r0,[sp,#0]            ;787
000b4c  1a41              SUBS     r1,r0,r1              ;787
000b4e  f2af6080          ADR      r0,|L1.1232|
000b52  f7fffffe          BL       __2printf
000b56  f2af6084          ADR      r0,|L1.1236|
000b5a  f7fffffe          BL       __2printf
000b5e  f8c48018          STR      r8,[r4,#0x18]         ;788
000b62  6127              STR      r7,[r4,#0x10]         ;788
000b64  4980              LDR      r1,|L1.3432|
000b66  2220              MOVS     r2,#0x20              ;788
000b68  f5a14000          SUB      r0,r1,#0x8000         ;788
000b6c  f7fffffe          BL       arm_cmplx_mag_squared_q15
000b70  6126              STR      r6,[r4,#0x10]         ;788
000b72  69a0              LDR      r0,[r4,#0x18]         ;788
000b74  9901              LDR      r1,[sp,#4]            ;788
000b76  f1c07080          RSB      r0,r0,#0x1000000      ;788
000b7a  9000              STR      r0,[sp,#0]            ;788
000b7c  1a41              SUBS     r1,r0,r1              ;788
000b7e  f2af60b0          ADR      r0,|L1.1232|
000b82  f7fffffe          BL       __2printf
000b86  f2af60b4          ADR      r0,|L1.1236|
000b8a  f7fffffe          BL       __2printf
000b8e  f8c48018          STR      r8,[r4,#0x18]         ;789
000b92  6127              STR      r7,[r4,#0x10]         ;789
000b94  4974              LDR      r1,|L1.3432|
000b96  2240              MOVS     r2,#0x40              ;789
000b98  f5a14000          SUB      r0,r1,#0x8000         ;789
000b9c  f7fffffe          BL       arm_cmplx_mag_squared_q15
000ba0  6126              STR      r6,[r4,#0x10]         ;789
000ba2  69a0              LDR      r0,[r4,#0x18]         ;789
000ba4  9901              LDR      r1,[sp,#4]            ;789
000ba6  f1c07080          RSB      r0,r0,#0x1000000      ;789
000baa  9000              STR      r0,[sp,#0]            ;789
000bac  1a41              SUBS     r1,r0,r1              ;789
000bae  f2af60e0          ADR      r0,|L1.1232|
000bb2  f7fffffe          BL       __2printf
000bb6  f2af60e4          ADR      r0,|L1.1236|
000bba  f7fffffe          BL       __2printf
000bbe  f8c48018          STR      r8,[r4,#0x18]         ;790
000bc2  6127              STR      r7,[r4,#0x10]         ;790
000bc4  4968              LDR      r1,|L1.3432|
000bc6  2280              MOVS     r2,#0x80              ;790
000bc8  f5a14000          SUB      r0,r1,#0x8000         ;790
000bcc  f7fffffe          BL       arm_cmplx_mag_squared_q15
000bd0  6126              STR      r6,[r4,#0x10]         ;790
000bd2  69a0              LDR      r0,[r4,#0x18]         ;790
000bd4  9901              LDR      r1,[sp,#4]            ;790
000bd6  f1c07080          RSB      r0,r0,#0x1000000      ;790
000bda  9000              STR      r0,[sp,#0]            ;790
000bdc  1a41              SUBS     r1,r0,r1              ;790
000bde  f2af7010          ADR      r0,|L1.1232|
000be2  f7fffffe          BL       __2printf
000be6  f2af7014          ADR      r0,|L1.1236|
000bea  f7fffffe          BL       __2printf
000bee  f8c48018          STR      r8,[r4,#0x18]         ;791
000bf2  6127              STR      r7,[r4,#0x10]         ;791
000bf4  495c              LDR      r1,|L1.3432|
000bf6  f44f7280          MOV      r2,#0x100             ;791
000bfa  f5a14000          SUB      r0,r1,#0x8000         ;791
000bfe  f7fffffe          BL       arm_cmplx_mag_squared_q15
000c02  6126              STR      r6,[r4,#0x10]         ;791
000c04  69a0              LDR      r0,[r4,#0x18]         ;791
000c06  9901              LDR      r1,[sp,#4]            ;791
000c08  f1c07080          RSB      r0,r0,#0x1000000      ;791
000c0c  9000              STR      r0,[sp,#0]            ;791
000c0e  1a41              SUBS     r1,r0,r1              ;791
000c10  f2af7044          ADR      r0,|L1.1232|
000c14  f7fffffe          BL       __2printf
000c18  f2af7048          ADR      r0,|L1.1236|
000c1c  f7fffffe          BL       __2printf
000c20  f8c48018          STR      r8,[r4,#0x18]         ;792
000c24  6127              STR      r7,[r4,#0x10]         ;792
000c26  4950              LDR      r1,|L1.3432|
000c28  f44f7200          MOV      r2,#0x200             ;792
000c2c  f5a14000          SUB      r0,r1,#0x8000         ;792
000c30  f7fffffe          BL       arm_cmplx_mag_squared_q15
000c34  6126              STR      r6,[r4,#0x10]         ;792
000c36  69a0              LDR      r0,[r4,#0x18]         ;792
000c38  9901              LDR      r1,[sp,#4]            ;792
000c3a  f1c07080          RSB      r0,r0,#0x1000000      ;792
000c3e  9000              STR      r0,[sp,#0]            ;792
000c40  1a41              SUBS     r1,r0,r1              ;792
000c42  f2af7074          ADR      r0,|L1.1232|
000c46  f7fffffe          BL       __2printf
000c4a  f2af7078          ADR      r0,|L1.1236|
000c4e  f7fffffe          BL       __2printf
000c52  f8c48018          STR      r8,[r4,#0x18]         ;793
000c56  6127              STR      r7,[r4,#0x10]         ;793
000c58  4943              LDR      r1,|L1.3432|
000c5a  f44f6280          MOV      r2,#0x400             ;793
000c5e  f5a14000          SUB      r0,r1,#0x8000         ;793
000c62  f7fffffe          BL       arm_cmplx_mag_squared_q15
000c66  6126              STR      r6,[r4,#0x10]         ;793
000c68  69a0              LDR      r0,[r4,#0x18]         ;793
000c6a  9901              LDR      r1,[sp,#4]            ;793
000c6c  f1c07080          RSB      r0,r0,#0x1000000      ;793
000c70  9000              STR      r0,[sp,#0]            ;793
000c72  1a41              SUBS     r1,r0,r1              ;793
000c74  f2af70a8          ADR      r0,|L1.1232|
000c78  f7fffffe          BL       __2printf
000c7c  f2af70ac          ADR      r0,|L1.1236|
000c80  f7fffffe          BL       __2printf
000c84  f8c48018          STR      r8,[r4,#0x18]         ;794
000c88  6127              STR      r7,[r4,#0x10]         ;794
000c8a  4937              LDR      r1,|L1.3432|
000c8c  f44f6200          MOV      r2,#0x800             ;794
000c90  f5a14000          SUB      r0,r1,#0x8000         ;794
000c94  f7fffffe          BL       arm_cmplx_mag_squared_q15
000c98  6126              STR      r6,[r4,#0x10]         ;794
000c9a  69a0              LDR      r0,[r4,#0x18]         ;794
000c9c  9901              LDR      r1,[sp,#4]            ;794
000c9e  f1c07080          RSB      r0,r0,#0x1000000      ;794
000ca2  9000              STR      r0,[sp,#0]            ;794
000ca4  1a41              SUBS     r1,r0,r1              ;794
000ca6  f2af70d8          ADR      r0,|L1.1232|
000caa  f7fffffe          BL       __2printf
000cae  f2af70dc          ADR      r0,|L1.1236|
000cb2  f7fffffe          BL       __2printf
000cb6  f8c48018          STR      r8,[r4,#0x18]         ;795
000cba  6127              STR      r7,[r4,#0x10]         ;795
000cbc  492a              LDR      r1,|L1.3432|
000cbe  f44f5280          MOV      r2,#0x1000            ;795
000cc2  f5a14000          SUB      r0,r1,#0x8000         ;795
000cc6  f7fffffe          BL       arm_cmplx_mag_squared_q15
000cca  6126              STR      r6,[r4,#0x10]         ;795
000ccc  69a0              LDR      r0,[r4,#0x18]         ;795
000cce  9901              LDR      r1,[sp,#4]            ;795
000cd0  f1c07080          RSB      r0,r0,#0x1000000      ;795
000cd4  9000              STR      r0,[sp,#0]            ;795
000cd6  1a41              SUBS     r1,r0,r1              ;795
000cd8  f6af000c          ADR      r0,|L1.1232|
000cdc  f7fffffe          BL       __2printf
000ce0  f6af0010          ADR      r0,|L1.1236|
000ce4  f7fffffe          BL       __2printf
000ce8  f6af00b0          ADR      r0,|L1.1084|
000cec  f7fffffe          BL       __2printf
000cf0  a024              ADR      r0,|L1.3460|
000cf2  f7fffffe          BL       __2printf
000cf6  4b28              LDR      r3,|L1.3480|
000cf8  2101              MOVS     r1,#1                 ;802
000cfa  f1030208          ADD      r2,r3,#8              ;802
000cfe  4827              LDR      r0,|L1.3484|
000d00  f8cda000          STR      r10,[sp,#0]           ;802
000d04  f7fffffe          BL       arm_biquad_cascade_df1_init_q15
000d08  f8c48018          STR      r8,[r4,#0x18]         ;804
000d0c  6127              STR      r7,[r4,#0x10]         ;804
000d0e  4a16              LDR      r2,|L1.3432|
000d10  2310              MOVS     r3,#0x10              ;804
000d12  f5a24100          SUB      r1,r2,#0x8000         ;804
000d16  f5013080          ADD      r0,r1,#0x10000        ;804
000d1a  f7fffffe          BL       arm_biquad_cascade_df1_q15
000d1e  6126              STR      r6,[r4,#0x10]         ;804
000d20  69a0              LDR      r0,[r4,#0x18]         ;804
000d22  9901              LDR      r1,[sp,#4]            ;804
000d24  f1c07080          RSB      r0,r0,#0x1000000      ;804
000d28  9000              STR      r0,[sp,#0]            ;804
000d2a  1a41              SUBS     r1,r0,r1              ;804
000d2c  f6af0060          ADR      r0,|L1.1232|
000d30  f7fffffe          BL       __2printf
000d34  f6af0064          ADR      r0,|L1.1236|
000d38  f7fffffe          BL       __2printf
000d3c  f8c48018          STR      r8,[r4,#0x18]         ;805
000d40  6127              STR      r7,[r4,#0x10]         ;805
000d42  4a09              LDR      r2,|L1.3432|
000d44  2320              MOVS     r3,#0x20              ;805
000d46  f5a24100          SUB      r1,r2,#0x8000         ;805
000d4a  f5013080          ADD      r0,r1,#0x10000        ;805
000d4e  f7fffffe          BL       arm_biquad_cascade_df1_q15
000d52  6126              STR      r6,[r4,#0x10]         ;805
000d54  69a0              LDR      r0,[r4,#0x18]         ;805
000d56  e023              B        |L1.3488|
                  |L1.3416|
000d58  436f6d70          DCB      "ComplexMag-q15,",0
000d5c  6c65784d
000d60  61672d71
000d64  31352c00
                  |L1.3432|
                          DCD      ||.bss||+0x8000
                  |L1.3436|
000d6c  436f6d70          DCB      "ComplexMagSquared-q15,",0
000d70  6c65784d
000d74  61675371
000d78  75617265
000d7c  642d7131
000d80  352c00  
000d83  00                DCB      0
                  |L1.3460|
000d84  4949522d          DCB      "IIR-q15_df1-1Stage,",0
000d88  7131355f
000d8c  6466312d
000d90  31537461
000d94  67652c00
                  |L1.3480|
                          DCD      ||.data||
                  |L1.3484|
                          DCD      ||.bss||+0x10000
                  |L1.3488|
000da0  f1c07080          RSB      r0,r0,#0x1000000      ;805
000da4  9901              LDR      r1,[sp,#4]            ;805
000da6  9000              STR      r0,[sp,#0]            ;805
000da8  1a41              SUBS     r1,r0,r1              ;805
000daa  f6af00dc          ADR      r0,|L1.1232|
000dae  f7fffffe          BL       __2printf
000db2  f6af00e0          ADR      r0,|L1.1236|
000db6  f7fffffe          BL       __2printf
000dba  f8c48018          STR      r8,[r4,#0x18]         ;806
000dbe  6127              STR      r7,[r4,#0x10]         ;806
000dc0  4afe              LDR      r2,|L1.4540|
000dc2  2340              MOVS     r3,#0x40              ;806
000dc4  f5a24100          SUB      r1,r2,#0x8000         ;806
000dc8  f5013080          ADD      r0,r1,#0x10000        ;806
000dcc  f7fffffe          BL       arm_biquad_cascade_df1_q15
000dd0  6126              STR      r6,[r4,#0x10]         ;806
000dd2  69a0              LDR      r0,[r4,#0x18]         ;806
000dd4  9901              LDR      r1,[sp,#4]            ;806
000dd6  f1c07080          RSB      r0,r0,#0x1000000      ;806
000dda  9000              STR      r0,[sp,#0]            ;806
000ddc  1a41              SUBS     r1,r0,r1              ;806
000dde  f6af1010          ADR      r0,|L1.1232|
000de2  f7fffffe          BL       __2printf
000de6  f6af1014          ADR      r0,|L1.1236|
000dea  f7fffffe          BL       __2printf
000dee  f8c48018          STR      r8,[r4,#0x18]         ;807
000df2  6127              STR      r7,[r4,#0x10]         ;807
000df4  4af1              LDR      r2,|L1.4540|
000df6  2380              MOVS     r3,#0x80              ;807
000df8  f5a24100          SUB      r1,r2,#0x8000         ;807
000dfc  f5013080          ADD      r0,r1,#0x10000        ;807
000e00  f7fffffe          BL       arm_biquad_cascade_df1_q15
000e04  6126              STR      r6,[r4,#0x10]         ;807
000e06  69a0              LDR      r0,[r4,#0x18]         ;807
000e08  9901              LDR      r1,[sp,#4]            ;807
000e0a  f1c07080          RSB      r0,r0,#0x1000000      ;807
000e0e  9000              STR      r0,[sp,#0]            ;807
000e10  1a41              SUBS     r1,r0,r1              ;807
000e12  f6af1044          ADR      r0,|L1.1232|
000e16  f7fffffe          BL       __2printf
000e1a  f6af1048          ADR      r0,|L1.1236|
000e1e  f7fffffe          BL       __2printf
000e22  f8c48018          STR      r8,[r4,#0x18]         ;808
000e26  6127              STR      r7,[r4,#0x10]         ;808
000e28  4ae4              LDR      r2,|L1.4540|
000e2a  f44f7380          MOV      r3,#0x100             ;808
000e2e  f5a24100          SUB      r1,r2,#0x8000         ;808
000e32  f5013080          ADD      r0,r1,#0x10000        ;808
000e36  f7fffffe          BL       arm_biquad_cascade_df1_q15
000e3a  6126              STR      r6,[r4,#0x10]         ;808
000e3c  69a0              LDR      r0,[r4,#0x18]         ;808
000e3e  9901              LDR      r1,[sp,#4]            ;808
000e40  f1c07080          RSB      r0,r0,#0x1000000      ;808
000e44  9000              STR      r0,[sp,#0]            ;808
000e46  1a41              SUBS     r1,r0,r1              ;808
000e48  f6af107c          ADR      r0,|L1.1232|
000e4c  f7fffffe          BL       __2printf
000e50  f6af1080          ADR      r0,|L1.1236|
000e54  f7fffffe          BL       __2printf
000e58  f8c48018          STR      r8,[r4,#0x18]         ;809
000e5c  6127              STR      r7,[r4,#0x10]         ;809
000e5e  4ad7              LDR      r2,|L1.4540|
000e60  f44f7300          MOV      r3,#0x200             ;809
000e64  f5a24100          SUB      r1,r2,#0x8000         ;809
000e68  f5013080          ADD      r0,r1,#0x10000        ;809
000e6c  f7fffffe          BL       arm_biquad_cascade_df1_q15
000e70  6126              STR      r6,[r4,#0x10]         ;809
000e72  69a0              LDR      r0,[r4,#0x18]         ;809
000e74  9901              LDR      r1,[sp,#4]            ;809
000e76  f1c07080          RSB      r0,r0,#0x1000000      ;809
000e7a  9000              STR      r0,[sp,#0]            ;809
000e7c  1a41              SUBS     r1,r0,r1              ;809
000e7e  f6af10b0          ADR      r0,|L1.1232|
000e82  f7fffffe          BL       __2printf
000e86  f6af10b4          ADR      r0,|L1.1236|
000e8a  f7fffffe          BL       __2printf
000e8e  f8c48018          STR      r8,[r4,#0x18]         ;810
000e92  6127              STR      r7,[r4,#0x10]         ;810
000e94  4ac9              LDR      r2,|L1.4540|
000e96  f44f6380          MOV      r3,#0x400             ;810
000e9a  f5a24100          SUB      r1,r2,#0x8000         ;810
000e9e  f5013080          ADD      r0,r1,#0x10000        ;810
000ea2  f7fffffe          BL       arm_biquad_cascade_df1_q15
000ea6  6126              STR      r6,[r4,#0x10]         ;810
000ea8  69a0              LDR      r0,[r4,#0x18]         ;810
000eaa  9901              LDR      r1,[sp,#4]            ;810
000eac  f1c07080          RSB      r0,r0,#0x1000000      ;810
000eb0  9000              STR      r0,[sp,#0]            ;810
000eb2  1a41              SUBS     r1,r0,r1              ;810
000eb4  f6af10e8          ADR      r0,|L1.1232|
000eb8  f7fffffe          BL       __2printf
000ebc  f6af10ec          ADR      r0,|L1.1236|
000ec0  f7fffffe          BL       __2printf
000ec4  f8c48018          STR      r8,[r4,#0x18]         ;811
000ec8  6127              STR      r7,[r4,#0x10]         ;811
000eca  4abc              LDR      r2,|L1.4540|
000ecc  f44f6300          MOV      r3,#0x800             ;811
000ed0  f5a24100          SUB      r1,r2,#0x8000         ;811
000ed4  f5013080          ADD      r0,r1,#0x10000        ;811
000ed8  f7fffffe          BL       arm_biquad_cascade_df1_q15
000edc  6126              STR      r6,[r4,#0x10]         ;811
000ede  69a0              LDR      r0,[r4,#0x18]         ;811
000ee0  9901              LDR      r1,[sp,#4]            ;811
000ee2  f1c07080          RSB      r0,r0,#0x1000000      ;811
000ee6  9000              STR      r0,[sp,#0]            ;811
000ee8  1a41              SUBS     r1,r0,r1              ;811
000eea  f6af201c          ADR      r0,|L1.1232|
000eee  f7fffffe          BL       __2printf
000ef2  f6af2020          ADR      r0,|L1.1236|
000ef6  f7fffffe          BL       __2printf
000efa  f8c48018          STR      r8,[r4,#0x18]         ;812
000efe  6127              STR      r7,[r4,#0x10]         ;812
000f00  4aae              LDR      r2,|L1.4540|
000f02  f44f5380          MOV      r3,#0x1000            ;812
000f06  f5a24100          SUB      r1,r2,#0x8000         ;812
000f0a  f5013080          ADD      r0,r1,#0x10000        ;812
000f0e  f7fffffe          BL       arm_biquad_cascade_df1_q15
000f12  6126              STR      r6,[r4,#0x10]         ;812
000f14  69a0              LDR      r0,[r4,#0x18]         ;812
000f16  9901              LDR      r1,[sp,#4]            ;812
000f18  f1c07080          RSB      r0,r0,#0x1000000      ;812
000f1c  9000              STR      r0,[sp,#0]            ;812
000f1e  1a41              SUBS     r1,r0,r1              ;812
000f20  f6af2054          ADR      r0,|L1.1232|
000f24  f7fffffe          BL       __2printf
000f28  f6af2058          ADR      r0,|L1.1236|
000f2c  f7fffffe          BL       __2printf
000f30  f6af20f8          ADR      r0,|L1.1084|
000f34  f7fffffe          BL       __2printf
000f38  a0a1              ADR      r0,|L1.4544|
000f3a  f7fffffe          BL       __2printf
000f3e  4ba7              LDR      r3,|L1.4572|
000f40  2101              MOVS     r1,#1                 ;818
000f42  f1030208          ADD      r2,r3,#8              ;818
000f46  48a6              LDR      r0,|L1.4576|
000f48  f8cda000          STR      r10,[sp,#0]           ;818
000f4c  f7fffffe          BL       arm_biquad_cascade_df1_init_q15
000f50  f8c48018          STR      r8,[r4,#0x18]         ;820
000f54  6127              STR      r7,[r4,#0x10]         ;820
000f56  4a99              LDR      r2,|L1.4540|
000f58  2310              MOVS     r3,#0x10              ;820
000f5a  f5a24100          SUB      r1,r2,#0x8000         ;820
000f5e  f5013080          ADD      r0,r1,#0x10000        ;820
000f62  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
000f66  6126              STR      r6,[r4,#0x10]         ;820
000f68  69a0              LDR      r0,[r4,#0x18]         ;820
000f6a  9901              LDR      r1,[sp,#4]            ;820
000f6c  f1c07080          RSB      r0,r0,#0x1000000      ;820
000f70  9000              STR      r0,[sp,#0]            ;820
000f72  1a41              SUBS     r1,r0,r1              ;820
000f74  f6af20a8          ADR      r0,|L1.1232|
000f78  f7fffffe          BL       __2printf
000f7c  f6af20ac          ADR      r0,|L1.1236|
000f80  f7fffffe          BL       __2printf
000f84  f8c48018          STR      r8,[r4,#0x18]         ;821
000f88  6127              STR      r7,[r4,#0x10]         ;821
000f8a  4a8c              LDR      r2,|L1.4540|
000f8c  2320              MOVS     r3,#0x20              ;821
000f8e  f5a24100          SUB      r1,r2,#0x8000         ;821
000f92  f5013080          ADD      r0,r1,#0x10000        ;821
000f96  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
000f9a  6126              STR      r6,[r4,#0x10]         ;821
000f9c  69a0              LDR      r0,[r4,#0x18]         ;821
000f9e  9901              LDR      r1,[sp,#4]            ;821
000fa0  f1c07080          RSB      r0,r0,#0x1000000      ;821
000fa4  9000              STR      r0,[sp,#0]            ;821
000fa6  1a41              SUBS     r1,r0,r1              ;821
000fa8  f6af20dc          ADR      r0,|L1.1232|
000fac  f7fffffe          BL       __2printf
000fb0  f6af20e0          ADR      r0,|L1.1236|
000fb4  f7fffffe          BL       __2printf
000fb8  f8c48018          STR      r8,[r4,#0x18]         ;822
000fbc  6127              STR      r7,[r4,#0x10]         ;822
000fbe  4a7f              LDR      r2,|L1.4540|
000fc0  2340              MOVS     r3,#0x40              ;822
000fc2  f5a24100          SUB      r1,r2,#0x8000         ;822
000fc6  f5013080          ADD      r0,r1,#0x10000        ;822
000fca  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
000fce  6126              STR      r6,[r4,#0x10]         ;822
000fd0  69a0              LDR      r0,[r4,#0x18]         ;822
000fd2  9901              LDR      r1,[sp,#4]            ;822
000fd4  f1c07080          RSB      r0,r0,#0x1000000      ;822
000fd8  9000              STR      r0,[sp,#0]            ;822
000fda  1a41              SUBS     r1,r0,r1              ;822
000fdc  f6af3010          ADR      r0,|L1.1232|
000fe0  f7fffffe          BL       __2printf
000fe4  f6af3014          ADR      r0,|L1.1236|
000fe8  f7fffffe          BL       __2printf
000fec  f8c48018          STR      r8,[r4,#0x18]         ;823
000ff0  6127              STR      r7,[r4,#0x10]         ;823
000ff2  4a72              LDR      r2,|L1.4540|
000ff4  2380              MOVS     r3,#0x80              ;823
000ff6  f5a24100          SUB      r1,r2,#0x8000         ;823
000ffa  f5013080          ADD      r0,r1,#0x10000        ;823
000ffe  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
001002  6126              STR      r6,[r4,#0x10]         ;823
001004  69a0              LDR      r0,[r4,#0x18]         ;823
001006  9901              LDR      r1,[sp,#4]            ;823
001008  f1c07080          RSB      r0,r0,#0x1000000      ;823
00100c  9000              STR      r0,[sp,#0]            ;823
00100e  1a41              SUBS     r1,r0,r1              ;823
001010  f6af3044          ADR      r0,|L1.1232|
001014  f7fffffe          BL       __2printf
001018  f6af3048          ADR      r0,|L1.1236|
00101c  f7fffffe          BL       __2printf
001020  f8c48018          STR      r8,[r4,#0x18]         ;824
001024  6127              STR      r7,[r4,#0x10]         ;824
001026  4a65              LDR      r2,|L1.4540|
001028  f44f7380          MOV      r3,#0x100             ;824
00102c  f5a24100          SUB      r1,r2,#0x8000         ;824
001030  f5013080          ADD      r0,r1,#0x10000        ;824
001034  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
001038  6126              STR      r6,[r4,#0x10]         ;824
00103a  69a0              LDR      r0,[r4,#0x18]         ;824
00103c  9901              LDR      r1,[sp,#4]            ;824
00103e  f1c07080          RSB      r0,r0,#0x1000000      ;824
001042  9000              STR      r0,[sp,#0]            ;824
001044  1a41              SUBS     r1,r0,r1              ;824
001046  f6af3078          ADR      r0,|L1.1232|
00104a  f7fffffe          BL       __2printf
00104e  f6af307c          ADR      r0,|L1.1236|
001052  f7fffffe          BL       __2printf
001056  f8c48018          STR      r8,[r4,#0x18]         ;825
00105a  6127              STR      r7,[r4,#0x10]         ;825
00105c  4a57              LDR      r2,|L1.4540|
00105e  f44f7300          MOV      r3,#0x200             ;825
001062  f5a24100          SUB      r1,r2,#0x8000         ;825
001066  f5013080          ADD      r0,r1,#0x10000        ;825
00106a  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
00106e  6126              STR      r6,[r4,#0x10]         ;825
001070  69a0              LDR      r0,[r4,#0x18]         ;825
001072  9901              LDR      r1,[sp,#4]            ;825
001074  f1c07080          RSB      r0,r0,#0x1000000      ;825
001078  9000              STR      r0,[sp,#0]            ;825
00107a  1a41              SUBS     r1,r0,r1              ;825
00107c  f6af30b0          ADR      r0,|L1.1232|
001080  f7fffffe          BL       __2printf
001084  f6af30b4          ADR      r0,|L1.1236|
001088  f7fffffe          BL       __2printf
00108c  f8c48018          STR      r8,[r4,#0x18]         ;826
001090  6127              STR      r7,[r4,#0x10]         ;826
001092  4a4a              LDR      r2,|L1.4540|
001094  f44f6380          MOV      r3,#0x400             ;826
001098  f5a24100          SUB      r1,r2,#0x8000         ;826
00109c  f5013080          ADD      r0,r1,#0x10000        ;826
0010a0  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
0010a4  6126              STR      r6,[r4,#0x10]         ;826
0010a6  69a0              LDR      r0,[r4,#0x18]         ;826
0010a8  9901              LDR      r1,[sp,#4]            ;826
0010aa  f1c07080          RSB      r0,r0,#0x1000000      ;826
0010ae  9000              STR      r0,[sp,#0]            ;826
0010b0  1a41              SUBS     r1,r0,r1              ;826
0010b2  f6af30e4          ADR      r0,|L1.1232|
0010b6  f7fffffe          BL       __2printf
0010ba  f6af30e8          ADR      r0,|L1.1236|
0010be  f7fffffe          BL       __2printf
0010c2  f8c48018          STR      r8,[r4,#0x18]         ;827
0010c6  6127              STR      r7,[r4,#0x10]         ;827
0010c8  4a3c              LDR      r2,|L1.4540|
0010ca  f44f6300          MOV      r3,#0x800             ;827
0010ce  f5a24100          SUB      r1,r2,#0x8000         ;827
0010d2  f5013080          ADD      r0,r1,#0x10000        ;827
0010d6  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
0010da  6126              STR      r6,[r4,#0x10]         ;827
0010dc  69a0              LDR      r0,[r4,#0x18]         ;827
0010de  9901              LDR      r1,[sp,#4]            ;827
0010e0  f1c07080          RSB      r0,r0,#0x1000000      ;827
0010e4  9000              STR      r0,[sp,#0]            ;827
0010e6  1a41              SUBS     r1,r0,r1              ;827
0010e8  f6af401c          ADR      r0,|L1.1232|
0010ec  f7fffffe          BL       __2printf
0010f0  f6af4020          ADR      r0,|L1.1236|
0010f4  f7fffffe          BL       __2printf
0010f8  f8c48018          STR      r8,[r4,#0x18]         ;828
0010fc  6127              STR      r7,[r4,#0x10]         ;828
0010fe  4a2f              LDR      r2,|L1.4540|
001100  f44f5380          MOV      r3,#0x1000            ;828
001104  f5a24100          SUB      r1,r2,#0x8000         ;828
001108  f5013080          ADD      r0,r1,#0x10000        ;828
00110c  f7fffffe          BL       arm_biquad_cascade_df1_fast_q15
001110  6126              STR      r6,[r4,#0x10]         ;828
001112  69a0              LDR      r0,[r4,#0x18]         ;828
001114  9901              LDR      r1,[sp,#4]            ;828
001116  f1c07080          RSB      r0,r0,#0x1000000      ;828
00111a  9000              STR      r0,[sp,#0]            ;828
00111c  1a41              SUBS     r1,r0,r1              ;828
00111e  f6af4050          ADR      r0,|L1.1232|
001122  f7fffffe          BL       __2printf
001126  f6af4054          ADR      r0,|L1.1236|
00112a  f7fffffe          BL       __2printf
00112e  f6af40f4          ADR      r0,|L1.1084|
001132  f7fffffe          BL       __2printf
001136  a02b              ADR      r0,|L1.4580|
001138  f7fffffe          BL       __2printf
00113c  4b2d              LDR      r3,|L1.4596|
00113e  f44f6a00          MOV      r10,#0x800            ;835
001142  4a2d              LDR      r2,|L1.4600|
001144  2108              MOVS     r1,#8                 ;835
001146  f1a3000c          SUB      r0,r3,#0xc            ;835
00114a  f8cda000          STR      r10,[sp,#0]           ;835
00114e  f7fffffe          BL       arm_fir_init_q15
001152  f8c48018          STR      r8,[r4,#0x18]         ;836
001156  6127              STR      r7,[r4,#0x10]         ;836
001158  4a18              LDR      r2,|L1.4540|
00115a  2310              MOVS     r3,#0x10              ;836
00115c  f5a24100          SUB      r1,r2,#0x8000         ;836
001160  4826              LDR      r0,|L1.4604|
001162  f7fffffe          BL       arm_fir_q15
001166  6126              STR      r6,[r4,#0x10]         ;836
001168  69a0              LDR      r0,[r4,#0x18]         ;836
00116a  9901              LDR      r1,[sp,#4]            ;836
00116c  f1c07080          RSB      r0,r0,#0x1000000      ;836
001170  9000              STR      r0,[sp,#0]            ;836
001172  1a41              SUBS     r1,r0,r1              ;836
001174  f6af40a8          ADR      r0,|L1.1232|
001178  f7fffffe          BL       __2printf
00117c  a01c              ADR      r0,|L1.4592|
00117e  f7fffffe          BL       __2printf
001182  f8c48018          STR      r8,[r4,#0x18]         ;837
001186  6127              STR      r7,[r4,#0x10]         ;837
001188  4a0c              LDR      r2,|L1.4540|
00118a  2320              MOVS     r3,#0x20              ;837
00118c  f5a24100          SUB      r1,r2,#0x8000         ;837
001190  481a              LDR      r0,|L1.4604|
001192  f7fffffe          BL       arm_fir_q15
001196  6126              STR      r6,[r4,#0x10]         ;837
001198  69a0              LDR      r0,[r4,#0x18]         ;837
00119a  9901              LDR      r1,[sp,#4]            ;837
00119c  f1c07080          RSB      r0,r0,#0x1000000      ;837
0011a0  9000              STR      r0,[sp,#0]            ;837
0011a2  1a41              SUBS     r1,r0,r1              ;837
0011a4  f6af40d8          ADR      r0,|L1.1232|
0011a8  f7fffffe          BL       __2printf
0011ac  a010              ADR      r0,|L1.4592|
0011ae  f7fffffe          BL       __2printf
0011b2  f8c48018          STR      r8,[r4,#0x18]         ;838
0011b6  6127              STR      r7,[r4,#0x10]         ;838
0011b8  2340              MOVS     r3,#0x40              ;838
0011ba  e021              B        |L1.4608|
                  |L1.4540|
                          DCD      ||.bss||+0x8000
                  |L1.4544|
0011c0  4949522d          DCB      "IIR-q15_df1-1Stage-fast,",0
0011c4  7131355f
0011c8  6466312d
0011cc  31537461
0011d0  67652d66
0011d4  6173742c
0011d8  00      
0011d9  00                DCB      0
0011da  00                DCB      0
0011db  00                DCB      0
                  |L1.4572|
                          DCD      ||.data||
                  |L1.4576|
                          DCD      ||.bss||+0x10000
                  |L1.4580|
0011e4  4649522d          DCB      "FIR-q15_8tap"
0011e8  7131355f
0011ec  38746170
                  |L1.4592|
0011f0  2c00              DCB      ",",0
0011f2  00                DCB      0
0011f3  00                DCB      0
                  |L1.4596|
                          DCD      ||.bss||+0x1001c
                  |L1.4600|
                          DCD      ||.bss||+0x120a0
                  |L1.4604|
                          DCD      ||.bss||+0x10010
                  |L1.4608|
001200  4afe              LDR      r2,|L1.5628|
001202  48ff              LDR      r0,|L1.5632|
001204  f5a24100          SUB      r1,r2,#0x8000         ;838
001208  f7fffffe          BL       arm_fir_q15
00120c  6126              STR      r6,[r4,#0x10]         ;838
00120e  69a0              LDR      r0,[r4,#0x18]         ;838
001210  9901              LDR      r1,[sp,#4]            ;838
001212  f1c07080          RSB      r0,r0,#0x1000000      ;838
001216  9000              STR      r0,[sp,#0]            ;838
001218  1a41              SUBS     r1,r0,r1              ;838
00121a  f6af504c          ADR      r0,|L1.1232|
00121e  f7fffffe          BL       __2printf
001222  f2af0034          ADR      r0,|L1.4592|
001226  f7fffffe          BL       __2printf
00122a  f8c48018          STR      r8,[r4,#0x18]         ;839
00122e  6127              STR      r7,[r4,#0x10]         ;839
001230  4af2              LDR      r2,|L1.5628|
001232  2380              MOVS     r3,#0x80              ;839
001234  f5a24100          SUB      r1,r2,#0x8000         ;839
001238  48f1              LDR      r0,|L1.5632|
00123a  f7fffffe          BL       arm_fir_q15
00123e  6126              STR      r6,[r4,#0x10]         ;839
001240  69a0              LDR      r0,[r4,#0x18]         ;839
001242  9901              LDR      r1,[sp,#4]            ;839
001244  f1c07080          RSB      r0,r0,#0x1000000      ;839
001248  9000              STR      r0,[sp,#0]            ;839
00124a  1a41              SUBS     r1,r0,r1              ;839
00124c  f6af5080          ADR      r0,|L1.1232|
001250  f7fffffe          BL       __2printf
001254  f2af0068          ADR      r0,|L1.4592|
001258  f7fffffe          BL       __2printf
00125c  f8c48018          STR      r8,[r4,#0x18]         ;840
001260  6127              STR      r7,[r4,#0x10]         ;840
001262  4ae6              LDR      r2,|L1.5628|
001264  f44f7380          MOV      r3,#0x100             ;840
001268  f5a24100          SUB      r1,r2,#0x8000         ;840
00126c  48e4              LDR      r0,|L1.5632|
00126e  f7fffffe          BL       arm_fir_q15
001272  6126              STR      r6,[r4,#0x10]         ;840
001274  69a0              LDR      r0,[r4,#0x18]         ;840
001276  9901              LDR      r1,[sp,#4]            ;840
001278  f1c07080          RSB      r0,r0,#0x1000000      ;840
00127c  9000              STR      r0,[sp,#0]            ;840
00127e  1a41              SUBS     r1,r0,r1              ;840
001280  f6af50b4          ADR      r0,|L1.1232|
001284  f7fffffe          BL       __2printf
001288  f2af009c          ADR      r0,|L1.4592|
00128c  f7fffffe          BL       __2printf
001290  f8c48018          STR      r8,[r4,#0x18]         ;841
001294  6127              STR      r7,[r4,#0x10]         ;841
001296  4ad9              LDR      r2,|L1.5628|
001298  f44f7300          MOV      r3,#0x200             ;841
00129c  f5a24100          SUB      r1,r2,#0x8000         ;841
0012a0  48d7              LDR      r0,|L1.5632|
0012a2  f7fffffe          BL       arm_fir_q15
0012a6  6126              STR      r6,[r4,#0x10]         ;841
0012a8  69a0              LDR      r0,[r4,#0x18]         ;841
0012aa  9901              LDR      r1,[sp,#4]            ;841
0012ac  f1c07080          RSB      r0,r0,#0x1000000      ;841
0012b0  9000              STR      r0,[sp,#0]            ;841
0012b2  1a41              SUBS     r1,r0,r1              ;841
0012b4  f6af50e8          ADR      r0,|L1.1232|
0012b8  f7fffffe          BL       __2printf
0012bc  f2af00d0          ADR      r0,|L1.4592|
0012c0  f7fffffe          BL       __2printf
0012c4  f8c48018          STR      r8,[r4,#0x18]         ;842
0012c8  6127              STR      r7,[r4,#0x10]         ;842
0012ca  4acc              LDR      r2,|L1.5628|
0012cc  f44f6380          MOV      r3,#0x400             ;842
0012d0  f5a24100          SUB      r1,r2,#0x8000         ;842
0012d4  48ca              LDR      r0,|L1.5632|
0012d6  f7fffffe          BL       arm_fir_q15
0012da  6126              STR      r6,[r4,#0x10]         ;842
0012dc  69a0              LDR      r0,[r4,#0x18]         ;842
0012de  9901              LDR      r1,[sp,#4]            ;842
0012e0  f1c07080          RSB      r0,r0,#0x1000000      ;842
0012e4  9000              STR      r0,[sp,#0]            ;842
0012e6  1a41              SUBS     r1,r0,r1              ;842
0012e8  f6af601c          ADR      r0,|L1.1232|
0012ec  f7fffffe          BL       __2printf
0012f0  f2af1004          ADR      r0,|L1.4592|
0012f4  f7fffffe          BL       __2printf
0012f8  f8c48018          STR      r8,[r4,#0x18]         ;843
0012fc  6127              STR      r7,[r4,#0x10]         ;843
0012fe  4abf              LDR      r2,|L1.5628|
001300  4653              MOV      r3,r10                ;843
001302  f5a24100          SUB      r1,r2,#0x8000         ;843
001306  48be              LDR      r0,|L1.5632|
001308  f7fffffe          BL       arm_fir_q15
00130c  6126              STR      r6,[r4,#0x10]         ;843
00130e  69a0              LDR      r0,[r4,#0x18]         ;843
001310  9901              LDR      r1,[sp,#4]            ;843
001312  f1c07080          RSB      r0,r0,#0x1000000      ;843
001316  9000              STR      r0,[sp,#0]            ;843
001318  1a41              SUBS     r1,r0,r1              ;843
00131a  f6af604c          ADR      r0,|L1.1232|
00131e  f7fffffe          BL       __2printf
001322  f2af1034          ADR      r0,|L1.4592|
001326  f7fffffe          BL       __2printf
00132a  f6af2008          ADR      r0,|L1.2340|
00132e  f7fffffe          BL       __2printf
001332  f6af60f8          ADR      r0,|L1.1084|
001336  f7fffffe          BL       __2printf
00133a  a0b2              ADR      r0,|L1.5636|
00133c  f7fffffe          BL       __2printf
001340  4bb4              LDR      r3,|L1.5652|
001342  4ab5              LDR      r2,|L1.5656|
001344  2110              MOVS     r1,#0x10              ;849
001346  f1a3000c          SUB      r0,r3,#0xc            ;849
00134a  f8cda000          STR      r10,[sp,#0]           ;849
00134e  f7fffffe          BL       arm_fir_init_q15
001352  f8c48018          STR      r8,[r4,#0x18]         ;850
001356  6127              STR      r7,[r4,#0x10]         ;850
001358  4aa8              LDR      r2,|L1.5628|
00135a  2310              MOVS     r3,#0x10              ;850
00135c  f5a24100          SUB      r1,r2,#0x8000         ;850
001360  48a7              LDR      r0,|L1.5632|
001362  f7fffffe          BL       arm_fir_q15
001366  6126              STR      r6,[r4,#0x10]         ;850
001368  69a0              LDR      r0,[r4,#0x18]         ;850
00136a  9901              LDR      r1,[sp,#4]            ;850
00136c  f1c07080          RSB      r0,r0,#0x1000000      ;850
001370  9000              STR      r0,[sp,#0]            ;850
001372  1a41              SUBS     r1,r0,r1              ;850
001374  f6af60a8          ADR      r0,|L1.1232|
001378  f7fffffe          BL       __2printf
00137c  f2af1090          ADR      r0,|L1.4592|
001380  f7fffffe          BL       __2printf
001384  f8c48018          STR      r8,[r4,#0x18]         ;851
001388  6127              STR      r7,[r4,#0x10]         ;851
00138a  4a9c              LDR      r2,|L1.5628|
00138c  2320              MOVS     r3,#0x20              ;851
00138e  f5a24100          SUB      r1,r2,#0x8000         ;851
001392  489b              LDR      r0,|L1.5632|
001394  f7fffffe          BL       arm_fir_q15
001398  6126              STR      r6,[r4,#0x10]         ;851
00139a  69a0              LDR      r0,[r4,#0x18]         ;851
00139c  9901              LDR      r1,[sp,#4]            ;851
00139e  f1c07080          RSB      r0,r0,#0x1000000      ;851
0013a2  9000              STR      r0,[sp,#0]            ;851
0013a4  1a41              SUBS     r1,r0,r1              ;851
0013a6  f6af60d8          ADR      r0,|L1.1232|
0013aa  f7fffffe          BL       __2printf
0013ae  f2af10c0          ADR      r0,|L1.4592|
0013b2  f7fffffe          BL       __2printf
0013b6  f8c48018          STR      r8,[r4,#0x18]         ;852
0013ba  6127              STR      r7,[r4,#0x10]         ;852
0013bc  4a8f              LDR      r2,|L1.5628|
0013be  2340              MOVS     r3,#0x40              ;852
0013c0  f5a24100          SUB      r1,r2,#0x8000         ;852
0013c4  488e              LDR      r0,|L1.5632|
0013c6  f7fffffe          BL       arm_fir_q15
0013ca  6126              STR      r6,[r4,#0x10]         ;852
0013cc  69a0              LDR      r0,[r4,#0x18]         ;852
0013ce  9901              LDR      r1,[sp,#4]            ;852
0013d0  f1c07080          RSB      r0,r0,#0x1000000      ;852
0013d4  9000              STR      r0,[sp,#0]            ;852
0013d6  1a41              SUBS     r1,r0,r1              ;852
0013d8  f6af700c          ADR      r0,|L1.1232|
0013dc  f7fffffe          BL       __2printf
0013e0  f2af10f4          ADR      r0,|L1.4592|
0013e4  f7fffffe          BL       __2printf
0013e8  f8c48018          STR      r8,[r4,#0x18]         ;853
0013ec  6127              STR      r7,[r4,#0x10]         ;853
0013ee  4a83              LDR      r2,|L1.5628|
0013f0  2380              MOVS     r3,#0x80              ;853
0013f2  f5a24100          SUB      r1,r2,#0x8000         ;853
0013f6  4882              LDR      r0,|L1.5632|
0013f8  f7fffffe          BL       arm_fir_q15
0013fc  6126              STR      r6,[r4,#0x10]         ;853
0013fe  69a0              LDR      r0,[r4,#0x18]         ;853
001400  9901              LDR      r1,[sp,#4]            ;853
001402  f1c07080          RSB      r0,r0,#0x1000000      ;853
001406  9000              STR      r0,[sp,#0]            ;853
001408  1a41              SUBS     r1,r0,r1              ;853
00140a  f6af703c          ADR      r0,|L1.1232|
00140e  f7fffffe          BL       __2printf
001412  f2af2024          ADR      r0,|L1.4592|
001416  f7fffffe          BL       __2printf
00141a  f8c48018          STR      r8,[r4,#0x18]         ;854
00141e  6127              STR      r7,[r4,#0x10]         ;854
001420  4a76              LDR      r2,|L1.5628|
001422  f44f7380          MOV      r3,#0x100             ;854
001426  f5a24100          SUB      r1,r2,#0x8000         ;854
00142a  4875              LDR      r0,|L1.5632|
00142c  f7fffffe          BL       arm_fir_q15
001430  6126              STR      r6,[r4,#0x10]         ;854
001432  69a0              LDR      r0,[r4,#0x18]         ;854
001434  9901              LDR      r1,[sp,#4]            ;854
001436  f1c07080          RSB      r0,r0,#0x1000000      ;854
00143a  9000              STR      r0,[sp,#0]            ;854
00143c  1a41              SUBS     r1,r0,r1              ;854
00143e  f6af7070          ADR      r0,|L1.1232|
001442  f7fffffe          BL       __2printf
001446  f2af2058          ADR      r0,|L1.4592|
00144a  f7fffffe          BL       __2printf
00144e  f8c48018          STR      r8,[r4,#0x18]         ;855
001452  6127              STR      r7,[r4,#0x10]         ;855
001454  4a69              LDR      r2,|L1.5628|
001456  f44f7300          MOV      r3,#0x200             ;855
00145a  f5a24100          SUB      r1,r2,#0x8000         ;855
00145e  4868              LDR      r0,|L1.5632|
001460  f7fffffe          BL       arm_fir_q15
001464  6126              STR      r6,[r4,#0x10]         ;855
001466  69a0              LDR      r0,[r4,#0x18]         ;855
001468  9901              LDR      r1,[sp,#4]            ;855
00146a  f1c07080          RSB      r0,r0,#0x1000000      ;855
00146e  9000              STR      r0,[sp,#0]            ;855
001470  1a41              SUBS     r1,r0,r1              ;855
001472  f6af70a4          ADR      r0,|L1.1232|
001476  f7fffffe          BL       __2printf
00147a  f2af208c          ADR      r0,|L1.4592|
00147e  f7fffffe          BL       __2printf
001482  f8c48018          STR      r8,[r4,#0x18]         ;856
001486  6127              STR      r7,[r4,#0x10]         ;856
001488  4a5c              LDR      r2,|L1.5628|
00148a  f44f6380          MOV      r3,#0x400             ;856
00148e  f5a24100          SUB      r1,r2,#0x8000         ;856
001492  485b              LDR      r0,|L1.5632|
001494  f7fffffe          BL       arm_fir_q15
001498  6126              STR      r6,[r4,#0x10]         ;856
00149a  69a0              LDR      r0,[r4,#0x18]         ;856
00149c  9901              LDR      r1,[sp,#4]            ;856
00149e  f1c07080          RSB      r0,r0,#0x1000000      ;856
0014a2  9000              STR      r0,[sp,#0]            ;856
0014a4  1a41              SUBS     r1,r0,r1              ;856
0014a6  f6af70d8          ADR      r0,|L1.1232|
0014aa  f7fffffe          BL       __2printf
0014ae  f2af20c0          ADR      r0,|L1.4592|
0014b2  f7fffffe          BL       __2printf
0014b6  f8c48018          STR      r8,[r4,#0x18]         ;857
0014ba  6127              STR      r7,[r4,#0x10]         ;857
0014bc  4a4f              LDR      r2,|L1.5628|
0014be  4653              MOV      r3,r10                ;857
0014c0  f5a24100          SUB      r1,r2,#0x8000         ;857
0014c4  484e              LDR      r0,|L1.5632|
0014c6  f7fffffe          BL       arm_fir_q15
0014ca  6126              STR      r6,[r4,#0x10]         ;857
0014cc  69a0              LDR      r0,[r4,#0x18]         ;857
0014ce  9901              LDR      r1,[sp,#4]            ;857
0014d0  f1c07080          RSB      r0,r0,#0x1000000      ;857
0014d4  9000              STR      r0,[sp,#0]            ;857
0014d6  1a41              SUBS     r1,r0,r1              ;857
0014d8  a050              ADR      r0,|L1.5660|
0014da  f7fffffe          BL       __2printf
0014de  f2af20f0          ADR      r0,|L1.4592|
0014e2  f7fffffe          BL       __2printf
0014e6  f6af30c4          ADR      r0,|L1.2340|
0014ea  f7fffffe          BL       __2printf
0014ee  a04c              ADR      r0,|L1.5664|
0014f0  f7fffffe          BL       __2printf
0014f4  a04b              ADR      r0,|L1.5668|
0014f6  f7fffffe          BL       __2printf
0014fa  4b46              LDR      r3,|L1.5652|
0014fc  4a46              LDR      r2,|L1.5656|
0014fe  2120              MOVS     r1,#0x20              ;863
001500  f1a3000c          SUB      r0,r3,#0xc            ;863
001504  f8cda000          STR      r10,[sp,#0]           ;863
001508  f7fffffe          BL       arm_fir_init_q15
00150c  f8c48018          STR      r8,[r4,#0x18]         ;864
001510  6127              STR      r7,[r4,#0x10]         ;864
001512  4a3a              LDR      r2,|L1.5628|
001514  2310              MOVS     r3,#0x10              ;864
001516  f5a24100          SUB      r1,r2,#0x8000         ;864
00151a  4839              LDR      r0,|L1.5632|
00151c  f7fffffe          BL       arm_fir_q15
001520  6126              STR      r6,[r4,#0x10]         ;864
001522  69a0              LDR      r0,[r4,#0x18]         ;864
001524  9901              LDR      r1,[sp,#4]            ;864
001526  f1c07080          RSB      r0,r0,#0x1000000      ;864
00152a  9000              STR      r0,[sp,#0]            ;864
00152c  1a41              SUBS     r1,r0,r1              ;864
00152e  a03b              ADR      r0,|L1.5660|
001530  f7fffffe          BL       __2printf
001534  f2af3048          ADR      r0,|L1.4592|
001538  f7fffffe          BL       __2printf
00153c  f8c48018          STR      r8,[r4,#0x18]         ;865
001540  6127              STR      r7,[r4,#0x10]         ;865
001542  4a2e              LDR      r2,|L1.5628|
001544  2320              MOVS     r3,#0x20              ;865
001546  f5a24100          SUB      r1,r2,#0x8000         ;865
00154a  482d              LDR      r0,|L1.5632|
00154c  f7fffffe          BL       arm_fir_q15
001550  6126              STR      r6,[r4,#0x10]         ;865
001552  69a0              LDR      r0,[r4,#0x18]         ;865
001554  9901              LDR      r1,[sp,#4]            ;865
001556  f1c07080          RSB      r0,r0,#0x1000000      ;865
00155a  9000              STR      r0,[sp,#0]            ;865
00155c  1a41              SUBS     r1,r0,r1              ;865
00155e  a02f              ADR      r0,|L1.5660|
001560  f7fffffe          BL       __2printf
001564  f2af3078          ADR      r0,|L1.4592|
001568  f7fffffe          BL       __2printf
00156c  f8c48018          STR      r8,[r4,#0x18]         ;866
001570  6127              STR      r7,[r4,#0x10]         ;866
001572  4a22              LDR      r2,|L1.5628|
001574  2340              MOVS     r3,#0x40              ;866
001576  f5a24100          SUB      r1,r2,#0x8000         ;866
00157a  4821              LDR      r0,|L1.5632|
00157c  f7fffffe          BL       arm_fir_q15
001580  6126              STR      r6,[r4,#0x10]         ;866
001582  69a0              LDR      r0,[r4,#0x18]         ;866
001584  9901              LDR      r1,[sp,#4]            ;866
001586  f1c07080          RSB      r0,r0,#0x1000000      ;866
00158a  9000              STR      r0,[sp,#0]            ;866
00158c  1a41              SUBS     r1,r0,r1              ;866
00158e  a023              ADR      r0,|L1.5660|
001590  f7fffffe          BL       __2printf
001594  f2af30a8          ADR      r0,|L1.4592|
001598  f7fffffe          BL       __2printf
00159c  f8c48018          STR      r8,[r4,#0x18]         ;867
0015a0  6127              STR      r7,[r4,#0x10]         ;867
0015a2  4a16              LDR      r2,|L1.5628|
0015a4  2380              MOVS     r3,#0x80              ;867
0015a6  f5a24100          SUB      r1,r2,#0x8000         ;867
0015aa  4815              LDR      r0,|L1.5632|
0015ac  f7fffffe          BL       arm_fir_q15
0015b0  6126              STR      r6,[r4,#0x10]         ;867
0015b2  69a0              LDR      r0,[r4,#0x18]         ;867
0015b4  9901              LDR      r1,[sp,#4]            ;867
0015b6  f1c07080          RSB      r0,r0,#0x1000000      ;867
0015ba  9000              STR      r0,[sp,#0]            ;867
0015bc  1a41              SUBS     r1,r0,r1              ;867
0015be  a017              ADR      r0,|L1.5660|
0015c0  f7fffffe          BL       __2printf
0015c4  f2af30d8          ADR      r0,|L1.4592|
0015c8  f7fffffe          BL       __2printf
0015cc  f8c48018          STR      r8,[r4,#0x18]         ;868
0015d0  6127              STR      r7,[r4,#0x10]         ;868
0015d2  4a0a              LDR      r2,|L1.5628|
0015d4  f44f7380          MOV      r3,#0x100             ;868
0015d8  f5a24100          SUB      r1,r2,#0x8000         ;868
0015dc  4808              LDR      r0,|L1.5632|
0015de  f7fffffe          BL       arm_fir_q15
0015e2  6126              STR      r6,[r4,#0x10]         ;868
0015e4  69a0              LDR      r0,[r4,#0x18]         ;868
0015e6  9901              LDR      r1,[sp,#4]            ;868
0015e8  f1c07080          RSB      r0,r0,#0x1000000      ;868
0015ec  9000              STR      r0,[sp,#0]            ;868
0015ee  1a41              SUBS     r1,r0,r1              ;868
0015f0  a00a              ADR      r0,|L1.5660|
0015f2  f7fffffe          BL       __2printf
0015f6  f2af4008          ADR      r0,|L1.4592|
0015fa  e01b              B        |L1.5684|
                  |L1.5628|
                          DCD      ||.bss||+0x8000
                  |L1.5632|
                          DCD      ||.bss||+0x10010
                  |L1.5636|
001604  4649522d          DCB      "FIR-q15_16tap,",0
001608  7131355f
00160c  31367461
001610  702c00  
001613  00                DCB      0
                  |L1.5652|
                          DCD      ||.bss||+0x1001c
                  |L1.5656|
                          DCD      ||.bss||+0x120a0
                  |L1.5660|
00161c  256900            DCB      "%i",0
00161f  00                DCB      0
                  |L1.5664|
001620  0d0a00            DCB      "\r\n",0
001623  00                DCB      0
                  |L1.5668|
001624  4649522d          DCB      "FIR-q15_32tap,",0
001628  7131355f
00162c  33327461
001630  702c00  
001633  00                DCB      0
                  |L1.5684|
001634  f7fffffe          BL       __2printf
001638  f8c48018          STR      r8,[r4,#0x18]         ;869
00163c  6127              STR      r7,[r4,#0x10]         ;869
00163e  4a55              LDR      r2,|L1.6036|
001640  f44f7300          MOV      r3,#0x200             ;869
001644  f5a24100          SUB      r1,r2,#0x8000         ;869
001648  4853              LDR      r0,|L1.6040|
00164a  f7fffffe          BL       arm_fir_q15
00164e  6126              STR      r6,[r4,#0x10]         ;869
001650  69a0              LDR      r0,[r4,#0x18]         ;869
001652  9901              LDR      r1,[sp,#4]            ;869
001654  f1c07080          RSB      r0,r0,#0x1000000      ;869
001658  9000              STR      r0,[sp,#0]            ;869
00165a  1a41              SUBS     r1,r0,r1              ;869
00165c  f2af0044          ADR      r0,|L1.5660|
001660  f7fffffe          BL       __2printf
001664  f2af4078          ADR      r0,|L1.4592|
001668  f7fffffe          BL       __2printf
00166c  f8c48018          STR      r8,[r4,#0x18]         ;870
001670  6127              STR      r7,[r4,#0x10]         ;870
001672  4a48              LDR      r2,|L1.6036|
001674  f44f6380          MOV      r3,#0x400             ;870
001678  f5a24100          SUB      r1,r2,#0x8000         ;870
00167c  4846              LDR      r0,|L1.6040|
00167e  f7fffffe          BL       arm_fir_q15
001682  6126              STR      r6,[r4,#0x10]         ;870
001684  69a0              LDR      r0,[r4,#0x18]         ;870
001686  9901              LDR      r1,[sp,#4]            ;870
001688  f1c07080          RSB      r0,r0,#0x1000000      ;870
00168c  9000              STR      r0,[sp,#0]            ;870
00168e  1a41              SUBS     r1,r0,r1              ;870
001690  f2af0078          ADR      r0,|L1.5660|
001694  f7fffffe          BL       __2printf
001698  f2af40ac          ADR      r0,|L1.4592|
00169c  f7fffffe          BL       __2printf
0016a0  f8c48018          STR      r8,[r4,#0x18]         ;871
0016a4  6127              STR      r7,[r4,#0x10]         ;871
0016a6  4a3b              LDR      r2,|L1.6036|
0016a8  4653              MOV      r3,r10                ;871
0016aa  f5a24100          SUB      r1,r2,#0x8000         ;871
0016ae  483a              LDR      r0,|L1.6040|
0016b0  f7fffffe          BL       arm_fir_q15
0016b4  6126              STR      r6,[r4,#0x10]         ;871
0016b6  69a0              LDR      r0,[r4,#0x18]         ;871
0016b8  9901              LDR      r1,[sp,#4]            ;871
0016ba  f1c07080          RSB      r0,r0,#0x1000000      ;871
0016be  9000              STR      r0,[sp,#0]            ;871
0016c0  1a41              SUBS     r1,r0,r1              ;871
0016c2  f2af00a8          ADR      r0,|L1.5660|
0016c6  f7fffffe          BL       __2printf
0016ca  f2af40dc          ADR      r0,|L1.4592|
0016ce  f7fffffe          BL       __2printf
0016d2  f6af50b0          ADR      r0,|L1.2340|
0016d6  f7fffffe          BL       __2printf
0016da  a030              ADR      r0,|L1.6044|
0016dc  f7fffffe          BL       __2printf
0016e0  4836              LDR      r0,|L1.6076|
0016e2  f7fffffe          BL       __2printf
0016e6  a036              ADR      r0,|L1.6080|
0016e8  f7fffffe          BL       __2printf
0016ec  f2af00d0          ADR      r0,|L1.5664|
0016f0  f7fffffe          BL       __2printf
0016f4  a03f              ADR      r0,|L1.6132|
0016f6  f7fffffe          BL       __2printf
0016fa  4841              LDR      r0,|L1.6144|
0016fc  f64371ff          MOV      r1,#0x3fff            ;990
001700  81c1              STRH     r1,[r0,#0xe]          ;990
001702  f64041cc          MOV      r1,#0xccc             ;991
001706  8201              STRH     r1,[r0,#0x10]         ;991
001708  1049              ASRS     r1,r1,#1              ;992
00170a  8241              STRH     r1,[r0,#0x12]         ;992
00170c  2101              MOVS     r1,#1                 ;993
00170e  f7fffffe          BL       arm_pid_init_q15
001712  bf00              NOP                            ;997
                  |L1.5908|
001714  f8c48018          STR      r8,[r4,#0x18]         ;997
001718  6127              STR      r7,[r4,#0x10]         ;997
00171a  4839              LDR      r0,|L1.6144|
00171c  f939c015          LDRSH    r12,[r9,r5,LSL #1]    ;997
001720  f9b01000          LDRSH    r1,[r0,#0]            ;997
001724  fb21f10c          SMUAD    r1,r1,r12             ;997
001728  f8d0a004          LDR      r10,[r0,#4]           ;997
00172c  6883              LDR      r3,[r0,#8]            ;997
00172e  17ca              ASRS     r2,r1,#31             ;997
001730  fbca12c3          SMLALD   r1,r2,r10,r3          ;997
001734  f9b0300c          LDRSH    r3,[r0,#0xc]          ;997
001738  03db              LSLS     r3,r3,#15             ;997
00173a  1859              ADDS     r1,r3,r1              ;997
00173c  eb4272e3          ADC      r2,r2,r3,ASR #31      ;997
001740  ea4f31d1          LSR      r1,r1,#15             ;997
001744  ea414142          ORR      r1,r1,r2,LSL #17      ;997
001748  f301010f          SSAT     r1,#16,r1             ;997
00174c  ee001a10          VMOV     s0,r1                 ;997
001750  8902              LDRH     r2,[r0,#8]            ;997
001752  8142              STRH     r2,[r0,#0xa]          ;997
001754  eeb80ac0          VCVT.F32.S32 s0,s0                 ;997
001758  f8a0c008          STRH     r12,[r0,#8]           ;997
00175c  8181              STRH     r1,[r0,#0xc]          ;997
00175e  ed8d0a00          VSTR     s0,[sp,#0]            ;997
001762  6126              STR      r6,[r4,#0x10]         ;997
001764  69a0              LDR      r0,[r4,#0x18]         ;997
001766  9901              LDR      r1,[sp,#4]            ;997
001768  f1c07080          RSB      r0,r0,#0x1000000      ;997
00176c  9000              STR      r0,[sp,#0]            ;997
00176e  eba00101          SUB      r1,r0,r1              ;997
001772  f2af1058          ADR      r0,|L1.5660|
001776  f7fffffe          BL       __2printf
00177a  f2af508c          ADR      r0,|L1.4592|
00177e  f7fffffe          BL       __2printf
001782  1c6d              ADDS     r5,r5,#1              ;997
001784  2d0f              CMP      r5,#0xf               ;997
001786  dbc5              BLT      |L1.5908|
001788  f2af106c          ADR      r0,|L1.5664|
00178c  f7fffffe          BL       __2printf
                  |L1.6032|
001790  e7fe              B        |L1.6032|
                          ENDP

001792  0000              DCW      0x0000
                  |L1.6036|
                          DCD      ||.bss||+0x8000
                  |L1.6040|
                          DCD      ||.bss||+0x10010
                  |L1.6044|
00179c  0d0a0d0a          DCB      "\r\n\r\n\r\nSample by Sample Tests",0
0017a0  0d0a5361
0017a4  6d706c65
0017a8  20627920
0017ac  53616d70
0017b0  6c652054
0017b4  65737473
0017b8  00      
0017b9  00                DCB      0
0017ba  00                DCB      0
0017bb  00                DCB      0
                  |L1.6076|
                          DCD      ||.conststring||
                  |L1.6080|
0017c0  0d0a4974          DCB      "\r\nIteration,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15\r\n"
0017c4  65726174
0017c8  696f6e2c
0017cc  302c312c
0017d0  322c332c
0017d4  342c352c
0017d8  362c372c
0017dc  382c392c
0017e0  31302c31
0017e4  312c3132
0017e8  2c31332c
0017ec  31342c31
0017f0  350d0a  
0017f3  00                DCB      0
                  |L1.6132|
0017f4  5049442d          DCB      "PID-q15,",0
0017f8  7131352c
0017fc  00      
0017fd  00                DCB      0
0017fe  00                DCB      0
0017ff  00                DCB      0
                  |L1.6144|
                          DCD      ||.bss||+0x120e0

                          AREA ||.bss||, DATA, NOINIT, ALIGN=2

                  InputData
                          %        32768
                  OutputData
                          %        32768
                  IIR_Inst
                          %        16
                  FIR_Inst
                          %        12
                  FIR_State
                          %        8324
                  FIR_Coef_q15
                          %        64
                  PID_Inst
                          %        36
                  FFT_Inst
                          %        24

                          AREA ||area_number.4||, DATA, NOINIT, ALIGN=3

                          EXPORTAS ||area_number.4||, ||.bss||
                  E_IIR
                          %        80

                          AREA ||area_number.5||, DATA, NOINIT, ALIGN=2

                          EXPORTAS ||area_number.5||, ||.bss||
                  E_IIRf
                          %        60

                          AREA ||area_number.6||, DATA, NOINIT, ALIGN=2

                          EXPORTAS ||area_number.6||, ||.bss||
                  G
                          %        16

                          AREA ||.conststring||, DATA, READONLY, MERGE=1, STRINGS, ALIGN=2

000000  0d0a2d2d          DCB      "\r\n---------------------------------------------------"
000004  2d2d2d2d
000008  2d2d2d2d
00000c  2d2d2d2d
000010  2d2d2d2d
000014  2d2d2d2d
000018  2d2d2d2d
00001c  2d2d2d2d
000020  2d2d2d2d
000024  2d2d2d2d
000028  2d2d2d2d
00002c  2d2d2d2d
000030  2d2d2d2d
000034  2d      
000035  2d2d2d2d          DCB      "------------\r\n",0
000039  2d2d2d2d
00003d  2d2d2d2d
000041  0d0a00  

                          AREA ||.data||, DATA, ALIGN=1

                  IIR_State_q15
000000  00000000          DCW      0x0000,0x0000
000004  00000000          DCW      0x0000,0x0000
                  IIR_Coef_q15
000008  0ccc1999          DCW      0x0ccc,0x1999
00000c  2666ccce          DCW      0x2666,0xccce
000010  ccce              DCW      0xccce

;*** Start embedded assembler ***

#line 1 "..\\..\\..\\..\\..\\..\\COMMON\\SRC\\TEST\\CM_TEST.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___9_CM_TEST_c_a9048fb2____REV16|
#line 129 "..\\..\\..\\chip_5411x\\inc\\core_cmInstr.h"
|__asm___9_CM_TEST_c_a9048fb2____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___9_CM_TEST_c_a9048fb2____REVSH|
#line 144
|__asm___9_CM_TEST_c_a9048fb2____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

                  __ARM_use_no_argv EQU 0
