// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        scale_reload,
        scale_8_reload,
        scale_16_reload,
        scale_24_reload,
        scale_32_reload,
        scale_40_reload,
        scale_48_reload,
        scale_56_reload,
        scale_1_reload,
        scale_9_reload,
        scale_17_reload,
        scale_25_reload,
        scale_33_reload,
        scale_41_reload,
        scale_49_reload,
        scale_57_reload,
        scale_2_reload,
        scale_10_reload,
        scale_18_reload,
        scale_26_reload,
        scale_34_reload,
        scale_42_reload,
        scale_50_reload,
        scale_58_reload,
        scale_3_reload,
        scale_11_reload,
        scale_19_reload,
        scale_27_reload,
        scale_35_reload,
        scale_43_reload,
        scale_51_reload,
        scale_59_reload,
        scale_4_reload,
        scale_12_reload,
        scale_20_reload,
        scale_28_reload,
        scale_36_reload,
        scale_44_reload,
        scale_52_reload,
        scale_60_reload,
        scale_5_reload,
        scale_13_reload,
        scale_21_reload,
        scale_29_reload,
        scale_37_reload,
        scale_45_reload,
        scale_53_reload,
        scale_61_reload,
        scale_6_reload,
        scale_14_reload,
        scale_22_reload,
        scale_30_reload,
        scale_38_reload,
        scale_46_reload,
        scale_54_reload,
        scale_62_reload,
        scale_7_reload,
        scale_15_reload,
        scale_23_reload,
        scale_31_reload,
        scale_39_reload,
        scale_47_reload,
        scale_55_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;
input  [23:0] scale_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln69_reg_2868;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
wire   [0:0] icmp_ln69_fu_1007_p2;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] select_ln70_fu_1043_p3;
reg   [5:0] select_ln70_reg_2872;
wire   [7:0] trunc_ln76_fu_1059_p1;
reg   [7:0] trunc_ln76_reg_2878;
reg   [7:0] trunc_ln76_reg_2878_pp0_iter1_reg;
wire   [2:0] lshr_ln1_fu_1063_p4;
reg   [2:0] lshr_ln1_reg_2890;
reg   [2:0] lshr_ln1_reg_2890_pp0_iter1_reg;
wire   [23:0] tmp_1_fu_1093_p19;
reg   [23:0] tmp_1_reg_2938;
reg   [4:0] tmp_9_reg_2943;
wire   [23:0] tmp_11_fu_1143_p19;
reg   [23:0] tmp_11_reg_2948;
reg   [3:0] tmp_19_reg_2953;
wire   [0:0] trunc_ln74_fu_1193_p1;
reg   [0:0] trunc_ln74_reg_2959;
reg   [0:0] trunc_ln74_reg_2959_pp0_iter1_reg;
wire   [23:0] tmp_21_fu_1197_p19;
reg   [23:0] tmp_21_reg_2965;
wire   [23:0] tmp_30_fu_1237_p19;
reg   [23:0] tmp_30_reg_2970;
wire   [1:0] trunc_ln74_1_fu_1277_p1;
reg   [1:0] trunc_ln74_1_reg_2975;
wire   [23:0] tmp_39_fu_1281_p19;
reg   [23:0] tmp_39_reg_2980;
wire   [23:0] tmp_49_fu_1321_p19;
reg   [23:0] tmp_49_reg_2985;
wire   [23:0] tmp_58_fu_1361_p19;
reg   [23:0] tmp_58_reg_2990;
wire   [23:0] tmp_67_fu_1401_p19;
reg   [23:0] tmp_67_reg_2995;
wire   [23:0] select_ln76_3_fu_1602_p3;
reg   [23:0] select_ln76_3_reg_3000;
wire    ap_block_pp0_stage1_11001;
wire   [23:0] select_ln76_7_fu_1761_p3;
reg   [23:0] select_ln76_7_reg_3005;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3010;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3015;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3020;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3025;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3030;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3035;
wire   [23:0] select_ln76_11_fu_1946_p3;
reg   [23:0] select_ln76_11_reg_3040;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [23:0] select_ln76_15_fu_2104_p3;
reg   [23:0] select_ln76_15_reg_3045;
reg   [0:0] tmp_47_reg_3050;
wire   [23:0] select_ln76_19_fu_2308_p3;
reg   [23:0] select_ln76_19_reg_3055;
wire    ap_block_pp0_stage3_11001;
wire   [23:0] select_ln76_23_fu_2466_p3;
reg   [23:0] select_ln76_23_reg_3060;
wire   [23:0] select_ln76_27_fu_2654_p3;
reg   [23:0] select_ln76_27_reg_3065;
wire   [23:0] select_ln76_31_fu_2812_p3;
reg   [23:0] select_ln76_31_reg_3070;
wire   [63:0] zext_ln76_9_fu_1081_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln76_8_fu_1778_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln76_10_fu_1791_p1;
wire   [63:0] zext_ln76_11_fu_2140_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln76_12_fu_2153_p1;
wire   [63:0] zext_ln76_13_fu_2483_p1;
wire   [63:0] zext_ln76_14_fu_2499_p1;
wire   [63:0] zext_ln76_15_fu_2829_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln76_16_fu_2842_p1;
reg   [6:0] jj_fu_288;
wire   [6:0] add_ln70_fu_2120_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jj_load;
reg   [8:0] i_fu_292;
wire   [8:0] select_ln69_fu_1051_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten_fu_296;
wire   [11:0] add_ln69_1_fu_1013_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    C_we1_local;
reg   [23:0] C_d1_local;
reg    C_ce1_local;
reg   [13:0] C_address1_local;
reg    C_we0_local;
reg   [23:0] C_d0_local;
reg    C_ce0_local;
reg   [13:0] C_address0_local;
reg  signed [23:0] grp_fu_861_p0;
wire  signed [47:0] sext_ln76_1_fu_1456_p1;
wire  signed [47:0] sext_ln76_5_fu_1800_p1;
wire  signed [47:0] sext_ln76_9_fu_2162_p1;
wire  signed [47:0] sext_ln76_13_fu_2508_p1;
reg  signed [23:0] grp_fu_861_p1;
wire  signed [47:0] sext_ln76_fu_1451_p1;
wire  signed [47:0] sext_ln76_4_fu_1796_p1;
wire  signed [47:0] sext_ln76_8_fu_2158_p1;
wire  signed [47:0] sext_ln76_12_fu_2504_p1;
reg  signed [23:0] grp_fu_865_p0;
wire  signed [47:0] sext_ln76_3_fu_1615_p1;
wire  signed [47:0] sext_ln76_7_fu_1958_p1;
wire  signed [47:0] sext_ln76_11_fu_2320_p1;
wire  signed [47:0] sext_ln76_15_fu_2666_p1;
reg  signed [23:0] grp_fu_865_p1;
wire  signed [47:0] sext_ln76_2_fu_1610_p1;
wire  signed [47:0] sext_ln76_6_fu_1954_p1;
wire  signed [47:0] sext_ln76_10_fu_2316_p1;
wire  signed [47:0] sext_ln76_14_fu_2662_p1;
wire   [47:0] grp_fu_861_p2;
wire   [6:0] grp_fu_895_p3;
wire   [7:0] grp_fu_909_p3;
wire   [47:0] grp_fu_865_p2;
wire   [6:0] grp_fu_955_p3;
wire   [7:0] grp_fu_969_p3;
wire   [0:0] tmp_fu_1035_p3;
wire   [5:0] trunc_ln69_fu_1025_p1;
wire   [8:0] add_ln69_fu_1029_p2;
wire   [10:0] tmp_s_fu_1073_p3;
wire   [23:0] tmp_1_fu_1093_p17;
wire   [23:0] tmp_11_fu_1143_p17;
wire   [23:0] tmp_21_fu_1197_p17;
wire   [23:0] tmp_30_fu_1237_p17;
wire   [23:0] tmp_39_fu_1281_p17;
wire   [23:0] tmp_49_fu_1321_p17;
wire   [23:0] tmp_58_fu_1361_p17;
wire   [23:0] tmp_67_fu_1401_p17;
wire   [0:0] grp_fu_887_p3;
wire   [23:0] grp_fu_877_p4;
wire   [23:0] zext_ln76_fu_1468_p1;
wire   [23:0] add_ln76_fu_1472_p2;
wire   [0:0] tmp_5_fu_1478_p3;
wire   [0:0] tmp_4_fu_1460_p3;
wire   [0:0] xor_ln76_fu_1486_p2;
wire   [0:0] and_ln76_fu_1492_p2;
wire   [0:0] grp_fu_917_p2;
wire   [0:0] grp_fu_923_p2;
wire   [0:0] tmp_6_fu_1498_p3;
wire   [0:0] grp_fu_903_p2;
wire   [0:0] xor_ln76_1_fu_1514_p2;
wire   [0:0] and_ln76_1_fu_1520_p2;
wire   [0:0] select_ln76_fu_1506_p3;
wire   [0:0] xor_ln76_2_fu_1540_p2;
wire   [0:0] grp_fu_869_p3;
wire   [0:0] or_ln76_fu_1546_p2;
wire   [0:0] xor_ln76_3_fu_1552_p2;
wire   [0:0] select_ln76_1_fu_1526_p3;
wire   [0:0] and_ln76_2_fu_1534_p2;
wire   [0:0] and_ln76_4_fu_1564_p2;
wire   [0:0] or_ln76_16_fu_1570_p2;
wire   [0:0] xor_ln76_4_fu_1576_p2;
wire   [0:0] and_ln76_3_fu_1558_p2;
wire   [0:0] and_ln76_5_fu_1582_p2;
wire   [0:0] or_ln76_1_fu_1596_p2;
wire   [23:0] select_ln76_2_fu_1588_p3;
wire   [0:0] grp_fu_947_p3;
wire   [23:0] grp_fu_937_p4;
wire   [23:0] zext_ln76_1_fu_1627_p1;
wire   [23:0] add_ln76_1_fu_1631_p2;
wire   [0:0] tmp_15_fu_1637_p3;
wire   [0:0] tmp_14_fu_1619_p3;
wire   [0:0] xor_ln76_5_fu_1645_p2;
wire   [0:0] and_ln76_6_fu_1651_p2;
wire   [0:0] grp_fu_977_p2;
wire   [0:0] grp_fu_983_p2;
wire   [0:0] tmp_16_fu_1657_p3;
wire   [0:0] grp_fu_963_p2;
wire   [0:0] xor_ln76_6_fu_1673_p2;
wire   [0:0] and_ln76_7_fu_1679_p2;
wire   [0:0] select_ln76_4_fu_1665_p3;
wire   [0:0] xor_ln76_7_fu_1699_p2;
wire   [0:0] grp_fu_929_p3;
wire   [0:0] or_ln76_2_fu_1705_p2;
wire   [0:0] xor_ln76_8_fu_1711_p2;
wire   [0:0] select_ln76_5_fu_1685_p3;
wire   [0:0] and_ln76_8_fu_1693_p2;
wire   [0:0] and_ln76_10_fu_1723_p2;
wire   [0:0] or_ln76_17_fu_1729_p2;
wire   [0:0] xor_ln76_9_fu_1735_p2;
wire   [0:0] and_ln76_9_fu_1717_p2;
wire   [0:0] and_ln76_11_fu_1741_p2;
wire   [0:0] or_ln76_3_fu_1755_p2;
wire   [23:0] select_ln76_6_fu_1747_p3;
wire   [13:0] add_ln76_8_fu_1772_p3;
wire   [13:0] tmp_10_fu_1783_p4;
wire   [23:0] zext_ln76_2_fu_1812_p1;
wire   [23:0] add_ln76_2_fu_1816_p2;
wire   [0:0] tmp_25_fu_1822_p3;
wire   [0:0] tmp_24_fu_1804_p3;
wire   [0:0] xor_ln76_10_fu_1830_p2;
wire   [0:0] and_ln76_12_fu_1836_p2;
wire   [0:0] tmp_26_fu_1842_p3;
wire   [0:0] xor_ln76_11_fu_1858_p2;
wire   [0:0] and_ln76_13_fu_1864_p2;
wire   [0:0] select_ln76_8_fu_1850_p3;
wire   [0:0] xor_ln76_12_fu_1884_p2;
wire   [0:0] or_ln76_4_fu_1890_p2;
wire   [0:0] xor_ln76_13_fu_1896_p2;
wire   [0:0] select_ln76_9_fu_1870_p3;
wire   [0:0] and_ln76_14_fu_1878_p2;
wire   [0:0] and_ln76_16_fu_1908_p2;
wire   [0:0] or_ln76_18_fu_1914_p2;
wire   [0:0] xor_ln76_14_fu_1920_p2;
wire   [0:0] and_ln76_15_fu_1902_p2;
wire   [0:0] and_ln76_17_fu_1926_p2;
wire   [0:0] or_ln76_5_fu_1940_p2;
wire   [23:0] select_ln76_10_fu_1932_p3;
wire   [23:0] zext_ln76_3_fu_1970_p1;
wire   [23:0] add_ln76_3_fu_1974_p2;
wire   [0:0] tmp_34_fu_1980_p3;
wire   [0:0] tmp_33_fu_1962_p3;
wire   [0:0] xor_ln76_15_fu_1988_p2;
wire   [0:0] and_ln76_18_fu_1994_p2;
wire   [0:0] tmp_35_fu_2000_p3;
wire   [0:0] xor_ln76_16_fu_2016_p2;
wire   [0:0] and_ln76_19_fu_2022_p2;
wire   [0:0] select_ln76_12_fu_2008_p3;
wire   [0:0] xor_ln76_17_fu_2042_p2;
wire   [0:0] or_ln76_6_fu_2048_p2;
wire   [0:0] xor_ln76_18_fu_2054_p2;
wire   [0:0] select_ln76_13_fu_2028_p3;
wire   [0:0] and_ln76_20_fu_2036_p2;
wire   [0:0] and_ln76_22_fu_2066_p2;
wire   [0:0] or_ln76_19_fu_2072_p2;
wire   [0:0] xor_ln76_19_fu_2078_p2;
wire   [0:0] and_ln76_21_fu_2060_p2;
wire   [0:0] and_ln76_23_fu_2084_p2;
wire   [0:0] or_ln76_7_fu_2098_p2;
wire   [23:0] select_ln76_14_fu_2090_p3;
wire   [6:0] zext_ln69_fu_1769_p1;
wire   [13:0] tmp_20_fu_2131_p5;
wire   [13:0] tmp_29_fu_2145_p4;
wire   [23:0] zext_ln76_4_fu_2174_p1;
wire   [23:0] add_ln76_4_fu_2178_p2;
wire   [0:0] tmp_43_fu_2184_p3;
wire   [0:0] tmp_42_fu_2166_p3;
wire   [0:0] xor_ln76_20_fu_2192_p2;
wire   [0:0] and_ln76_24_fu_2198_p2;
wire   [0:0] tmp_44_fu_2204_p3;
wire   [0:0] xor_ln76_21_fu_2220_p2;
wire   [0:0] and_ln76_25_fu_2226_p2;
wire   [0:0] select_ln76_16_fu_2212_p3;
wire   [0:0] xor_ln76_22_fu_2246_p2;
wire   [0:0] or_ln76_8_fu_2252_p2;
wire   [0:0] xor_ln76_23_fu_2258_p2;
wire   [0:0] select_ln76_17_fu_2232_p3;
wire   [0:0] and_ln76_26_fu_2240_p2;
wire   [0:0] and_ln76_28_fu_2270_p2;
wire   [0:0] or_ln76_20_fu_2276_p2;
wire   [0:0] xor_ln76_24_fu_2282_p2;
wire   [0:0] and_ln76_27_fu_2264_p2;
wire   [0:0] and_ln76_29_fu_2288_p2;
wire   [0:0] or_ln76_9_fu_2302_p2;
wire   [23:0] select_ln76_18_fu_2294_p3;
wire   [23:0] zext_ln76_5_fu_2332_p1;
wire   [23:0] add_ln76_5_fu_2336_p2;
wire   [0:0] tmp_53_fu_2342_p3;
wire   [0:0] tmp_52_fu_2324_p3;
wire   [0:0] xor_ln76_25_fu_2350_p2;
wire   [0:0] and_ln76_30_fu_2356_p2;
wire   [0:0] tmp_54_fu_2362_p3;
wire   [0:0] xor_ln76_26_fu_2378_p2;
wire   [0:0] and_ln76_31_fu_2384_p2;
wire   [0:0] select_ln76_20_fu_2370_p3;
wire   [0:0] xor_ln76_27_fu_2404_p2;
wire   [0:0] or_ln76_10_fu_2410_p2;
wire   [0:0] xor_ln76_28_fu_2416_p2;
wire   [0:0] select_ln76_21_fu_2390_p3;
wire   [0:0] and_ln76_32_fu_2398_p2;
wire   [0:0] and_ln76_34_fu_2428_p2;
wire   [0:0] or_ln76_21_fu_2434_p2;
wire   [0:0] xor_ln76_29_fu_2440_p2;
wire   [0:0] and_ln76_33_fu_2422_p2;
wire   [0:0] and_ln76_35_fu_2446_p2;
wire   [0:0] or_ln76_11_fu_2460_p2;
wire   [23:0] select_ln76_22_fu_2452_p3;
wire   [13:0] tmp_38_fu_2474_p5;
wire   [13:0] tmp_48_fu_2488_p6;
wire   [23:0] zext_ln76_6_fu_2520_p1;
wire   [23:0] add_ln76_6_fu_2524_p2;
wire   [0:0] tmp_62_fu_2530_p3;
wire   [0:0] tmp_61_fu_2512_p3;
wire   [0:0] xor_ln76_30_fu_2538_p2;
wire   [0:0] and_ln76_36_fu_2544_p2;
wire   [0:0] tmp_63_fu_2550_p3;
wire   [0:0] xor_ln76_31_fu_2566_p2;
wire   [0:0] and_ln76_37_fu_2572_p2;
wire   [0:0] select_ln76_24_fu_2558_p3;
wire   [0:0] xor_ln76_32_fu_2592_p2;
wire   [0:0] or_ln76_12_fu_2598_p2;
wire   [0:0] xor_ln76_33_fu_2604_p2;
wire   [0:0] select_ln76_25_fu_2578_p3;
wire   [0:0] and_ln76_38_fu_2586_p2;
wire   [0:0] and_ln76_40_fu_2616_p2;
wire   [0:0] or_ln76_22_fu_2622_p2;
wire   [0:0] xor_ln76_34_fu_2628_p2;
wire   [0:0] and_ln76_39_fu_2610_p2;
wire   [0:0] and_ln76_41_fu_2634_p2;
wire   [0:0] or_ln76_13_fu_2648_p2;
wire   [23:0] select_ln76_26_fu_2640_p3;
wire   [23:0] zext_ln76_7_fu_2678_p1;
wire   [23:0] add_ln76_7_fu_2682_p2;
wire   [0:0] tmp_71_fu_2688_p3;
wire   [0:0] tmp_70_fu_2670_p3;
wire   [0:0] xor_ln76_35_fu_2696_p2;
wire   [0:0] and_ln76_42_fu_2702_p2;
wire   [0:0] tmp_72_fu_2708_p3;
wire   [0:0] xor_ln76_36_fu_2724_p2;
wire   [0:0] and_ln76_43_fu_2730_p2;
wire   [0:0] select_ln76_28_fu_2716_p3;
wire   [0:0] xor_ln76_37_fu_2750_p2;
wire   [0:0] or_ln76_14_fu_2756_p2;
wire   [0:0] xor_ln76_38_fu_2762_p2;
wire   [0:0] select_ln76_29_fu_2736_p3;
wire   [0:0] and_ln76_44_fu_2744_p2;
wire   [0:0] and_ln76_46_fu_2774_p2;
wire   [0:0] or_ln76_23_fu_2780_p2;
wire   [0:0] xor_ln76_39_fu_2786_p2;
wire   [0:0] and_ln76_45_fu_2768_p2;
wire   [0:0] and_ln76_47_fu_2792_p2;
wire   [0:0] or_ln76_15_fu_2806_p2;
wire   [23:0] select_ln76_30_fu_2798_p3;
wire   [13:0] tmp_57_fu_2820_p5;
wire   [13:0] tmp_66_fu_2834_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_1_fu_1093_p1;
wire   [5:0] tmp_1_fu_1093_p3;
wire   [5:0] tmp_1_fu_1093_p5;
wire   [5:0] tmp_1_fu_1093_p7;
wire  signed [5:0] tmp_1_fu_1093_p9;
wire  signed [5:0] tmp_1_fu_1093_p11;
wire  signed [5:0] tmp_1_fu_1093_p13;
wire  signed [5:0] tmp_1_fu_1093_p15;
wire   [5:0] tmp_11_fu_1143_p1;
wire   [5:0] tmp_11_fu_1143_p3;
wire   [5:0] tmp_11_fu_1143_p5;
wire   [5:0] tmp_11_fu_1143_p7;
wire  signed [5:0] tmp_11_fu_1143_p9;
wire  signed [5:0] tmp_11_fu_1143_p11;
wire  signed [5:0] tmp_11_fu_1143_p13;
wire  signed [5:0] tmp_11_fu_1143_p15;
wire   [5:0] tmp_21_fu_1197_p1;
wire   [5:0] tmp_21_fu_1197_p3;
wire   [5:0] tmp_21_fu_1197_p5;
wire   [5:0] tmp_21_fu_1197_p7;
wire  signed [5:0] tmp_21_fu_1197_p9;
wire  signed [5:0] tmp_21_fu_1197_p11;
wire  signed [5:0] tmp_21_fu_1197_p13;
wire  signed [5:0] tmp_21_fu_1197_p15;
wire   [5:0] tmp_30_fu_1237_p1;
wire   [5:0] tmp_30_fu_1237_p3;
wire   [5:0] tmp_30_fu_1237_p5;
wire   [5:0] tmp_30_fu_1237_p7;
wire  signed [5:0] tmp_30_fu_1237_p9;
wire  signed [5:0] tmp_30_fu_1237_p11;
wire  signed [5:0] tmp_30_fu_1237_p13;
wire  signed [5:0] tmp_30_fu_1237_p15;
wire   [5:0] tmp_39_fu_1281_p1;
wire   [5:0] tmp_39_fu_1281_p3;
wire   [5:0] tmp_39_fu_1281_p5;
wire   [5:0] tmp_39_fu_1281_p7;
wire  signed [5:0] tmp_39_fu_1281_p9;
wire  signed [5:0] tmp_39_fu_1281_p11;
wire  signed [5:0] tmp_39_fu_1281_p13;
wire  signed [5:0] tmp_39_fu_1281_p15;
wire   [5:0] tmp_49_fu_1321_p1;
wire   [5:0] tmp_49_fu_1321_p3;
wire   [5:0] tmp_49_fu_1321_p5;
wire   [5:0] tmp_49_fu_1321_p7;
wire  signed [5:0] tmp_49_fu_1321_p9;
wire  signed [5:0] tmp_49_fu_1321_p11;
wire  signed [5:0] tmp_49_fu_1321_p13;
wire  signed [5:0] tmp_49_fu_1321_p15;
wire   [5:0] tmp_58_fu_1361_p1;
wire   [5:0] tmp_58_fu_1361_p3;
wire   [5:0] tmp_58_fu_1361_p5;
wire   [5:0] tmp_58_fu_1361_p7;
wire  signed [5:0] tmp_58_fu_1361_p9;
wire  signed [5:0] tmp_58_fu_1361_p11;
wire  signed [5:0] tmp_58_fu_1361_p13;
wire  signed [5:0] tmp_58_fu_1361_p15;
wire   [5:0] tmp_67_fu_1401_p1;
wire   [5:0] tmp_67_fu_1401_p3;
wire   [5:0] tmp_67_fu_1401_p5;
wire   [5:0] tmp_67_fu_1401_p7;
wire  signed [5:0] tmp_67_fu_1401_p9;
wire  signed [5:0] tmp_67_fu_1401_p11;
wire  signed [5:0] tmp_67_fu_1401_p13;
wire  signed [5:0] tmp_67_fu_1401_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 jj_fu_288 = 7'd0;
#0 i_fu_292 = 9'd0;
#0 indvar_flatten_fu_296 = 12'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U244(
    .din0(grp_fu_861_p0),
    .din1(grp_fu_861_p1),
    .dout(grp_fu_861_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U245(
    .din0(grp_fu_865_p0),
    .din1(grp_fu_865_p1),
    .dout(grp_fu_865_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U246(
    .din0(scale_reload),
    .din1(scale_8_reload),
    .din2(scale_16_reload),
    .din3(scale_24_reload),
    .din4(scale_32_reload),
    .din5(scale_40_reload),
    .din6(scale_48_reload),
    .din7(scale_56_reload),
    .def(tmp_1_fu_1093_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_1_fu_1093_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U247(
    .din0(scale_1_reload),
    .din1(scale_9_reload),
    .din2(scale_17_reload),
    .din3(scale_25_reload),
    .din4(scale_33_reload),
    .din5(scale_41_reload),
    .din6(scale_49_reload),
    .din7(scale_57_reload),
    .def(tmp_11_fu_1143_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_11_fu_1143_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U248(
    .din0(scale_2_reload),
    .din1(scale_10_reload),
    .din2(scale_18_reload),
    .din3(scale_26_reload),
    .din4(scale_34_reload),
    .din5(scale_42_reload),
    .din6(scale_50_reload),
    .din7(scale_58_reload),
    .def(tmp_21_fu_1197_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_21_fu_1197_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U249(
    .din0(scale_3_reload),
    .din1(scale_11_reload),
    .din2(scale_19_reload),
    .din3(scale_27_reload),
    .din4(scale_35_reload),
    .din5(scale_43_reload),
    .din6(scale_51_reload),
    .din7(scale_59_reload),
    .def(tmp_30_fu_1237_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_30_fu_1237_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U250(
    .din0(scale_4_reload),
    .din1(scale_12_reload),
    .din2(scale_20_reload),
    .din3(scale_28_reload),
    .din4(scale_36_reload),
    .din5(scale_44_reload),
    .din6(scale_52_reload),
    .din7(scale_60_reload),
    .def(tmp_39_fu_1281_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_39_fu_1281_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U251(
    .din0(scale_5_reload),
    .din1(scale_13_reload),
    .din2(scale_21_reload),
    .din3(scale_29_reload),
    .din4(scale_37_reload),
    .din5(scale_45_reload),
    .din6(scale_53_reload),
    .din7(scale_61_reload),
    .def(tmp_49_fu_1321_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_49_fu_1321_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U252(
    .din0(scale_6_reload),
    .din1(scale_14_reload),
    .din2(scale_22_reload),
    .din3(scale_30_reload),
    .din4(scale_38_reload),
    .din5(scale_46_reload),
    .din6(scale_54_reload),
    .din7(scale_62_reload),
    .def(tmp_58_fu_1361_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_58_fu_1361_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U253(
    .din0(scale_7_reload),
    .din1(scale_15_reload),
    .din2(scale_23_reload),
    .din3(scale_31_reload),
    .din4(scale_39_reload),
    .din5(scale_47_reload),
    .din6(scale_55_reload),
    .din7(scale_63_reload),
    .def(tmp_67_fu_1401_p17),
    .sel(select_ln70_fu_1043_p3),
    .dout(tmp_67_fu_1401_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln69_fu_1007_p2 == 1'd0))) begin
            i_fu_292 <= select_ln69_fu_1051_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_292 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln69_fu_1007_p2 == 1'd0))) begin
            indvar_flatten_fu_296 <= add_ln69_1_fu_1013_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_296 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        jj_fu_288 <= 7'd0;
    end else if (((icmp_ln69_reg_2868 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        jj_fu_288 <= add_ln70_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln69_reg_2868 <= icmp_ln69_fu_1007_p2;
        lshr_ln1_reg_2890 <= {{select_ln70_fu_1043_p3[5:3]}};
        lshr_ln1_reg_2890_pp0_iter1_reg <= lshr_ln1_reg_2890;
        select_ln70_reg_2872 <= select_ln70_fu_1043_p3;
        select_ln76_27_reg_3065 <= select_ln76_27_fu_2654_p3;
        select_ln76_31_reg_3070 <= select_ln76_31_fu_2812_p3;
        tmp_11_reg_2948 <= tmp_11_fu_1143_p19;
        tmp_19_reg_2953 <= {{select_ln70_fu_1043_p3[5:2]}};
        tmp_1_reg_2938 <= tmp_1_fu_1093_p19;
        tmp_21_reg_2965 <= tmp_21_fu_1197_p19;
        tmp_30_reg_2970 <= tmp_30_fu_1237_p19;
        tmp_39_reg_2980 <= tmp_39_fu_1281_p19;
        tmp_49_reg_2985 <= tmp_49_fu_1321_p19;
        tmp_58_reg_2990 <= tmp_58_fu_1361_p19;
        tmp_67_reg_2995 <= tmp_67_fu_1401_p19;
        tmp_9_reg_2943 <= {{select_ln70_fu_1043_p3[5:1]}};
        trunc_ln74_1_reg_2975 <= trunc_ln74_1_fu_1277_p1;
        trunc_ln74_reg_2959 <= trunc_ln74_fu_1193_p1;
        trunc_ln74_reg_2959_pp0_iter1_reg <= trunc_ln74_reg_2959;
        trunc_ln76_reg_2878 <= trunc_ln76_fu_1059_p1;
        trunc_ln76_reg_2878_pp0_iter1_reg <= trunc_ln76_reg_2878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln76_11_reg_3040 <= select_ln76_11_fu_1946_p3;
        select_ln76_15_reg_3045 <= select_ln76_15_fu_2104_p3;
        tmp_47_reg_3050 <= zext_ln69_fu_1769_p1[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln76_19_reg_3055 <= select_ln76_19_fu_2308_p3;
        select_ln76_23_reg_3060 <= select_ln76_23_fu_2466_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln76_3_reg_3000 <= select_ln76_3_fu_1602_p3;
        select_ln76_7_reg_3005 <= select_ln76_7_fu_1761_p3;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3030 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3025 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3020 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3015 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3010 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3035 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address0_local = zext_ln76_16_fu_2842_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address0_local = zext_ln76_14_fu_2499_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address0_local = zext_ln76_12_fu_2153_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address0_local = zext_ln76_10_fu_1791_p1;
    end else begin
        C_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address1_local = zext_ln76_15_fu_2829_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address1_local = zext_ln76_13_fu_2483_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address1_local = zext_ln76_11_fu_2140_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address1_local = zext_ln76_8_fu_1778_p1;
    end else begin
        C_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce1_local = 1'b1;
    end else begin
        C_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d0_local = select_ln76_31_reg_3070;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d0_local = select_ln76_23_reg_3060;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d0_local = select_ln76_15_reg_3045;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d0_local = select_ln76_7_reg_3005;
    end else begin
        C_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d1_local = select_ln76_27_reg_3065;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d1_local = select_ln76_19_reg_3055;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d1_local = select_ln76_11_reg_3040;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d1_local = select_ln76_3_reg_3000;
    end else begin
        C_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln69_reg_2868 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln69_reg_2868 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln69_reg_2868 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln69_reg_2868 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we1_local = 1'b1;
    end else begin
        C_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln69_reg_2868 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_292;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_296;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_jj_load = 7'd0;
    end else begin
        ap_sig_allocacmp_jj_load = jj_fu_288;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_861_p0 = sext_ln76_13_fu_2508_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_861_p0 = sext_ln76_9_fu_2162_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_861_p0 = sext_ln76_5_fu_1800_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_861_p0 = sext_ln76_1_fu_1456_p1;
    end else begin
        grp_fu_861_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_861_p1 = sext_ln76_12_fu_2504_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_861_p1 = sext_ln76_8_fu_2158_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_861_p1 = sext_ln76_4_fu_1796_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_861_p1 = sext_ln76_fu_1451_p1;
    end else begin
        grp_fu_861_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_865_p0 = sext_ln76_15_fu_2666_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_865_p0 = sext_ln76_11_fu_2320_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_865_p0 = sext_ln76_7_fu_1958_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_865_p0 = sext_ln76_3_fu_1615_p1;
    end else begin
        grp_fu_865_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_865_p1 = sext_ln76_14_fu_2662_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_865_p1 = sext_ln76_10_fu_2316_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_865_p1 = sext_ln76_6_fu_1954_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_865_p1 = sext_ln76_2_fu_1610_p1;
    end else begin
        grp_fu_865_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = C_address0_local;

assign C_address1 = C_address1_local;

assign C_ce0 = C_ce0_local;

assign C_ce1 = C_ce1_local;

assign C_d0 = C_d0_local;

assign C_d1 = C_d1_local;

assign C_we0 = C_we0_local;

assign C_we1 = C_we1_local;

assign add_ln69_1_fu_1013_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln69_fu_1029_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln70_fu_2120_p2 = (zext_ln69_fu_1769_p1 + 7'd8);

assign add_ln76_1_fu_1631_p2 = (grp_fu_937_p4 + zext_ln76_1_fu_1627_p1);

assign add_ln76_2_fu_1816_p2 = (grp_fu_877_p4 + zext_ln76_2_fu_1812_p1);

assign add_ln76_3_fu_1974_p2 = (grp_fu_937_p4 + zext_ln76_3_fu_1970_p1);

assign add_ln76_4_fu_2178_p2 = (grp_fu_877_p4 + zext_ln76_4_fu_2174_p1);

assign add_ln76_5_fu_2336_p2 = (grp_fu_937_p4 + zext_ln76_5_fu_2332_p1);

assign add_ln76_6_fu_2524_p2 = (grp_fu_877_p4 + zext_ln76_6_fu_2520_p1);

assign add_ln76_7_fu_2682_p2 = (grp_fu_937_p4 + zext_ln76_7_fu_2678_p1);

assign add_ln76_8_fu_1772_p3 = {{trunc_ln76_reg_2878}, {select_ln70_reg_2872}};

assign add_ln76_fu_1472_p2 = (grp_fu_877_p4 + zext_ln76_fu_1468_p1);

assign and_ln76_10_fu_1723_p2 = (tmp_15_fu_1637_p3 & select_ln76_5_fu_1685_p3);

assign and_ln76_11_fu_1741_p2 = (xor_ln76_9_fu_1735_p2 & grp_fu_929_p3);

assign and_ln76_12_fu_1836_p2 = (xor_ln76_10_fu_1830_p2 & tmp_24_fu_1804_p3);

assign and_ln76_13_fu_1864_p2 = (xor_ln76_11_fu_1858_p2 & grp_fu_903_p2);

assign and_ln76_14_fu_1878_p2 = (grp_fu_917_p2 & and_ln76_12_fu_1836_p2);

assign and_ln76_15_fu_1902_p2 = (xor_ln76_13_fu_1896_p2 & or_ln76_4_fu_1890_p2);

assign and_ln76_16_fu_1908_p2 = (tmp_25_fu_1822_p3 & select_ln76_9_fu_1870_p3);

assign and_ln76_17_fu_1926_p2 = (xor_ln76_14_fu_1920_p2 & grp_fu_869_p3);

assign and_ln76_18_fu_1994_p2 = (xor_ln76_15_fu_1988_p2 & tmp_33_fu_1962_p3);

assign and_ln76_19_fu_2022_p2 = (xor_ln76_16_fu_2016_p2 & grp_fu_963_p2);

assign and_ln76_1_fu_1520_p2 = (xor_ln76_1_fu_1514_p2 & grp_fu_903_p2);

assign and_ln76_20_fu_2036_p2 = (grp_fu_977_p2 & and_ln76_18_fu_1994_p2);

assign and_ln76_21_fu_2060_p2 = (xor_ln76_18_fu_2054_p2 & or_ln76_6_fu_2048_p2);

assign and_ln76_22_fu_2066_p2 = (tmp_34_fu_1980_p3 & select_ln76_13_fu_2028_p3);

assign and_ln76_23_fu_2084_p2 = (xor_ln76_19_fu_2078_p2 & grp_fu_929_p3);

assign and_ln76_24_fu_2198_p2 = (xor_ln76_20_fu_2192_p2 & tmp_42_fu_2166_p3);

assign and_ln76_25_fu_2226_p2 = (xor_ln76_21_fu_2220_p2 & grp_fu_903_p2);

assign and_ln76_26_fu_2240_p2 = (grp_fu_917_p2 & and_ln76_24_fu_2198_p2);

assign and_ln76_27_fu_2264_p2 = (xor_ln76_23_fu_2258_p2 & or_ln76_8_fu_2252_p2);

assign and_ln76_28_fu_2270_p2 = (tmp_43_fu_2184_p3 & select_ln76_17_fu_2232_p3);

assign and_ln76_29_fu_2288_p2 = (xor_ln76_24_fu_2282_p2 & grp_fu_869_p3);

assign and_ln76_2_fu_1534_p2 = (grp_fu_917_p2 & and_ln76_fu_1492_p2);

assign and_ln76_30_fu_2356_p2 = (xor_ln76_25_fu_2350_p2 & tmp_52_fu_2324_p3);

assign and_ln76_31_fu_2384_p2 = (xor_ln76_26_fu_2378_p2 & grp_fu_963_p2);

assign and_ln76_32_fu_2398_p2 = (grp_fu_977_p2 & and_ln76_30_fu_2356_p2);

assign and_ln76_33_fu_2422_p2 = (xor_ln76_28_fu_2416_p2 & or_ln76_10_fu_2410_p2);

assign and_ln76_34_fu_2428_p2 = (tmp_53_fu_2342_p3 & select_ln76_21_fu_2390_p3);

assign and_ln76_35_fu_2446_p2 = (xor_ln76_29_fu_2440_p2 & grp_fu_929_p3);

assign and_ln76_36_fu_2544_p2 = (xor_ln76_30_fu_2538_p2 & tmp_61_fu_2512_p3);

assign and_ln76_37_fu_2572_p2 = (xor_ln76_31_fu_2566_p2 & grp_fu_903_p2);

assign and_ln76_38_fu_2586_p2 = (grp_fu_917_p2 & and_ln76_36_fu_2544_p2);

assign and_ln76_39_fu_2610_p2 = (xor_ln76_33_fu_2604_p2 & or_ln76_12_fu_2598_p2);

assign and_ln76_3_fu_1558_p2 = (xor_ln76_3_fu_1552_p2 & or_ln76_fu_1546_p2);

assign and_ln76_40_fu_2616_p2 = (tmp_62_fu_2530_p3 & select_ln76_25_fu_2578_p3);

assign and_ln76_41_fu_2634_p2 = (xor_ln76_34_fu_2628_p2 & grp_fu_869_p3);

assign and_ln76_42_fu_2702_p2 = (xor_ln76_35_fu_2696_p2 & tmp_70_fu_2670_p3);

assign and_ln76_43_fu_2730_p2 = (xor_ln76_36_fu_2724_p2 & grp_fu_963_p2);

assign and_ln76_44_fu_2744_p2 = (grp_fu_977_p2 & and_ln76_42_fu_2702_p2);

assign and_ln76_45_fu_2768_p2 = (xor_ln76_38_fu_2762_p2 & or_ln76_14_fu_2756_p2);

assign and_ln76_46_fu_2774_p2 = (tmp_71_fu_2688_p3 & select_ln76_29_fu_2736_p3);

assign and_ln76_47_fu_2792_p2 = (xor_ln76_39_fu_2786_p2 & grp_fu_929_p3);

assign and_ln76_4_fu_1564_p2 = (tmp_5_fu_1478_p3 & select_ln76_1_fu_1526_p3);

assign and_ln76_5_fu_1582_p2 = (xor_ln76_4_fu_1576_p2 & grp_fu_869_p3);

assign and_ln76_6_fu_1651_p2 = (xor_ln76_5_fu_1645_p2 & tmp_14_fu_1619_p3);

assign and_ln76_7_fu_1679_p2 = (xor_ln76_6_fu_1673_p2 & grp_fu_963_p2);

assign and_ln76_8_fu_1693_p2 = (grp_fu_977_p2 & and_ln76_6_fu_1651_p2);

assign and_ln76_9_fu_1717_p2 = (xor_ln76_8_fu_1711_p2 & or_ln76_2_fu_1705_p2);

assign and_ln76_fu_1492_p2 = (xor_ln76_fu_1486_p2 & tmp_4_fu_1460_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign grp_fu_869_p3 = grp_fu_861_p2[32'd47];

assign grp_fu_877_p4 = {{grp_fu_861_p2[39:16]}};

assign grp_fu_887_p3 = grp_fu_861_p2[32'd15];

assign grp_fu_895_p3 = {{grp_fu_861_p2[47:41]}};

assign grp_fu_903_p2 = ((grp_fu_895_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_909_p3 = {{grp_fu_861_p2[47:40]}};

assign grp_fu_917_p2 = ((grp_fu_909_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_923_p2 = ((grp_fu_909_p3 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_929_p3 = grp_fu_865_p2[32'd47];

assign grp_fu_937_p4 = {{grp_fu_865_p2[39:16]}};

assign grp_fu_947_p3 = grp_fu_865_p2[32'd15];

assign grp_fu_955_p3 = {{grp_fu_865_p2[47:41]}};

assign grp_fu_963_p2 = ((grp_fu_955_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_969_p3 = {{grp_fu_865_p2[47:40]}};

assign grp_fu_977_p2 = ((grp_fu_969_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_983_p2 = ((grp_fu_969_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1007_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd2048) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1063_p4 = {{select_ln70_fu_1043_p3[5:3]}};

assign or_ln76_10_fu_2410_p2 = (xor_ln76_27_fu_2404_p2 | tmp_53_fu_2342_p3);

assign or_ln76_11_fu_2460_p2 = (and_ln76_35_fu_2446_p2 | and_ln76_33_fu_2422_p2);

assign or_ln76_12_fu_2598_p2 = (xor_ln76_32_fu_2592_p2 | tmp_62_fu_2530_p3);

assign or_ln76_13_fu_2648_p2 = (and_ln76_41_fu_2634_p2 | and_ln76_39_fu_2610_p2);

assign or_ln76_14_fu_2756_p2 = (xor_ln76_37_fu_2750_p2 | tmp_71_fu_2688_p3);

assign or_ln76_15_fu_2806_p2 = (and_ln76_47_fu_2792_p2 | and_ln76_45_fu_2768_p2);

assign or_ln76_16_fu_1570_p2 = (and_ln76_4_fu_1564_p2 | and_ln76_2_fu_1534_p2);

assign or_ln76_17_fu_1729_p2 = (and_ln76_8_fu_1693_p2 | and_ln76_10_fu_1723_p2);

assign or_ln76_18_fu_1914_p2 = (and_ln76_16_fu_1908_p2 | and_ln76_14_fu_1878_p2);

assign or_ln76_19_fu_2072_p2 = (and_ln76_22_fu_2066_p2 | and_ln76_20_fu_2036_p2);

assign or_ln76_1_fu_1596_p2 = (and_ln76_5_fu_1582_p2 | and_ln76_3_fu_1558_p2);

assign or_ln76_20_fu_2276_p2 = (and_ln76_28_fu_2270_p2 | and_ln76_26_fu_2240_p2);

assign or_ln76_21_fu_2434_p2 = (and_ln76_34_fu_2428_p2 | and_ln76_32_fu_2398_p2);

assign or_ln76_22_fu_2622_p2 = (and_ln76_40_fu_2616_p2 | and_ln76_38_fu_2586_p2);

assign or_ln76_23_fu_2780_p2 = (and_ln76_46_fu_2774_p2 | and_ln76_44_fu_2744_p2);

assign or_ln76_2_fu_1705_p2 = (xor_ln76_7_fu_1699_p2 | tmp_15_fu_1637_p3);

assign or_ln76_3_fu_1755_p2 = (and_ln76_9_fu_1717_p2 | and_ln76_11_fu_1741_p2);

assign or_ln76_4_fu_1890_p2 = (xor_ln76_12_fu_1884_p2 | tmp_25_fu_1822_p3);

assign or_ln76_5_fu_1940_p2 = (and_ln76_17_fu_1926_p2 | and_ln76_15_fu_1902_p2);

assign or_ln76_6_fu_2048_p2 = (xor_ln76_17_fu_2042_p2 | tmp_34_fu_1980_p3);

assign or_ln76_7_fu_2098_p2 = (and_ln76_23_fu_2084_p2 | and_ln76_21_fu_2060_p2);

assign or_ln76_8_fu_2252_p2 = (xor_ln76_22_fu_2246_p2 | tmp_43_fu_2184_p3);

assign or_ln76_9_fu_2302_p2 = (and_ln76_29_fu_2288_p2 | and_ln76_27_fu_2264_p2);

assign or_ln76_fu_1546_p2 = (xor_ln76_2_fu_1540_p2 | tmp_5_fu_1478_p3);

assign select_ln69_fu_1051_p3 = ((tmp_fu_1035_p3[0:0] == 1'b1) ? add_ln69_fu_1029_p2 : ap_sig_allocacmp_i_load);

assign select_ln70_fu_1043_p3 = ((tmp_fu_1035_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln69_fu_1025_p1);

assign select_ln76_10_fu_1932_p3 = ((and_ln76_15_fu_1902_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_11_fu_1946_p3 = ((or_ln76_5_fu_1940_p2[0:0] == 1'b1) ? select_ln76_10_fu_1932_p3 : add_ln76_2_fu_1816_p2);

assign select_ln76_12_fu_2008_p3 = ((and_ln76_18_fu_1994_p2[0:0] == 1'b1) ? grp_fu_977_p2 : grp_fu_983_p2);

assign select_ln76_13_fu_2028_p3 = ((and_ln76_18_fu_1994_p2[0:0] == 1'b1) ? and_ln76_19_fu_2022_p2 : grp_fu_977_p2);

assign select_ln76_14_fu_2090_p3 = ((and_ln76_21_fu_2060_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_15_fu_2104_p3 = ((or_ln76_7_fu_2098_p2[0:0] == 1'b1) ? select_ln76_14_fu_2090_p3 : add_ln76_3_fu_1974_p2);

assign select_ln76_16_fu_2212_p3 = ((and_ln76_24_fu_2198_p2[0:0] == 1'b1) ? grp_fu_917_p2 : grp_fu_923_p2);

assign select_ln76_17_fu_2232_p3 = ((and_ln76_24_fu_2198_p2[0:0] == 1'b1) ? and_ln76_25_fu_2226_p2 : grp_fu_917_p2);

assign select_ln76_18_fu_2294_p3 = ((and_ln76_27_fu_2264_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_19_fu_2308_p3 = ((or_ln76_9_fu_2302_p2[0:0] == 1'b1) ? select_ln76_18_fu_2294_p3 : add_ln76_4_fu_2178_p2);

assign select_ln76_1_fu_1526_p3 = ((and_ln76_fu_1492_p2[0:0] == 1'b1) ? and_ln76_1_fu_1520_p2 : grp_fu_917_p2);

assign select_ln76_20_fu_2370_p3 = ((and_ln76_30_fu_2356_p2[0:0] == 1'b1) ? grp_fu_977_p2 : grp_fu_983_p2);

assign select_ln76_21_fu_2390_p3 = ((and_ln76_30_fu_2356_p2[0:0] == 1'b1) ? and_ln76_31_fu_2384_p2 : grp_fu_977_p2);

assign select_ln76_22_fu_2452_p3 = ((and_ln76_33_fu_2422_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_23_fu_2466_p3 = ((or_ln76_11_fu_2460_p2[0:0] == 1'b1) ? select_ln76_22_fu_2452_p3 : add_ln76_5_fu_2336_p2);

assign select_ln76_24_fu_2558_p3 = ((and_ln76_36_fu_2544_p2[0:0] == 1'b1) ? grp_fu_917_p2 : grp_fu_923_p2);

assign select_ln76_25_fu_2578_p3 = ((and_ln76_36_fu_2544_p2[0:0] == 1'b1) ? and_ln76_37_fu_2572_p2 : grp_fu_917_p2);

assign select_ln76_26_fu_2640_p3 = ((and_ln76_39_fu_2610_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_27_fu_2654_p3 = ((or_ln76_13_fu_2648_p2[0:0] == 1'b1) ? select_ln76_26_fu_2640_p3 : add_ln76_6_fu_2524_p2);

assign select_ln76_28_fu_2716_p3 = ((and_ln76_42_fu_2702_p2[0:0] == 1'b1) ? grp_fu_977_p2 : grp_fu_983_p2);

assign select_ln76_29_fu_2736_p3 = ((and_ln76_42_fu_2702_p2[0:0] == 1'b1) ? and_ln76_43_fu_2730_p2 : grp_fu_977_p2);

assign select_ln76_2_fu_1588_p3 = ((and_ln76_3_fu_1558_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_30_fu_2798_p3 = ((and_ln76_45_fu_2768_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_31_fu_2812_p3 = ((or_ln76_15_fu_2806_p2[0:0] == 1'b1) ? select_ln76_30_fu_2798_p3 : add_ln76_7_fu_2682_p2);

assign select_ln76_3_fu_1602_p3 = ((or_ln76_1_fu_1596_p2[0:0] == 1'b1) ? select_ln76_2_fu_1588_p3 : add_ln76_fu_1472_p2);

assign select_ln76_4_fu_1665_p3 = ((and_ln76_6_fu_1651_p2[0:0] == 1'b1) ? grp_fu_977_p2 : grp_fu_983_p2);

assign select_ln76_5_fu_1685_p3 = ((and_ln76_6_fu_1651_p2[0:0] == 1'b1) ? and_ln76_7_fu_1679_p2 : grp_fu_977_p2);

assign select_ln76_6_fu_1747_p3 = ((and_ln76_9_fu_1717_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln76_7_fu_1761_p3 = ((or_ln76_3_fu_1755_p2[0:0] == 1'b1) ? select_ln76_6_fu_1747_p3 : add_ln76_1_fu_1631_p2);

assign select_ln76_8_fu_1850_p3 = ((and_ln76_12_fu_1836_p2[0:0] == 1'b1) ? grp_fu_917_p2 : grp_fu_923_p2);

assign select_ln76_9_fu_1870_p3 = ((and_ln76_12_fu_1836_p2[0:0] == 1'b1) ? and_ln76_13_fu_1864_p2 : grp_fu_917_p2);

assign select_ln76_fu_1506_p3 = ((and_ln76_fu_1492_p2[0:0] == 1'b1) ? grp_fu_917_p2 : grp_fu_923_p2);

assign sext_ln76_10_fu_2316_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_3025);

assign sext_ln76_11_fu_2320_p1 = $signed(tmp_49_reg_2985);

assign sext_ln76_12_fu_2504_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_3030);

assign sext_ln76_13_fu_2508_p1 = $signed(tmp_58_reg_2990);

assign sext_ln76_14_fu_2662_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_3035);

assign sext_ln76_15_fu_2666_p1 = $signed(tmp_67_reg_2995);

assign sext_ln76_1_fu_1456_p1 = $signed(tmp_1_reg_2938);

assign sext_ln76_2_fu_1610_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0);

assign sext_ln76_3_fu_1615_p1 = $signed(tmp_11_reg_2948);

assign sext_ln76_4_fu_1796_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_3010);

assign sext_ln76_5_fu_1800_p1 = $signed(tmp_21_reg_2965);

assign sext_ln76_6_fu_1954_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_3015);

assign sext_ln76_7_fu_1958_p1 = $signed(tmp_30_reg_2970);

assign sext_ln76_8_fu_2158_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_3020);

assign sext_ln76_9_fu_2162_p1 = $signed(tmp_39_reg_2980);

assign sext_ln76_fu_1451_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0);

assign tmp_10_fu_1783_p4 = {{{trunc_ln76_reg_2878}, {tmp_9_reg_2943}}, {1'd1}};

assign tmp_11_fu_1143_p17 = 'bx;

assign tmp_14_fu_1619_p3 = grp_fu_865_p2[32'd39];

assign tmp_15_fu_1637_p3 = add_ln76_1_fu_1631_p2[32'd23];

assign tmp_16_fu_1657_p3 = grp_fu_865_p2[32'd40];

assign tmp_1_fu_1093_p17 = 'bx;

assign tmp_20_fu_2131_p5 = {{{{trunc_ln76_reg_2878}, {tmp_19_reg_2953}}, {1'd1}}, {trunc_ln74_reg_2959}};

assign tmp_21_fu_1197_p17 = 'bx;

assign tmp_24_fu_1804_p3 = grp_fu_861_p2[32'd39];

assign tmp_25_fu_1822_p3 = add_ln76_2_fu_1816_p2[32'd23];

assign tmp_26_fu_1842_p3 = grp_fu_861_p2[32'd40];

assign tmp_29_fu_2145_p4 = {{{trunc_ln76_reg_2878}, {tmp_19_reg_2953}}, {2'd3}};

assign tmp_30_fu_1237_p17 = 'bx;

assign tmp_33_fu_1962_p3 = grp_fu_865_p2[32'd39];

assign tmp_34_fu_1980_p3 = add_ln76_3_fu_1974_p2[32'd23];

assign tmp_35_fu_2000_p3 = grp_fu_865_p2[32'd40];

assign tmp_38_fu_2474_p5 = {{{{trunc_ln76_reg_2878}, {lshr_ln1_reg_2890}}, {1'd1}}, {trunc_ln74_1_reg_2975}};

assign tmp_39_fu_1281_p17 = 'bx;

assign tmp_42_fu_2166_p3 = grp_fu_861_p2[32'd39];

assign tmp_43_fu_2184_p3 = add_ln76_4_fu_2178_p2[32'd23];

assign tmp_44_fu_2204_p3 = grp_fu_861_p2[32'd40];

assign tmp_48_fu_2488_p6 = {{{{{trunc_ln76_reg_2878}, {lshr_ln1_reg_2890}}, {1'd1}}, {tmp_47_reg_3050}}, {1'd1}};

assign tmp_49_fu_1321_p17 = 'bx;

assign tmp_4_fu_1460_p3 = grp_fu_861_p2[32'd39];

assign tmp_52_fu_2324_p3 = grp_fu_865_p2[32'd39];

assign tmp_53_fu_2342_p3 = add_ln76_5_fu_2336_p2[32'd23];

assign tmp_54_fu_2362_p3 = grp_fu_865_p2[32'd40];

assign tmp_57_fu_2820_p5 = {{{{trunc_ln76_reg_2878_pp0_iter1_reg}, {lshr_ln1_reg_2890_pp0_iter1_reg}}, {2'd3}}, {trunc_ln74_reg_2959_pp0_iter1_reg}};

assign tmp_58_fu_1361_p17 = 'bx;

assign tmp_5_fu_1478_p3 = add_ln76_fu_1472_p2[32'd23];

assign tmp_61_fu_2512_p3 = grp_fu_861_p2[32'd39];

assign tmp_62_fu_2530_p3 = add_ln76_6_fu_2524_p2[32'd23];

assign tmp_63_fu_2550_p3 = grp_fu_861_p2[32'd40];

assign tmp_66_fu_2834_p4 = {{{trunc_ln76_reg_2878_pp0_iter1_reg}, {lshr_ln1_reg_2890_pp0_iter1_reg}}, {3'd7}};

assign tmp_67_fu_1401_p17 = 'bx;

assign tmp_6_fu_1498_p3 = grp_fu_861_p2[32'd40];

assign tmp_70_fu_2670_p3 = grp_fu_865_p2[32'd39];

assign tmp_71_fu_2688_p3 = add_ln76_7_fu_2682_p2[32'd23];

assign tmp_72_fu_2708_p3 = grp_fu_865_p2[32'd40];

assign tmp_fu_1035_p3 = ap_sig_allocacmp_jj_load[32'd6];

assign tmp_s_fu_1073_p3 = {{trunc_ln76_fu_1059_p1}, {lshr_ln1_fu_1063_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln76_9_fu_1081_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln69_fu_1025_p1 = ap_sig_allocacmp_jj_load[5:0];

assign trunc_ln74_1_fu_1277_p1 = select_ln70_fu_1043_p3[1:0];

assign trunc_ln74_fu_1193_p1 = select_ln70_fu_1043_p3[0:0];

assign trunc_ln76_fu_1059_p1 = select_ln69_fu_1051_p3[7:0];

assign xor_ln76_10_fu_1830_p2 = (tmp_25_fu_1822_p3 ^ 1'd1);

assign xor_ln76_11_fu_1858_p2 = (tmp_26_fu_1842_p3 ^ 1'd1);

assign xor_ln76_12_fu_1884_p2 = (select_ln76_8_fu_1850_p3 ^ 1'd1);

assign xor_ln76_13_fu_1896_p2 = (grp_fu_869_p3 ^ 1'd1);

assign xor_ln76_14_fu_1920_p2 = (or_ln76_18_fu_1914_p2 ^ 1'd1);

assign xor_ln76_15_fu_1988_p2 = (tmp_34_fu_1980_p3 ^ 1'd1);

assign xor_ln76_16_fu_2016_p2 = (tmp_35_fu_2000_p3 ^ 1'd1);

assign xor_ln76_17_fu_2042_p2 = (select_ln76_12_fu_2008_p3 ^ 1'd1);

assign xor_ln76_18_fu_2054_p2 = (grp_fu_929_p3 ^ 1'd1);

assign xor_ln76_19_fu_2078_p2 = (or_ln76_19_fu_2072_p2 ^ 1'd1);

assign xor_ln76_1_fu_1514_p2 = (tmp_6_fu_1498_p3 ^ 1'd1);

assign xor_ln76_20_fu_2192_p2 = (tmp_43_fu_2184_p3 ^ 1'd1);

assign xor_ln76_21_fu_2220_p2 = (tmp_44_fu_2204_p3 ^ 1'd1);

assign xor_ln76_22_fu_2246_p2 = (select_ln76_16_fu_2212_p3 ^ 1'd1);

assign xor_ln76_23_fu_2258_p2 = (grp_fu_869_p3 ^ 1'd1);

assign xor_ln76_24_fu_2282_p2 = (or_ln76_20_fu_2276_p2 ^ 1'd1);

assign xor_ln76_25_fu_2350_p2 = (tmp_53_fu_2342_p3 ^ 1'd1);

assign xor_ln76_26_fu_2378_p2 = (tmp_54_fu_2362_p3 ^ 1'd1);

assign xor_ln76_27_fu_2404_p2 = (select_ln76_20_fu_2370_p3 ^ 1'd1);

assign xor_ln76_28_fu_2416_p2 = (grp_fu_929_p3 ^ 1'd1);

assign xor_ln76_29_fu_2440_p2 = (or_ln76_21_fu_2434_p2 ^ 1'd1);

assign xor_ln76_2_fu_1540_p2 = (select_ln76_fu_1506_p3 ^ 1'd1);

assign xor_ln76_30_fu_2538_p2 = (tmp_62_fu_2530_p3 ^ 1'd1);

assign xor_ln76_31_fu_2566_p2 = (tmp_63_fu_2550_p3 ^ 1'd1);

assign xor_ln76_32_fu_2592_p2 = (select_ln76_24_fu_2558_p3 ^ 1'd1);

assign xor_ln76_33_fu_2604_p2 = (grp_fu_869_p3 ^ 1'd1);

assign xor_ln76_34_fu_2628_p2 = (or_ln76_22_fu_2622_p2 ^ 1'd1);

assign xor_ln76_35_fu_2696_p2 = (tmp_71_fu_2688_p3 ^ 1'd1);

assign xor_ln76_36_fu_2724_p2 = (tmp_72_fu_2708_p3 ^ 1'd1);

assign xor_ln76_37_fu_2750_p2 = (select_ln76_28_fu_2716_p3 ^ 1'd1);

assign xor_ln76_38_fu_2762_p2 = (grp_fu_929_p3 ^ 1'd1);

assign xor_ln76_39_fu_2786_p2 = (or_ln76_23_fu_2780_p2 ^ 1'd1);

assign xor_ln76_3_fu_1552_p2 = (grp_fu_869_p3 ^ 1'd1);

assign xor_ln76_4_fu_1576_p2 = (or_ln76_16_fu_1570_p2 ^ 1'd1);

assign xor_ln76_5_fu_1645_p2 = (tmp_15_fu_1637_p3 ^ 1'd1);

assign xor_ln76_6_fu_1673_p2 = (tmp_16_fu_1657_p3 ^ 1'd1);

assign xor_ln76_7_fu_1699_p2 = (select_ln76_4_fu_1665_p3 ^ 1'd1);

assign xor_ln76_8_fu_1711_p2 = (grp_fu_929_p3 ^ 1'd1);

assign xor_ln76_9_fu_1735_p2 = (or_ln76_17_fu_1729_p2 ^ 1'd1);

assign xor_ln76_fu_1486_p2 = (tmp_5_fu_1478_p3 ^ 1'd1);

assign zext_ln69_fu_1769_p1 = select_ln70_reg_2872;

assign zext_ln76_10_fu_1791_p1 = tmp_10_fu_1783_p4;

assign zext_ln76_11_fu_2140_p1 = tmp_20_fu_2131_p5;

assign zext_ln76_12_fu_2153_p1 = tmp_29_fu_2145_p4;

assign zext_ln76_13_fu_2483_p1 = tmp_38_fu_2474_p5;

assign zext_ln76_14_fu_2499_p1 = tmp_48_fu_2488_p6;

assign zext_ln76_15_fu_2829_p1 = tmp_57_fu_2820_p5;

assign zext_ln76_16_fu_2842_p1 = tmp_66_fu_2834_p4;

assign zext_ln76_1_fu_1627_p1 = grp_fu_947_p3;

assign zext_ln76_2_fu_1812_p1 = grp_fu_887_p3;

assign zext_ln76_3_fu_1970_p1 = grp_fu_947_p3;

assign zext_ln76_4_fu_2174_p1 = grp_fu_887_p3;

assign zext_ln76_5_fu_2332_p1 = grp_fu_947_p3;

assign zext_ln76_6_fu_2520_p1 = grp_fu_887_p3;

assign zext_ln76_7_fu_2678_p1 = grp_fu_947_p3;

assign zext_ln76_8_fu_1778_p1 = add_ln76_8_fu_1772_p3;

assign zext_ln76_9_fu_1081_p1 = tmp_s_fu_1073_p3;

assign zext_ln76_fu_1468_p1 = grp_fu_887_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_7_VITIS_LOOP_70_8
