`timescale 1ps / 1ps
module module_0 (
    output logic id_1,
    output id_2,
    output [id_1 : id_2] id_3,
    input id_4,
    output logic [id_3 : id_1] id_5
);
  id_6 id_7 (
      .id_1(id_5),
      .id_2(id_3),
      .id_5(id_4),
      .id_5(""),
      .id_4(id_5),
      .id_1(id_2)
  );
endmodule
