/* Generated by Yosys 0.9+2406 (git sha1 347dd01, gcc 8.3.1 -fPIC -Os) */

module fpga_3x3(pReset, prog_clk, set, reset, clk, gfpga_pad_iopad_pad, ccff_head, ccff_tail);
  wire \cbx_1__0_.bottom_grid_pin_0_ ;
  wire \cbx_1__0_.bottom_grid_pin_10_ ;
  wire \cbx_1__0_.bottom_grid_pin_12_ ;
  wire \cbx_1__0_.bottom_grid_pin_14_ ;
  wire \cbx_1__0_.bottom_grid_pin_2_ ;
  wire \cbx_1__0_.bottom_grid_pin_4_ ;
  wire \cbx_1__0_.bottom_grid_pin_6_ ;
  wire \cbx_1__0_.bottom_grid_pin_8_ ;
  wire \cbx_1__0_.ccff_head ;
  wire \cbx_1__0_.ccff_tail ;
  wire \cbx_1__0_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_2.ccff_tail ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_3.ccff_tail ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_4.ccff_tail ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_5.ccff_tail ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_6.ccff_tail ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cbx_1__1_.ccff_head ;
  wire \cbx_1__1_.ccff_tail ;
  wire \cbx_1__1_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_1__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__1_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__1_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__1_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__2_.ccff_head ;
  wire \cbx_1__2_.ccff_tail ;
  wire \cbx_1__2_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_1__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__2_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__2_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__2_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.ccff_head ;
  wire \cbx_1__3_.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_3.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_4.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_5.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_6.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_7.ccff_tail ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_1__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_1__3_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_1__3_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_1__3_.mux_bottom_ipin_0.out ;
  wire \cbx_1__3_.mux_bottom_ipin_1.out ;
  wire \cbx_1__3_.mux_bottom_ipin_2.out ;
  wire \cbx_1__3_.mux_bottom_ipin_3.out ;
  wire \cbx_1__3_.mux_bottom_ipin_4.out ;
  wire \cbx_1__3_.mux_bottom_ipin_5.out ;
  wire \cbx_1__3_.mux_bottom_ipin_6.out ;
  wire \cbx_1__3_.mux_bottom_ipin_7.out ;
  wire \cbx_2__0_.bottom_grid_pin_0_ ;
  wire \cbx_2__0_.bottom_grid_pin_10_ ;
  wire \cbx_2__0_.bottom_grid_pin_12_ ;
  wire \cbx_2__0_.bottom_grid_pin_14_ ;
  wire \cbx_2__0_.bottom_grid_pin_2_ ;
  wire \cbx_2__0_.bottom_grid_pin_4_ ;
  wire \cbx_2__0_.bottom_grid_pin_6_ ;
  wire \cbx_2__0_.bottom_grid_pin_8_ ;
  wire \cbx_2__0_.ccff_head ;
  wire \cbx_2__0_.ccff_tail ;
  wire \cbx_2__0_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_2.ccff_tail ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_3.ccff_tail ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_4.ccff_tail ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_5.ccff_tail ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_6.ccff_tail ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cbx_2__1_.ccff_head ;
  wire \cbx_2__1_.ccff_tail ;
  wire \cbx_2__1_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_2__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__1_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__1_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__1_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__2_.ccff_head ;
  wire \cbx_2__2_.ccff_tail ;
  wire \cbx_2__2_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_2__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__2_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__2_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__2_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.ccff_head ;
  wire \cbx_2__3_.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_3.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_4.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_5.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_6.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_7.ccff_tail ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_2__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_2__3_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_2__3_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_2__3_.mux_bottom_ipin_0.out ;
  wire \cbx_2__3_.mux_bottom_ipin_1.out ;
  wire \cbx_2__3_.mux_bottom_ipin_2.out ;
  wire \cbx_2__3_.mux_bottom_ipin_3.out ;
  wire \cbx_2__3_.mux_bottom_ipin_4.out ;
  wire \cbx_2__3_.mux_bottom_ipin_5.out ;
  wire \cbx_2__3_.mux_bottom_ipin_6.out ;
  wire \cbx_2__3_.mux_bottom_ipin_7.out ;
  wire \cbx_3__0_.bottom_grid_pin_0_ ;
  wire \cbx_3__0_.bottom_grid_pin_10_ ;
  wire \cbx_3__0_.bottom_grid_pin_12_ ;
  wire \cbx_3__0_.bottom_grid_pin_14_ ;
  wire \cbx_3__0_.bottom_grid_pin_2_ ;
  wire \cbx_3__0_.bottom_grid_pin_4_ ;
  wire \cbx_3__0_.bottom_grid_pin_6_ ;
  wire \cbx_3__0_.bottom_grid_pin_8_ ;
  wire \cbx_3__0_.ccff_head ;
  wire \cbx_3__0_.ccff_tail ;
  wire \cbx_3__0_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_2.ccff_tail ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_3.ccff_tail ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_4.ccff_tail ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_5.ccff_tail ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_6.ccff_tail ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cbx_3__1_.ccff_head ;
  wire \cbx_3__1_.ccff_tail ;
  wire \cbx_3__1_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_3__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__1_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__1_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__1_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__2_.ccff_head ;
  wire \cbx_3__2_.ccff_tail ;
  wire \cbx_3__2_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_3__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__2_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__2_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__2_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.ccff_head ;
  wire \cbx_3__3_.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_0.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_1.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_2.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_3.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_4.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_5.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_6.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_7.ccff_tail ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_0.ccff_tail ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_1.ccff_tail ;
  wire \cbx_3__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_top_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ;
  wire \cbx_3__3_.mem_top_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cbx_3__3_.mem_top_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cbx_3__3_.mux_bottom_ipin_0.out ;
  wire \cbx_3__3_.mux_bottom_ipin_1.out ;
  wire \cbx_3__3_.mux_bottom_ipin_2.out ;
  wire \cbx_3__3_.mux_bottom_ipin_3.out ;
  wire \cbx_3__3_.mux_bottom_ipin_4.out ;
  wire \cbx_3__3_.mux_bottom_ipin_5.out ;
  wire \cbx_3__3_.mux_bottom_ipin_6.out ;
  wire \cbx_3__3_.mux_bottom_ipin_7.out ;
  wire \cby_0__1_.ccff_head ;
  wire \cby_0__1_.ccff_tail ;
  wire \cby_0__1_.left_grid_pin_0_ ;
  wire \cby_0__1_.left_grid_pin_10_ ;
  wire \cby_0__1_.left_grid_pin_12_ ;
  wire \cby_0__1_.left_grid_pin_14_ ;
  wire \cby_0__1_.left_grid_pin_2_ ;
  wire \cby_0__1_.left_grid_pin_4_ ;
  wire \cby_0__1_.left_grid_pin_6_ ;
  wire \cby_0__1_.left_grid_pin_8_ ;
  wire \cby_0__1_.mem_left_ipin_0.ccff_tail ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_left_ipin_1.ccff_tail ;
  wire \cby_0__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_0.ccff_tail ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_right_ipin_1.ccff_tail ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_right_ipin_2.ccff_tail ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_right_ipin_3.ccff_tail ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_right_ipin_4.ccff_tail ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_right_ipin_5.ccff_tail ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_right_ipin_6.ccff_tail ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_0_.Q ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_1_.Q ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_2_.Q ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_3_.Q ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_4_.Q ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cby_0__1_.mem_right_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.ccff_head ;
  wire \cby_0__2_.ccff_tail ;
  wire \cby_0__2_.left_grid_pin_0_ ;
  wire \cby_0__2_.left_grid_pin_10_ ;
  wire \cby_0__2_.left_grid_pin_12_ ;
  wire \cby_0__2_.left_grid_pin_14_ ;
  wire \cby_0__2_.left_grid_pin_2_ ;
  wire \cby_0__2_.left_grid_pin_4_ ;
  wire \cby_0__2_.left_grid_pin_6_ ;
  wire \cby_0__2_.left_grid_pin_8_ ;
  wire \cby_0__2_.mem_left_ipin_0.ccff_tail ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_left_ipin_1.ccff_tail ;
  wire \cby_0__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_0.ccff_tail ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_right_ipin_1.ccff_tail ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_right_ipin_2.ccff_tail ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_right_ipin_3.ccff_tail ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_right_ipin_4.ccff_tail ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_right_ipin_5.ccff_tail ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_right_ipin_6.ccff_tail ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_0_.Q ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_1_.Q ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_2_.Q ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_3_.Q ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_4_.Q ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cby_0__2_.mem_right_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.ccff_head ;
  wire \cby_0__3_.ccff_tail ;
  wire \cby_0__3_.left_grid_pin_0_ ;
  wire \cby_0__3_.left_grid_pin_10_ ;
  wire \cby_0__3_.left_grid_pin_12_ ;
  wire \cby_0__3_.left_grid_pin_14_ ;
  wire \cby_0__3_.left_grid_pin_2_ ;
  wire \cby_0__3_.left_grid_pin_4_ ;
  wire \cby_0__3_.left_grid_pin_6_ ;
  wire \cby_0__3_.left_grid_pin_8_ ;
  wire \cby_0__3_.mem_left_ipin_0.ccff_tail ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_left_ipin_1.ccff_tail ;
  wire \cby_0__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_0.ccff_tail ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_right_ipin_1.ccff_tail ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_right_ipin_2.ccff_tail ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_right_ipin_3.ccff_tail ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_right_ipin_4.ccff_tail ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_right_ipin_5.ccff_tail ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_right_ipin_6.ccff_tail ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_0_.Q ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_1_.Q ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_2_.Q ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_3_.Q ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_4_.Q ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cby_0__3_.mem_right_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cby_1__1_.ccff_tail ;
  wire \cby_1__1_.mem_left_ipin_0.ccff_tail ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_1__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_1__1_.mem_left_ipin_1.ccff_tail ;
  wire \cby_1__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_1__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_1__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_1__1_.mem_right_ipin_0.ccff_tail ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_1__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_1__1_.mem_right_ipin_1.ccff_tail ;
  wire \cby_1__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_1__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_1__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_1__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_1__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_1__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_1__2_.ccff_tail ;
  wire \cby_1__2_.mem_left_ipin_0.ccff_tail ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_1__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_1__2_.mem_left_ipin_1.ccff_tail ;
  wire \cby_1__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_1__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_1__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_1__2_.mem_right_ipin_0.ccff_tail ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_1__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_1__2_.mem_right_ipin_1.ccff_tail ;
  wire \cby_1__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_1__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_1__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_1__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_1__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_1__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_1__3_.ccff_tail ;
  wire \cby_1__3_.mem_left_ipin_0.ccff_tail ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_1__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_1__3_.mem_left_ipin_1.ccff_tail ;
  wire \cby_1__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_1__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_1__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_1__3_.mem_right_ipin_0.ccff_tail ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_1__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_1__3_.mem_right_ipin_1.ccff_tail ;
  wire \cby_1__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_1__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_1__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_1__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_1__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_1__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_2__1_.ccff_tail ;
  wire \cby_2__1_.mem_left_ipin_0.ccff_tail ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_2__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_2__1_.mem_left_ipin_1.ccff_tail ;
  wire \cby_2__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_2__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_2__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_2__1_.mem_right_ipin_0.ccff_tail ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_2__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_2__1_.mem_right_ipin_1.ccff_tail ;
  wire \cby_2__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_2__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_2__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_2__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_2__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_2__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_2__2_.ccff_tail ;
  wire \cby_2__2_.mem_left_ipin_0.ccff_tail ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_2__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_2__2_.mem_left_ipin_1.ccff_tail ;
  wire \cby_2__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_2__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_2__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_2__2_.mem_right_ipin_0.ccff_tail ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_2__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_2__2_.mem_right_ipin_1.ccff_tail ;
  wire \cby_2__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_2__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_2__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_2__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_2__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_2__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_2__3_.ccff_tail ;
  wire \cby_2__3_.mem_left_ipin_0.ccff_tail ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_2__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_2__3_.mem_left_ipin_1.ccff_tail ;
  wire \cby_2__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_2__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_2__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_2__3_.mem_right_ipin_0.ccff_tail ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_2__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_2__3_.mem_right_ipin_1.ccff_tail ;
  wire \cby_2__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_2__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_2__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_2__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_2__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_2__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_0.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_left_ipin_1.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_left_ipin_2.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_left_ipin_3.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_left_ipin_4.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_left_ipin_5.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_left_ipin_6.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_left_ipin_7.ccff_tail ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_left_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_right_ipin_0.ccff_tail ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_3__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_3__1_.mem_right_ipin_1.ccff_tail ;
  wire \cby_3__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_3__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_3__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_3__1_.mux_left_ipin_0.out ;
  wire \cby_3__1_.mux_left_ipin_1.out ;
  wire \cby_3__1_.mux_left_ipin_2.out ;
  wire \cby_3__1_.mux_left_ipin_3.out ;
  wire \cby_3__1_.mux_left_ipin_4.out ;
  wire \cby_3__1_.mux_left_ipin_5.out ;
  wire \cby_3__1_.mux_left_ipin_6.out ;
  wire \cby_3__1_.mux_left_ipin_7.out ;
  wire \cby_3__2_.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_0.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_left_ipin_1.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_left_ipin_2.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_left_ipin_3.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_left_ipin_4.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_left_ipin_5.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_left_ipin_6.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_left_ipin_7.ccff_tail ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_left_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_right_ipin_0.ccff_tail ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_3__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_3__2_.mem_right_ipin_1.ccff_tail ;
  wire \cby_3__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_3__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_3__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_3__2_.mux_left_ipin_0.out ;
  wire \cby_3__2_.mux_left_ipin_1.out ;
  wire \cby_3__2_.mux_left_ipin_2.out ;
  wire \cby_3__2_.mux_left_ipin_3.out ;
  wire \cby_3__2_.mux_left_ipin_4.out ;
  wire \cby_3__2_.mux_left_ipin_5.out ;
  wire \cby_3__2_.mux_left_ipin_6.out ;
  wire \cby_3__2_.mux_left_ipin_7.out ;
  wire \cby_3__3_.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_0.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_left_ipin_1.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_1.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_left_ipin_2.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_2.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_left_ipin_3.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_3.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_left_ipin_4.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_4.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_left_ipin_5.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_5.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_left_ipin_6.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_6.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_left_ipin_7.ccff_tail ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_left_ipin_7.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_right_ipin_0.ccff_tail ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ;
  wire \cby_3__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ;
  wire \cby_3__3_.mem_right_ipin_1.ccff_tail ;
  wire \cby_3__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ;
  wire \cby_3__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ;
  wire \cby_3__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ;
  wire \cby_3__3_.mux_left_ipin_0.out ;
  wire \cby_3__3_.mux_left_ipin_1.out ;
  wire \cby_3__3_.mux_left_ipin_2.out ;
  wire \cby_3__3_.mux_left_ipin_3.out ;
  wire \cby_3__3_.mux_left_ipin_4.out ;
  wire \cby_3__3_.mux_left_ipin_5.out ;
  wire \cby_3__3_.mux_left_ipin_6.out ;
  wire \cby_3__3_.mux_left_ipin_7.out ;
  input ccff_head;
  output ccff_tail;
  input clk;
  inout [0:95] gfpga_pad_iopad_pad;
  wire \grid_clb_1_1.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  wire \grid_io_bottom_1_0.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_1_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_2_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_bottom_3_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_left_0_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_right_4_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_1_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_2_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__0.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__1.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__2.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__3.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__4.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__5.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__6.ccff_tail ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  wire \grid_io_top_3_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ;
  input pReset;
  input prog_clk;
  input reset;
  wire \sb_0__0_.mem_right_track_0.ccff_head ;
  wire \sb_0__0_.mem_right_track_0.ccff_tail ;
  wire \sb_0__0_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_10.ccff_head ;
  wire \sb_0__0_.mem_right_track_10.ccff_tail ;
  wire \sb_0__0_.mem_right_track_10.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_10.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_10.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_12.ccff_tail ;
  wire \sb_0__0_.mem_right_track_12.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_12.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_12.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_14.ccff_tail ;
  wire \sb_0__0_.mem_right_track_14.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_2.ccff_tail ;
  wire \sb_0__0_.mem_right_track_2.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_4.ccff_tail ;
  wire \sb_0__0_.mem_right_track_4.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_4.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_4.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_6.ccff_tail ;
  wire \sb_0__0_.mem_right_track_6.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_6.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_6.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_0.ccff_tail ;
  wire \sb_0__0_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_10.ccff_head ;
  wire \sb_0__0_.mem_top_track_10.ccff_tail ;
  wire \sb_0__0_.mem_top_track_10.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_10.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_10.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_12.ccff_tail ;
  wire \sb_0__0_.mem_top_track_12.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_12.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_12.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_14.ccff_tail ;
  wire \sb_0__0_.mem_top_track_14.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_2.ccff_tail ;
  wire \sb_0__0_.mem_top_track_2.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_4.ccff_tail ;
  wire \sb_0__0_.mem_top_track_4.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_4.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_4.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_6.ccff_tail ;
  wire \sb_0__0_.mem_top_track_6.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_6.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_6.sc_dff_compact_1_.Qb ;
  wire \sb_0__0_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_0__0_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_0__0_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_bottom_track_1.ccff_head ;
  wire \sb_0__1_.mem_bottom_track_1.ccff_tail ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_0__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_0__1_.mem_bottom_track_17.ccff_head ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_0__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_0__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_0__1_.mem_right_track_10.ccff_head ;
  wire \sb_0__1_.mem_right_track_10.ccff_tail ;
  wire \sb_0__1_.mem_right_track_10.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_right_track_10.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_right_track_10.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_right_track_12.ccff_tail ;
  wire \sb_0__1_.mem_right_track_12.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_right_track_12.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_right_track_12.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_right_track_14.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_right_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_right_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_right_track_2.ccff_head ;
  wire \sb_0__1_.mem_right_track_2.ccff_tail ;
  wire \sb_0__1_.mem_right_track_2.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_right_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_right_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_right_track_4.ccff_tail ;
  wire \sb_0__1_.mem_right_track_4.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_right_track_4.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_right_track_4.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_right_track_6.ccff_tail ;
  wire \sb_0__1_.mem_right_track_6.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_right_track_6.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_right_track_6.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_top_track_0.ccff_tail ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_0__1_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_0__1_.mem_top_track_16.ccff_head ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_0__1_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_0__1_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_0__2_.ccff_head ;
  wire \sb_0__2_.mem_bottom_track_1.ccff_head ;
  wire \sb_0__2_.mem_bottom_track_1.ccff_tail ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_0__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_0__2_.mem_bottom_track_17.ccff_head ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_0__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_0__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_0__2_.mem_right_track_10.ccff_head ;
  wire \sb_0__2_.mem_right_track_10.ccff_tail ;
  wire \sb_0__2_.mem_right_track_10.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_right_track_10.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_right_track_10.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_right_track_12.ccff_tail ;
  wire \sb_0__2_.mem_right_track_12.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_right_track_12.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_right_track_12.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_right_track_14.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_right_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_right_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_right_track_2.ccff_head ;
  wire \sb_0__2_.mem_right_track_2.ccff_tail ;
  wire \sb_0__2_.mem_right_track_2.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_right_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_right_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_right_track_4.ccff_tail ;
  wire \sb_0__2_.mem_right_track_4.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_right_track_4.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_right_track_4.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_right_track_6.ccff_tail ;
  wire \sb_0__2_.mem_right_track_6.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_right_track_6.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_right_track_6.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_top_track_0.ccff_tail ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_0__2_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_0__2_.mem_top_track_16.ccff_head ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_0__2_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_0__2_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_0__3_.mem_bottom_track_1.ccff_head ;
  wire \sb_0__3_.mem_bottom_track_1.ccff_tail ;
  wire \sb_0__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_11.ccff_head ;
  wire \sb_0__3_.mem_bottom_track_11.ccff_tail ;
  wire \sb_0__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_13.ccff_tail ;
  wire \sb_0__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_15.ccff_tail ;
  wire \sb_0__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_3.ccff_tail ;
  wire \sb_0__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_5.ccff_tail ;
  wire \sb_0__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_7.ccff_tail ;
  wire \sb_0__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_0.ccff_tail ;
  wire \sb_0__3_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_10.ccff_head ;
  wire \sb_0__3_.mem_right_track_10.ccff_tail ;
  wire \sb_0__3_.mem_right_track_10.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_10.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_10.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_12.ccff_tail ;
  wire \sb_0__3_.mem_right_track_12.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_12.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_12.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_14.ccff_tail ;
  wire \sb_0__3_.mem_right_track_14.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_2.ccff_tail ;
  wire \sb_0__3_.mem_right_track_2.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_4.ccff_tail ;
  wire \sb_0__3_.mem_right_track_4.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_4.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_4.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_6.ccff_tail ;
  wire \sb_0__3_.mem_right_track_6.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_6.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_6.sc_dff_compact_1_.Qb ;
  wire \sb_0__3_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_0__3_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_0__3_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_left_track_1.ccff_head ;
  wire \sb_1__0_.mem_left_track_1.ccff_tail ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_left_track_17.ccff_head ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_right_track_0.ccff_head ;
  wire \sb_1__0_.mem_right_track_0.ccff_tail ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_right_track_16.ccff_head ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_top_track_0.ccff_tail ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_top_track_14.ccff_head ;
  wire \sb_1__0_.mem_top_track_14.ccff_tail ;
  wire \sb_1__0_.mem_top_track_14.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_top_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_top_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_1__0_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_1__0_.mem_top_track_2.ccff_tail ;
  wire \sb_1__0_.mem_top_track_2.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_top_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_top_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_1__0_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_1__0_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_1__0_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.ccff_head ;
  wire \sb_1__1_.mem_bottom_track_1.ccff_tail ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_bottom_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_1__1_.mem_bottom_track_17.ccff_head ;
  wire \sb_1__1_.mem_bottom_track_17.ccff_tail ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_bottom_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_1__1_.mem_left_track_1.ccff_tail ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_left_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_1__1_.mem_left_track_17.ccff_head ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_left_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_1__1_.mem_right_track_0.ccff_head ;
  wire \sb_1__1_.mem_right_track_0.ccff_tail ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_right_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_1__1_.mem_right_track_16.ccff_head ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_right_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_1__1_.mem_top_track_0.ccff_tail ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_top_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_1__1_.mem_top_track_16.ccff_head ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_5_.Q ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_6_.Q ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_1__1_.mem_top_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.ccff_head ;
  wire \sb_1__2_.mem_bottom_track_1.ccff_tail ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_bottom_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_bottom_track_17.ccff_head ;
  wire \sb_1__2_.mem_bottom_track_17.ccff_tail ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_bottom_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_left_track_1.ccff_tail ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_left_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_left_track_17.ccff_head ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_left_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_right_track_0.ccff_head ;
  wire \sb_1__2_.mem_right_track_0.ccff_tail ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_right_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_right_track_16.ccff_head ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_right_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_top_track_0.ccff_tail ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_top_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_1__2_.mem_top_track_16.ccff_head ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_5_.Q ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_6_.Q ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_1__2_.mem_top_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_1__3_.mem_bottom_track_1.ccff_head ;
  wire \sb_1__3_.mem_bottom_track_1.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_11.ccff_head ;
  wire \sb_1__3_.mem_bottom_track_11.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_13.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_15.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_17.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_3.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_5.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_7.ccff_tail ;
  wire \sb_1__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_left_track_1.ccff_tail ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_1__3_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_1__3_.mem_left_track_17.ccff_head ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_1__3_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_1__3_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_1__3_.mem_right_track_0.ccff_tail ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_1__3_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_1__3_.mem_right_track_16.ccff_head ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_1__3_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_1__3_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_left_track_1.ccff_head ;
  wire \sb_2__0_.mem_left_track_1.ccff_tail ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_left_track_17.ccff_head ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_right_track_0.ccff_head ;
  wire \sb_2__0_.mem_right_track_0.ccff_tail ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_right_track_16.ccff_head ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_top_track_0.ccff_tail ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_top_track_14.ccff_head ;
  wire \sb_2__0_.mem_top_track_14.ccff_tail ;
  wire \sb_2__0_.mem_top_track_14.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_top_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_top_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_2__0_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_2__0_.mem_top_track_2.ccff_tail ;
  wire \sb_2__0_.mem_top_track_2.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_top_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_top_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_2__0_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_2__0_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_2__0_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.ccff_head ;
  wire \sb_2__1_.mem_bottom_track_1.ccff_tail ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_bottom_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_2__1_.mem_bottom_track_17.ccff_head ;
  wire \sb_2__1_.mem_bottom_track_17.ccff_tail ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_bottom_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_2__1_.mem_left_track_1.ccff_tail ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_left_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_2__1_.mem_left_track_17.ccff_head ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_left_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_2__1_.mem_right_track_0.ccff_head ;
  wire \sb_2__1_.mem_right_track_0.ccff_tail ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_right_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_2__1_.mem_right_track_16.ccff_head ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_right_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_2__1_.mem_top_track_0.ccff_tail ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_top_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_2__1_.mem_top_track_16.ccff_head ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_5_.Q ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_6_.Q ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_2__1_.mem_top_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.ccff_head ;
  wire \sb_2__2_.mem_bottom_track_1.ccff_tail ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_bottom_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_bottom_track_17.ccff_head ;
  wire \sb_2__2_.mem_bottom_track_17.ccff_tail ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_bottom_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_left_track_1.ccff_tail ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_left_track_1.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_left_track_17.ccff_head ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_left_track_9.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_right_track_0.ccff_head ;
  wire \sb_2__2_.mem_right_track_0.ccff_tail ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_right_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_right_track_16.ccff_head ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_right_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_top_track_0.ccff_tail ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_top_track_0.sc_dff_compact_7_.Qb ;
  wire \sb_2__2_.mem_top_track_16.ccff_head ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_5_.Q ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_6_.Q ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_6_.Qb ;
  wire \sb_2__2_.mem_top_track_8.sc_dff_compact_7_.Qb ;
  wire \sb_2__3_.mem_bottom_track_1.ccff_head ;
  wire \sb_2__3_.mem_bottom_track_1.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_11.ccff_head ;
  wire \sb_2__3_.mem_bottom_track_11.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_13.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_15.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_17.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_3.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_5.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_7.ccff_tail ;
  wire \sb_2__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_left_track_1.ccff_tail ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_1_.Q ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_2_.Q ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_3_.Q ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_4_.Q ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_2__3_.mem_left_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_2__3_.mem_left_track_17.ccff_head ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_1_.Q ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_2_.Q ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_3_.Q ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_4_.Q ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_2__3_.mem_left_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_1_.Q ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_2_.Q ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_3_.Q ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_4_.Q ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_2__3_.mem_left_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_2__3_.mem_right_track_0.ccff_tail ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_1_.Q ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_2_.Q ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_3_.Q ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_4_.Q ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_2__3_.mem_right_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_2__3_.mem_right_track_16.ccff_head ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_1_.Q ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_2_.Q ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_3_.Q ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_4_.Q ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_2__3_.mem_right_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_0_.Q ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_1_.Q ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_2_.Q ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_3_.Q ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_4_.Q ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_2__3_.mem_right_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_3__0_.mem_left_track_1.ccff_head ;
  wire \sb_3__0_.mem_left_track_1.ccff_tail ;
  wire \sb_3__0_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_11.ccff_head ;
  wire \sb_3__0_.mem_left_track_11.ccff_tail ;
  wire \sb_3__0_.mem_left_track_11.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_13.ccff_tail ;
  wire \sb_3__0_.mem_left_track_13.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_15.ccff_tail ;
  wire \sb_3__0_.mem_left_track_15.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_3.ccff_tail ;
  wire \sb_3__0_.mem_left_track_3.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_5.ccff_tail ;
  wire \sb_3__0_.mem_left_track_5.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_7.ccff_tail ;
  wire \sb_3__0_.mem_left_track_7.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_0.ccff_tail ;
  wire \sb_3__0_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_10.ccff_head ;
  wire \sb_3__0_.mem_top_track_10.ccff_tail ;
  wire \sb_3__0_.mem_top_track_10.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_10.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_10.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_12.ccff_tail ;
  wire \sb_3__0_.mem_top_track_12.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_12.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_12.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_14.ccff_tail ;
  wire \sb_3__0_.mem_top_track_14.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_14.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_14.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_2.ccff_tail ;
  wire \sb_3__0_.mem_top_track_2.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_2.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_2.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_4.ccff_tail ;
  wire \sb_3__0_.mem_top_track_4.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_4.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_4.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_6.ccff_tail ;
  wire \sb_3__0_.mem_top_track_6.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_6.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_6.sc_dff_compact_1_.Qb ;
  wire \sb_3__0_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_3__0_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_3__0_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_bottom_track_1.ccff_head ;
  wire \sb_3__1_.mem_bottom_track_1.ccff_tail ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_3__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_3__1_.mem_bottom_track_17.ccff_head ;
  wire \sb_3__1_.mem_bottom_track_17.ccff_tail ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_3__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_3__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_3__1_.mem_left_track_1.ccff_tail ;
  wire \sb_3__1_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_11.ccff_head ;
  wire \sb_3__1_.mem_left_track_11.ccff_tail ;
  wire \sb_3__1_.mem_left_track_11.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_13.ccff_tail ;
  wire \sb_3__1_.mem_left_track_13.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_15.ccff_tail ;
  wire \sb_3__1_.mem_left_track_15.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_3.ccff_tail ;
  wire \sb_3__1_.mem_left_track_3.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_5.ccff_tail ;
  wire \sb_3__1_.mem_left_track_5.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_7.ccff_tail ;
  wire \sb_3__1_.mem_left_track_7.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_top_track_0.ccff_tail ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_3__1_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_3__1_.mem_top_track_16.ccff_head ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_3__1_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_3__1_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_3__2_.mem_bottom_track_1.ccff_head ;
  wire \sb_3__2_.mem_bottom_track_1.ccff_tail ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ;
  wire \sb_3__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ;
  wire \sb_3__2_.mem_bottom_track_17.ccff_head ;
  wire \sb_3__2_.mem_bottom_track_17.ccff_tail ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ;
  wire \sb_3__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ;
  wire \sb_3__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ;
  wire \sb_3__2_.mem_left_track_1.ccff_tail ;
  wire \sb_3__2_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_11.ccff_head ;
  wire \sb_3__2_.mem_left_track_11.ccff_tail ;
  wire \sb_3__2_.mem_left_track_11.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_13.ccff_tail ;
  wire \sb_3__2_.mem_left_track_13.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_15.ccff_tail ;
  wire \sb_3__2_.mem_left_track_15.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_3.ccff_tail ;
  wire \sb_3__2_.mem_left_track_3.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_5.ccff_tail ;
  wire \sb_3__2_.mem_left_track_5.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_7.ccff_tail ;
  wire \sb_3__2_.mem_left_track_7.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_top_track_0.ccff_tail ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_1_.Q ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_2_.Q ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_2_.Qb ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_3_.Q ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_3_.Qb ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_4_.Q ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_4_.Qb ;
  wire \sb_3__2_.mem_top_track_0.sc_dff_compact_5_.Qb ;
  wire \sb_3__2_.mem_top_track_16.ccff_head ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_1_.Q ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_2_.Q ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_2_.Qb ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_3_.Q ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_3_.Qb ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_4_.Q ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_4_.Qb ;
  wire \sb_3__2_.mem_top_track_16.sc_dff_compact_5_.Qb ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_0_.Q ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_0_.Qb ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_1_.Q ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_1_.Qb ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_2_.Q ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_2_.Qb ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_3_.Q ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_3_.Qb ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_4_.Q ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_4_.Qb ;
  wire \sb_3__2_.mem_top_track_8.sc_dff_compact_5_.Qb ;
  wire \sb_3__3_.mem_bottom_track_1.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_11.ccff_head ;
  wire \sb_3__3_.mem_bottom_track_11.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_13.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_15.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_17.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_3.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_5.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_7.ccff_tail ;
  wire \sb_3__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_1.ccff_tail ;
  wire \sb_3__3_.mem_left_track_1.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_1.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_1.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_11.ccff_head ;
  wire \sb_3__3_.mem_left_track_11.ccff_tail ;
  wire \sb_3__3_.mem_left_track_11.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_11.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_11.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_13.ccff_tail ;
  wire \sb_3__3_.mem_left_track_13.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_13.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_13.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_15.ccff_tail ;
  wire \sb_3__3_.mem_left_track_15.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_15.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_15.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_17.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_17.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_17.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_3.ccff_tail ;
  wire \sb_3__3_.mem_left_track_3.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_3.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_3.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_5.ccff_tail ;
  wire \sb_3__3_.mem_left_track_5.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_5.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_5.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_7.ccff_tail ;
  wire \sb_3__3_.mem_left_track_7.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_7.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_7.sc_dff_compact_1_.Qb ;
  wire \sb_3__3_.mem_left_track_9.sc_dff_compact_0_.Q ;
  wire \sb_3__3_.mem_left_track_9.sc_dff_compact_0_.Qb ;
  wire \sb_3__3_.mem_left_track_9.sc_dff_compact_1_.Qb ;
  input set;
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.ccff_head ),
    .Q(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_2.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_2.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_3.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_3.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_4.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_4.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_5.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_5.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_6.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_6.ccff_tail ),
    .Q(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__0_.mem_top_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.ccff_tail ),
    .Q_N(\cbx_1__0_.mem_top_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.ccff_head ),
    .Q(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__1_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_1__1_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__1_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__1_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_1__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__1_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__1_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__1_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_1__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__1_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__1_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__1_.ccff_tail ),
    .Q_N(\cbx_1__1_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.ccff_head ),
    .Q(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__2_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_1__2_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__2_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__2_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_1__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__2_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__2_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__2_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_1__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__2_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__2_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__2_.ccff_tail ),
    .Q_N(\cbx_1__2_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.ccff_head ),
    .Q(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_3.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_3.ccff_tail ),
    .Q(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_4.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_4.ccff_tail ),
    .Q(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_5.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_5.ccff_tail ),
    .Q(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_6.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_6.ccff_tail ),
    .Q(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_bottom_ipin_7.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_bottom_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_bottom_ipin_7.ccff_tail ),
    .Q(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_1__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_1__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_1__3_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_1__3_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_1__3_.ccff_tail ),
    .Q_N(\cbx_1__3_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.ccff_head ),
    .Q(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_2.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_2.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_3.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_3.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_4.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_4.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_5.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_5.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_6.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_6.ccff_tail ),
    .Q(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__0_.mem_top_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.ccff_tail ),
    .Q_N(\cbx_2__0_.mem_top_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.ccff_head ),
    .Q(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__1_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_2__1_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__1_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__1_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_2__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__1_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__1_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__1_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_2__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__1_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__1_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__1_.ccff_tail ),
    .Q_N(\cbx_2__1_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.ccff_head ),
    .Q(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__2_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_2__2_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__2_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__2_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_2__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__2_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__2_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__2_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_2__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__2_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__2_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__2_.ccff_tail ),
    .Q_N(\cbx_2__2_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.ccff_head ),
    .Q(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_3.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_3.ccff_tail ),
    .Q(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_4.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_4.ccff_tail ),
    .Q(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_5.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_5.ccff_tail ),
    .Q(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_6.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_6.ccff_tail ),
    .Q(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_bottom_ipin_7.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_bottom_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_bottom_ipin_7.ccff_tail ),
    .Q(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_2__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_2__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_2__3_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_2__3_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_2__3_.ccff_tail ),
    .Q_N(\cbx_2__3_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.ccff_head ),
    .Q(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_2.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_2.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_3.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_3.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_4.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_4.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_5.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_5.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_6.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_6.ccff_tail ),
    .Q(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__0_.mem_top_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__0_.ccff_tail ),
    .Q_N(\cbx_3__0_.mem_top_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.ccff_head ),
    .Q(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__1_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_3__1_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__1_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__1_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_3__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__1_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__1_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__1_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_3__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__1_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__1_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__1_.ccff_tail ),
    .Q_N(\cbx_3__1_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.ccff_head ),
    .Q(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__2_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_3__2_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__2_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__2_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_3__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__2_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__2_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__2_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_3__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__2_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__2_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__2_.ccff_tail ),
    .Q_N(\cbx_3__2_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.ccff_head ),
    .Q(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_0.ccff_tail ),
    .Q(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_1.ccff_tail ),
    .Q(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_2.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_2.ccff_tail ),
    .Q(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_3.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_3.ccff_tail ),
    .Q(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_4.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_4.ccff_tail ),
    .Q(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_5.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_5.ccff_tail ),
    .Q(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_6.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_6.ccff_tail ),
    .Q(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_bottom_ipin_7.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_bottom_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_bottom_ipin_7.ccff_tail ),
    .Q(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cbx_3__3_.mem_top_ipin_0.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_top_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_0.ccff_tail ),
    .Q(\cbx_3__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_top_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.mem_top_ipin_1.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_top_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_1.ccff_tail ),
    .Q(\cbx_3__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cbx_3__3_.mem_top_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cbx_3__3_.mem_top_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.mem_top_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.ccff_tail ),
    .Q_N(\cbx_3__3_.mem_top_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.ccff_head ),
    .Q(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_0__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_0__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_0__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_2.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_2.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_3.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_3.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_4.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_4.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_5.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_5.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_6.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_6.ccff_tail ),
    .Q(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__1_.mem_right_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cby_0__1_.ccff_tail ),
    .Q_N(\cby_0__1_.mem_right_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.ccff_head ),
    .Q(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_0__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_0__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_0__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_2.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_2.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_3.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_3.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_4.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_4.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_5.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_5.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_6.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_6.ccff_tail ),
    .Q(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__2_.mem_right_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.ccff_tail ),
    .Q_N(\cby_0__2_.mem_right_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.ccff_head ),
    .Q(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_0__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_0__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_0__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_2.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_2.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_3.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_3.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_4.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_4.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_5.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_5.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_6.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_6.ccff_tail ),
    .Q(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_0__3_.mem_right_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.ccff_tail ),
    .Q_N(\cby_0__3_.mem_right_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__0_.ccff_tail ),
    .Q(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_1__1_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_1__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_1__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_1__1_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_1__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_1__1_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_1__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_1__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_1__1_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_1__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_1__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__1_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_1__1_.ccff_tail ),
    .Q_N(\cby_1__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__1_.ccff_tail ),
    .Q(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_1__2_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_1__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_1__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_1__2_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_1__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_1__2_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_1__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_1__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_1__2_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_1__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_1__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__2_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_1__2_.ccff_tail ),
    .Q_N(\cby_1__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__2_.ccff_tail ),
    .Q(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_1__3_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_1__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_1__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_1__3_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_1__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_1__3_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_1__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_1__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_1__3_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_1__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_1__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_1__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_1__3_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_1__3_.ccff_tail ),
    .Q_N(\cby_1__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__0_.ccff_tail ),
    .Q(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_2__1_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_2__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_2__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_2__1_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_2__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_2__1_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_2__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_2__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_2__1_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_2__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_2__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__1_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_2__1_.ccff_tail ),
    .Q_N(\cby_2__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__1_.ccff_tail ),
    .Q(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_2__2_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_2__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_2__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_2__2_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_2__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_2__2_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_2__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_2__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_2__2_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_2__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_2__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__2_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_2__2_.ccff_tail ),
    .Q_N(\cby_2__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__2_.ccff_tail ),
    .Q(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_2__3_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_2__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_2__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_2__3_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_2__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_2__3_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_2__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_2__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_2__3_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_2__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_2__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_2__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_2__3_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_2__3_.ccff_tail ),
    .Q_N(\cby_2__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__0_.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_2.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_2.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_3.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_3.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_4.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_4.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_5.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_5.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_6.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_6.ccff_tail ),
    .Q(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_left_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_left_ipin_7.ccff_tail ),
    .Q_N(\cby_3__1_.mem_left_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_left_ipin_7.ccff_tail ),
    .Q(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_3__1_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_3__1_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_3__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_3__1_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_3__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__1_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__1_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_3__1_.ccff_tail ),
    .Q_N(\cby_3__1_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__1_.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_2.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_2.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_3.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_3.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_4.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_4.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_5.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_5.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_6.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_6.ccff_tail ),
    .Q(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_left_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_left_ipin_7.ccff_tail ),
    .Q_N(\cby_3__2_.mem_left_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_left_ipin_7.ccff_tail ),
    .Q(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_3__2_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_3__2_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_3__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_3__2_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_3__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__2_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__2_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_3__2_.ccff_tail ),
    .Q_N(\cby_3__2_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__2_.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_0.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_0.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_1.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_1.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_2.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_2.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_3.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_3.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_4.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_4.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_4.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_4.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_4.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_4.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_4.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_5.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_5.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_5.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_5.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_5.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_5.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_5.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_6.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_6.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_6.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_6.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_6.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_6.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_6.ccff_tail ),
    .Q(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_7.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_7.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_7.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_left_ipin_7.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_left_ipin_7.ccff_tail ),
    .Q_N(\cby_3__3_.mem_left_ipin_7.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_left_ipin_7.ccff_tail ),
    .Q(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q_N(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_1_.Q ),
    .Q(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q_N(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_2_.Q ),
    .Q(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q_N(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_3_.Q ),
    .Q(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q_N(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_4_.Q ),
    .Q(\cby_3__3_.mem_right_ipin_0.ccff_tail ),
    .Q_N(\cby_3__3_.mem_right_ipin_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_0.ccff_tail ),
    .Q(\cby_3__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_right_ipin_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_1.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.mem_right_ipin_1.ccff_tail ),
    .Q_N(\cby_3__3_.mem_right_ipin_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_1.ccff_tail ),
    .Q(\cby_3__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q_N(\cby_3__3_.mem_right_ipin_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \cby_3__3_.mem_right_ipin_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.mem_right_ipin_2.sc_dff_compact_0_.Q ),
    .Q(\cby_3__3_.ccff_tail ),
    .Q_N(\cby_3__3_.mem_right_ipin_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__1_.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_1.ccff_tail ),
    .Q_N(\grid_clb_1_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__2_.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_2.ccff_tail ),
    .Q_N(\grid_clb_1_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_1__3_.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_1_3.ccff_tail ),
    .Q_N(\grid_clb_1_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__1_.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_1.ccff_tail ),
    .Q_N(\grid_clb_2_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__2_.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_2.ccff_tail ),
    .Q_N(\grid_clb_2_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_2__3_.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_2_3.ccff_tail ),
    .Q_N(\grid_clb_2_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__1_.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_1.ccff_tail ),
    .Q_N(\grid_clb_3_1.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__2_.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_2.ccff_tail ),
    .Q_N(\grid_clb_3_2.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_3__3_.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(ccff_tail),
    .Q_N(\grid_clb_3_3.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_0_ ),
    .pad(gfpga_pad_iopad_pad[48])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(ccff_head),
    .Q(\grid_io_bottom_1_0.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_2_ ),
    .pad(gfpga_pad_iopad_pad[49])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_bottom_1_0.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_4_ ),
    .pad(gfpga_pad_iopad_pad[50])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_bottom_1_0.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_6_ ),
    .pad(gfpga_pad_iopad_pad[51])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_bottom_1_0.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_8_ ),
    .pad(gfpga_pad_iopad_pad[52])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_bottom_1_0.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_10_ ),
    .pad(gfpga_pad_iopad_pad[53])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_bottom_1_0.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_12_ ),
    .pad(gfpga_pad_iopad_pad[54])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_bottom_1_0.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_1_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_1_0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__0_.bottom_grid_pin_14_ ),
    .pad(gfpga_pad_iopad_pad[55])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_1_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_bottom_1_0.ccff_tail ),
    .Q_N(\grid_io_bottom_1_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_0_ ),
    .pad(gfpga_pad_iopad_pad[56])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_1_0.ccff_tail ),
    .Q(\grid_io_bottom_2_0.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_2_ ),
    .pad(gfpga_pad_iopad_pad[57])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_bottom_2_0.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_4_ ),
    .pad(gfpga_pad_iopad_pad[58])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_bottom_2_0.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_6_ ),
    .pad(gfpga_pad_iopad_pad[59])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_bottom_2_0.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_8_ ),
    .pad(gfpga_pad_iopad_pad[60])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_bottom_2_0.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_10_ ),
    .pad(gfpga_pad_iopad_pad[61])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_bottom_2_0.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_12_ ),
    .pad(gfpga_pad_iopad_pad[62])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_bottom_2_0.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_2_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_2_0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__0_.bottom_grid_pin_14_ ),
    .pad(gfpga_pad_iopad_pad[63])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_2_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_bottom_2_0.ccff_tail ),
    .Q_N(\grid_io_bottom_2_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_0_ ),
    .pad(gfpga_pad_iopad_pad[64])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_2_0.ccff_tail ),
    .Q(\grid_io_bottom_3_0.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_2_ ),
    .pad(gfpga_pad_iopad_pad[65])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_bottom_3_0.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_4_ ),
    .pad(gfpga_pad_iopad_pad[66])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_bottom_3_0.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_6_ ),
    .pad(gfpga_pad_iopad_pad[67])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_bottom_3_0.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_8_ ),
    .pad(gfpga_pad_iopad_pad[68])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_bottom_3_0.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_10_ ),
    .pad(gfpga_pad_iopad_pad[69])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_bottom_3_0.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_12_ ),
    .pad(gfpga_pad_iopad_pad[70])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_bottom_3_0.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_bottom_3_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_bottom_3_0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__0_.bottom_grid_pin_14_ ),
    .pad(gfpga_pad_iopad_pad[71])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_bottom_3_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_bottom_3_0.ccff_tail ),
    .Q_N(\grid_io_bottom_3_0.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_0_ ),
    .pad(gfpga_pad_iopad_pad[72])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__1_.ccff_tail ),
    .Q(\grid_io_left_0_1.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_2_ ),
    .pad(gfpga_pad_iopad_pad[73])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_left_0_1.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_4_ ),
    .pad(gfpga_pad_iopad_pad[74])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_left_0_1.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_6_ ),
    .pad(gfpga_pad_iopad_pad[75])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_left_0_1.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_8_ ),
    .pad(gfpga_pad_iopad_pad[76])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_left_0_1.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_10_ ),
    .pad(gfpga_pad_iopad_pad[77])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_left_0_1.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_12_ ),
    .pad(gfpga_pad_iopad_pad[78])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_left_0_1.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__1_.left_grid_pin_14_ ),
    .pad(gfpga_pad_iopad_pad[79])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_left_0_1.ccff_tail ),
    .Q_N(\grid_io_left_0_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_0_ ),
    .pad(gfpga_pad_iopad_pad[80])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__2_.ccff_tail ),
    .Q(\grid_io_left_0_2.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_2_ ),
    .pad(gfpga_pad_iopad_pad[81])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_left_0_2.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_4_ ),
    .pad(gfpga_pad_iopad_pad[82])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_left_0_2.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_6_ ),
    .pad(gfpga_pad_iopad_pad[83])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_left_0_2.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_8_ ),
    .pad(gfpga_pad_iopad_pad[84])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_left_0_2.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_10_ ),
    .pad(gfpga_pad_iopad_pad[85])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_left_0_2.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_12_ ),
    .pad(gfpga_pad_iopad_pad[86])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_left_0_2.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__2_.left_grid_pin_14_ ),
    .pad(gfpga_pad_iopad_pad[87])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_left_0_2.ccff_tail ),
    .Q_N(\grid_io_left_0_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_0_ ),
    .pad(gfpga_pad_iopad_pad[88])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cby_0__3_.ccff_tail ),
    .Q(\grid_io_left_0_3.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_2_ ),
    .pad(gfpga_pad_iopad_pad[89])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_left_0_3.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_4_ ),
    .pad(gfpga_pad_iopad_pad[90])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_left_0_3.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_6_ ),
    .pad(gfpga_pad_iopad_pad[91])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_left_0_3.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_8_ ),
    .pad(gfpga_pad_iopad_pad[92])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_left_0_3.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_10_ ),
    .pad(gfpga_pad_iopad_pad[93])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_left_0_3.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_12_ ),
    .pad(gfpga_pad_iopad_pad[94])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_left_0_3.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_left_0_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_left_0_3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_0__3_.left_grid_pin_14_ ),
    .pad(gfpga_pad_iopad_pad[95])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_left_0_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_left_0_3.ccff_tail ),
    .Q_N(\grid_io_left_0_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_0.out ),
    .pad(gfpga_pad_iopad_pad[24])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_bottom_3_0.ccff_tail ),
    .Q(\grid_io_right_4_1.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_1.out ),
    .pad(gfpga_pad_iopad_pad[25])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_right_4_1.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_2.out ),
    .pad(gfpga_pad_iopad_pad[26])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_right_4_1.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_3.out ),
    .pad(gfpga_pad_iopad_pad[27])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_right_4_1.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_4.out ),
    .pad(gfpga_pad_iopad_pad[28])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_right_4_1.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_5.out ),
    .pad(gfpga_pad_iopad_pad[29])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_right_4_1.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_6.out ),
    .pad(gfpga_pad_iopad_pad[30])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_right_4_1.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__1_.mux_left_ipin_7.out ),
    .pad(gfpga_pad_iopad_pad[31])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_right_4_1.ccff_tail ),
    .Q_N(\grid_io_right_4_1.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_0.out ),
    .pad(gfpga_pad_iopad_pad[32])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_1.ccff_tail ),
    .Q(\grid_io_right_4_2.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_1.out ),
    .pad(gfpga_pad_iopad_pad[33])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_right_4_2.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_2.out ),
    .pad(gfpga_pad_iopad_pad[34])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_right_4_2.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_3.out ),
    .pad(gfpga_pad_iopad_pad[35])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_right_4_2.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_4.out ),
    .pad(gfpga_pad_iopad_pad[36])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_right_4_2.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_5.out ),
    .pad(gfpga_pad_iopad_pad[37])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_right_4_2.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_6.out ),
    .pad(gfpga_pad_iopad_pad[38])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_right_4_2.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__2_.mux_left_ipin_7.out ),
    .pad(gfpga_pad_iopad_pad[39])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_right_4_2.ccff_tail ),
    .Q_N(\grid_io_right_4_2.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_0.out ),
    .pad(gfpga_pad_iopad_pad[40])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_2.ccff_tail ),
    .Q(\grid_io_right_4_3.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_1.out ),
    .pad(gfpga_pad_iopad_pad[41])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_right_4_3.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_2.out ),
    .pad(gfpga_pad_iopad_pad[42])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_right_4_3.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_3.out ),
    .pad(gfpga_pad_iopad_pad[43])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_right_4_3.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_4.out ),
    .pad(gfpga_pad_iopad_pad[44])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_right_4_3.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_5.out ),
    .pad(gfpga_pad_iopad_pad[45])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_right_4_3.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_6.out ),
    .pad(gfpga_pad_iopad_pad[46])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_right_4_3.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_right_4_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_right_4_3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cby_3__3_.mux_left_ipin_7.out ),
    .pad(gfpga_pad_iopad_pad[47])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_right_4_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_right_4_3.ccff_tail ),
    .Q_N(\grid_io_right_4_3.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_0.out ),
    .pad(gfpga_pad_iopad_pad[0])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_1__3_.ccff_tail ),
    .Q(\grid_io_top_1_4.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_1.out ),
    .pad(gfpga_pad_iopad_pad[1])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_top_1_4.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_2.out ),
    .pad(gfpga_pad_iopad_pad[2])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_top_1_4.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_3.out ),
    .pad(gfpga_pad_iopad_pad[3])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_top_1_4.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_4.out ),
    .pad(gfpga_pad_iopad_pad[4])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_top_1_4.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_5.out ),
    .pad(gfpga_pad_iopad_pad[5])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_top_1_4.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_6.out ),
    .pad(gfpga_pad_iopad_pad[6])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_top_1_4.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_1_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_1_4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_1__3_.mux_bottom_ipin_7.out ),
    .pad(gfpga_pad_iopad_pad[7])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_1_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_top_1_4.ccff_tail ),
    .Q_N(\grid_io_top_1_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_0.out ),
    .pad(gfpga_pad_iopad_pad[8])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_2__3_.ccff_tail ),
    .Q(\grid_io_top_2_4.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_1.out ),
    .pad(gfpga_pad_iopad_pad[9])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_top_2_4.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_2.out ),
    .pad(gfpga_pad_iopad_pad[10])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_top_2_4.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_3.out ),
    .pad(gfpga_pad_iopad_pad[11])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_top_2_4.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_4.out ),
    .pad(gfpga_pad_iopad_pad[12])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_top_2_4.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_5.out ),
    .pad(gfpga_pad_iopad_pad[13])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_top_2_4.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_6.out ),
    .pad(gfpga_pad_iopad_pad[14])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_top_2_4.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_2_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_2_4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_2__3_.mux_bottom_ipin_7.out ),
    .pad(gfpga_pad_iopad_pad[15])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_2_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_top_2_4.ccff_tail ),
    .Q_N(\grid_io_top_2_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.logical_tile_io_mode_io__0.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_0.out ),
    .pad(gfpga_pad_iopad_pad[16])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\cbx_3__3_.ccff_tail ),
    .Q(\grid_io_top_3_4.logical_tile_io_mode_io__0.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.logical_tile_io_mode_io__1.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_1.out ),
    .pad(gfpga_pad_iopad_pad[17])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.logical_tile_io_mode_io__0.ccff_tail ),
    .Q(\grid_io_top_3_4.logical_tile_io_mode_io__1.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.logical_tile_io_mode_io__2.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_2.out ),
    .pad(gfpga_pad_iopad_pad[18])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.logical_tile_io_mode_io__1.ccff_tail ),
    .Q(\grid_io_top_3_4.logical_tile_io_mode_io__2.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.logical_tile_io_mode_io__3.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_3.out ),
    .pad(gfpga_pad_iopad_pad[19])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.logical_tile_io_mode_io__2.ccff_tail ),
    .Q(\grid_io_top_3_4.logical_tile_io_mode_io__3.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.logical_tile_io_mode_io__4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_4.out ),
    .pad(gfpga_pad_iopad_pad[20])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.logical_tile_io_mode_io__3.ccff_tail ),
    .Q(\grid_io_top_3_4.logical_tile_io_mode_io__4.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.logical_tile_io_mode_io__5.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_5.out ),
    .pad(gfpga_pad_iopad_pad[21])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.logical_tile_io_mode_io__4.ccff_tail ),
    .Q(\grid_io_top_3_4.logical_tile_io_mode_io__5.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.logical_tile_io_mode_io__6.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_6.out ),
    .pad(gfpga_pad_iopad_pad[22])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.logical_tile_io_mode_io__5.ccff_tail ),
    .Q(\grid_io_top_3_4.logical_tile_io_mode_io__6.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  iopad \grid_io_top_3_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_0_  (
    .en(\grid_io_top_3_4.ccff_tail ),
    .inpad(1'b0),
    .outpad(\cbx_3__3_.mux_bottom_ipin_7.out ),
    .pad(gfpga_pad_iopad_pad[23])
  );
  sky130_fd_sc_hd__dfrbp_1 \grid_io_top_3_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.logical_tile_io_mode_io__6.ccff_tail ),
    .Q(\grid_io_top_3_4.ccff_tail ),
    .Q_N(\grid_io_top_3_4.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.iopad_sc_dff_compact_mem.mem_outb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_0.ccff_head ),
    .Q(\sb_0__0_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_0__0_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_10.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_10.ccff_head ),
    .Q(\sb_0__0_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_10.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_10.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_10.ccff_tail ),
    .Q_N(\sb_0__0_.mem_right_track_10.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_12.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_10.ccff_tail ),
    .Q(\sb_0__0_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_12.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_12.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_12.ccff_tail ),
    .Q_N(\sb_0__0_.mem_right_track_12.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_12.ccff_tail ),
    .Q(\sb_0__0_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_14.ccff_tail ),
    .Q_N(\sb_0__0_.mem_right_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_14.ccff_tail ),
    .Q(\sb_0__0_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\cby_0__1_.ccff_head ),
    .Q_N(\sb_0__0_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_0.ccff_tail ),
    .Q(\sb_0__0_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_2.ccff_tail ),
    .Q_N(\sb_0__0_.mem_right_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_2.ccff_tail ),
    .Q(\sb_0__0_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_4.ccff_tail ),
    .Q_N(\sb_0__0_.mem_right_track_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_4.ccff_tail ),
    .Q(\sb_0__0_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_6.ccff_tail ),
    .Q_N(\sb_0__0_.mem_right_track_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_6.ccff_tail ),
    .Q(\sb_0__0_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_10.ccff_head ),
    .Q_N(\sb_0__0_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_2.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_0__0_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_10.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_10.ccff_head ),
    .Q(\sb_0__0_.mem_top_track_10.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_10.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_10.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_10.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_10.ccff_tail ),
    .Q_N(\sb_0__0_.mem_top_track_10.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_12.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_10.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_12.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_12.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_12.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_12.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_12.ccff_tail ),
    .Q_N(\sb_0__0_.mem_top_track_12.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_12.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_14.ccff_tail ),
    .Q_N(\sb_0__0_.mem_top_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_14.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_right_track_0.ccff_head ),
    .Q_N(\sb_0__0_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_0.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_2.ccff_tail ),
    .Q_N(\sb_0__0_.mem_top_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_2.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_4.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_4.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_4.ccff_tail ),
    .Q_N(\sb_0__0_.mem_top_track_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_4.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_6.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_6.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_6.ccff_tail ),
    .Q_N(\sb_0__0_.mem_top_track_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_6.ccff_tail ),
    .Q(\sb_0__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__0_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__0_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_0__0_.mem_top_track_10.ccff_head ),
    .Q_N(\sb_0__0_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_0__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\cby_0__2_.ccff_head ),
    .Q_N(\sb_0__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_0__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_10.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_10.ccff_head ),
    .Q(\sb_0__1_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_right_track_10.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_10.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_right_track_10.ccff_tail ),
    .Q_N(\sb_0__1_.mem_right_track_10.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_12.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_10.ccff_tail ),
    .Q(\sb_0__1_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_right_track_12.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_12.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_right_track_12.ccff_tail ),
    .Q_N(\sb_0__1_.mem_right_track_12.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_12.ccff_tail ),
    .Q(\sb_0__1_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_right_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_0__1_.mem_right_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_2.ccff_head ),
    .Q(\sb_0__1_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_right_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_right_track_2.ccff_tail ),
    .Q_N(\sb_0__1_.mem_right_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_2.ccff_tail ),
    .Q(\sb_0__1_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_right_track_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_right_track_4.ccff_tail ),
    .Q_N(\sb_0__1_.mem_right_track_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_4.ccff_tail ),
    .Q(\sb_0__1_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_right_track_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_right_track_6.ccff_tail ),
    .Q_N(\sb_0__1_.mem_right_track_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_6.ccff_tail ),
    .Q(\sb_0__1_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_right_track_10.ccff_head ),
    .Q_N(\sb_0__1_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_3.ccff_tail ),
    .Q(\sb_0__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_0__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_0__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_0__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_0__1_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_0__1_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_16.ccff_head ),
    .Q(\sb_0__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_0__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_0__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_0__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_0__1_.mem_right_track_2.ccff_head ),
    .Q_N(\sb_0__1_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_0.ccff_tail ),
    .Q(\sb_0__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_0__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_0__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_0__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_0__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__1_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__1_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_0__1_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_0__1_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_0__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\cby_0__3_.ccff_head ),
    .Q_N(\sb_0__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_0__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_10.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_10.ccff_head ),
    .Q(\sb_0__2_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_right_track_10.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_10.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_right_track_10.ccff_tail ),
    .Q_N(\sb_0__2_.mem_right_track_10.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_12.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_10.ccff_tail ),
    .Q(\sb_0__2_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_right_track_12.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_12.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_right_track_12.ccff_tail ),
    .Q_N(\sb_0__2_.mem_right_track_12.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_12.ccff_tail ),
    .Q(\sb_0__2_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_right_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_0__2_.mem_right_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_2.ccff_head ),
    .Q(\sb_0__2_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_right_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_right_track_2.ccff_tail ),
    .Q_N(\sb_0__2_.mem_right_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_2.ccff_tail ),
    .Q(\sb_0__2_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_right_track_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_right_track_4.ccff_tail ),
    .Q_N(\sb_0__2_.mem_right_track_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_4.ccff_tail ),
    .Q(\sb_0__2_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_right_track_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_right_track_6.ccff_tail ),
    .Q_N(\sb_0__2_.mem_right_track_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_6.ccff_tail ),
    .Q(\sb_0__2_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_right_track_10.ccff_head ),
    .Q_N(\sb_0__2_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.ccff_head ),
    .Q(\sb_0__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_0__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_0__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_0__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_0__2_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_0__2_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_16.ccff_head ),
    .Q(\sb_0__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_0__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_0__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_0__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_0__2_.mem_right_track_2.ccff_head ),
    .Q_N(\sb_0__2_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_0.ccff_tail ),
    .Q(\sb_0__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_0__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_0__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_0__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_0__2_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__2_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_0__2_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_0__2_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_0__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_0__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_11.ccff_head ),
    .Q(\sb_0__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_11.ccff_tail ),
    .Q_N(\sb_0__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_11.ccff_tail ),
    .Q(\sb_0__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_13.ccff_tail ),
    .Q_N(\sb_0__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_13.ccff_tail ),
    .Q(\sb_0__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_15.ccff_tail ),
    .Q_N(\sb_0__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_15.ccff_tail ),
    .Q(\sb_0__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_0__2_.ccff_head ),
    .Q_N(\sb_0__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_0__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_3.ccff_tail ),
    .Q_N(\sb_0__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_3.ccff_tail ),
    .Q(\sb_0__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_5.ccff_tail ),
    .Q_N(\sb_0__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_5.ccff_tail ),
    .Q(\sb_0__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_7.ccff_tail ),
    .Q_N(\sb_0__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_7.ccff_tail ),
    .Q(\sb_0__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_11.ccff_head ),
    .Q_N(\sb_0__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_1_4.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_0__3_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_10.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_10.ccff_head ),
    .Q(\sb_0__3_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_10.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_10.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_10.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_10.ccff_tail ),
    .Q_N(\sb_0__3_.mem_right_track_10.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_12.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_10.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_12.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_12.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_12.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_12.ccff_tail ),
    .Q_N(\sb_0__3_.mem_right_track_12.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_12.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_14.ccff_tail ),
    .Q_N(\sb_0__3_.mem_right_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_14.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_0__3_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_0.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_2.ccff_tail ),
    .Q_N(\sb_0__3_.mem_right_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_2.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_4.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_4.ccff_tail ),
    .Q_N(\sb_0__3_.mem_right_track_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_4.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_6.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_6.ccff_tail ),
    .Q_N(\sb_0__3_.mem_right_track_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_6.ccff_tail ),
    .Q(\sb_0__3_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_0__3_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_0__3_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_0__3_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_0__3_.mem_right_track_10.ccff_head ),
    .Q_N(\sb_0__3_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_1.ccff_head ),
    .Q(\sb_1__0_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_1__0_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_1__0_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_17.ccff_head ),
    .Q(\sb_1__0_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__0_.ccff_head ),
    .Q_N(\sb_1__0_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_1.ccff_tail ),
    .Q(\sb_1__0_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_1__0_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_1__0_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_0.ccff_head ),
    .Q(\sb_1__0_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_1__0_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_1__0_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_16.ccff_head ),
    .Q(\sb_1__0_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_1__0_.mem_left_track_1.ccff_head ),
    .Q_N(\sb_1__0_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_0.ccff_tail ),
    .Q(\sb_1__0_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_1__0_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_1__0_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_left_0_1.ccff_tail ),
    .Q(\sb_1__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_1__0_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_1__0_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_14.ccff_head ),
    .Q(\sb_1__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_top_track_14.ccff_tail ),
    .Q_N(\sb_1__0_.mem_top_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_14.ccff_tail ),
    .Q(\sb_1__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_1__0_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_1__0_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_1__0_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_1__0_.mem_right_track_0.ccff_head ),
    .Q_N(\sb_1__0_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_0.ccff_tail ),
    .Q(\sb_1__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_top_track_2.ccff_tail ),
    .Q_N(\sb_1__0_.mem_top_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_2.ccff_tail ),
    .Q(\sb_1__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__0_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__0_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_1__0_.mem_top_track_14.ccff_head ),
    .Q_N(\sb_1__0_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_1__1_.mem_bottom_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_1__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_bottom_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_1__1_.mem_bottom_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_1__1_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_1__1_.mem_left_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_17.ccff_head ),
    .Q(\sb_1__1_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__1_.ccff_head ),
    .Q_N(\sb_1__1_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_1.ccff_tail ),
    .Q(\sb_1__1_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_left_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_1__1_.mem_left_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.ccff_head ),
    .Q(\sb_1__1_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_1__1_.mem_right_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_16.ccff_head ),
    .Q(\sb_1__1_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_1__1_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_0.ccff_tail ),
    .Q(\sb_1__1_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_right_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_1__1_.mem_right_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_2.ccff_tail ),
    .Q(\sb_1__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_1__1_.mem_top_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_16.ccff_head ),
    .Q(\sb_1__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_right_track_0.ccff_head ),
    .Q_N(\sb_1__1_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_0.ccff_tail ),
    .Q(\sb_1__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_1__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_1__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_1__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_1__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_1__1_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_1__1_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__1_.mem_top_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__1_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_1__1_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_1__1_.mem_top_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_1__2_.mem_bottom_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_1__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_bottom_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_1__2_.mem_bottom_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_1__2_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_1__2_.mem_left_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_17.ccff_head ),
    .Q(\sb_1__2_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__2_.ccff_head ),
    .Q_N(\sb_1__2_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_1.ccff_tail ),
    .Q(\sb_1__2_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_left_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_1__2_.mem_left_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.ccff_head ),
    .Q(\sb_1__2_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_1__2_.mem_right_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_16.ccff_head ),
    .Q(\sb_1__2_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_1__2_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_0.ccff_tail ),
    .Q(\sb_1__2_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_right_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_1__2_.mem_right_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_2.ccff_tail ),
    .Q(\sb_1__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_1__2_.mem_top_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_16.ccff_head ),
    .Q(\sb_1__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_right_track_0.ccff_head ),
    .Q_N(\sb_1__2_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_0.ccff_tail ),
    .Q(\sb_1__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_1__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_1__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_1__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_1__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_1__2_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_1__2_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__2_.mem_top_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__2_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_1__2_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_1__2_.mem_top_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_1__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_11.ccff_head ),
    .Q(\sb_1__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_11.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_11.ccff_tail ),
    .Q(\sb_1__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_13.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_13.ccff_tail ),
    .Q(\sb_1__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_15.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_15.ccff_tail ),
    .Q(\sb_1__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_1__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_3.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_3.ccff_tail ),
    .Q(\sb_1__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_5.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_5.ccff_tail ),
    .Q(\sb_1__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_7.ccff_tail ),
    .Q_N(\sb_1__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_7.ccff_tail ),
    .Q(\sb_1__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_11.ccff_head ),
    .Q_N(\sb_1__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_1__3_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_1__3_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_1__3_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_1__3_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_1__3_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_1__3_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_17.ccff_head ),
    .Q(\sb_1__3_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_1__3_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_1__3_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_1__3_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_1__3_.ccff_head ),
    .Q_N(\sb_1__3_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_1.ccff_tail ),
    .Q(\sb_1__3_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_1__3_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_1__3_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_1__3_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__3_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_1__3_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_1__3_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_2_4.ccff_tail ),
    .Q(\sb_1__3_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_1__3_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_1__3_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_1__3_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_1__3_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_1__3_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_16.ccff_head ),
    .Q(\sb_1__3_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_1__3_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_1__3_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_1__3_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_1__3_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_1__3_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_0.ccff_tail ),
    .Q(\sb_1__3_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_1__3_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_1__3_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_1__3_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_1__3_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_1__3_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_1__3_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_1__3_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_1__3_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_1__3_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_1.ccff_head ),
    .Q(\sb_2__0_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_2__0_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_2__0_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_17.ccff_head ),
    .Q(\sb_2__0_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__0_.ccff_head ),
    .Q_N(\sb_2__0_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_1.ccff_tail ),
    .Q(\sb_2__0_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_2__0_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_2__0_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_0.ccff_head ),
    .Q(\sb_2__0_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_2__0_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_2__0_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_16.ccff_head ),
    .Q(\sb_2__0_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_2__0_.mem_left_track_1.ccff_head ),
    .Q_N(\sb_2__0_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_0.ccff_tail ),
    .Q(\sb_2__0_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_2__0_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_2__0_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_1.ccff_tail ),
    .Q(\sb_2__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_2__0_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_2__0_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_14.ccff_head ),
    .Q(\sb_2__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_top_track_14.ccff_tail ),
    .Q_N(\sb_2__0_.mem_top_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_14.ccff_tail ),
    .Q(\sb_2__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_2__0_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_2__0_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_2__0_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_2__0_.mem_right_track_0.ccff_head ),
    .Q_N(\sb_2__0_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_0.ccff_tail ),
    .Q(\sb_2__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_top_track_2.ccff_tail ),
    .Q_N(\sb_2__0_.mem_top_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_2.ccff_tail ),
    .Q(\sb_2__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__0_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__0_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_2__0_.mem_top_track_14.ccff_head ),
    .Q_N(\sb_2__0_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_2__1_.mem_bottom_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_2__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_bottom_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_2__1_.mem_bottom_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_2__1_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_2__1_.mem_left_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_17.ccff_head ),
    .Q(\sb_2__1_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__1_.ccff_head ),
    .Q_N(\sb_2__1_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_1.ccff_tail ),
    .Q(\sb_2__1_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_left_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_2__1_.mem_left_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.ccff_head ),
    .Q(\sb_2__1_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_2__1_.mem_right_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_16.ccff_head ),
    .Q(\sb_2__1_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_2__1_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_0.ccff_tail ),
    .Q(\sb_2__1_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_right_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_2__1_.mem_right_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_2.ccff_tail ),
    .Q(\sb_2__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_2__1_.mem_top_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_16.ccff_head ),
    .Q(\sb_2__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_right_track_0.ccff_head ),
    .Q_N(\sb_2__1_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_0.ccff_tail ),
    .Q(\sb_2__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_2__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_2__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_2__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_2__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_2__1_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_2__1_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__1_.mem_top_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__1_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_2__1_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_2__1_.mem_top_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_2__2_.mem_bottom_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_2__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_bottom_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_2__2_.mem_bottom_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_2__2_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_2__2_.mem_left_track_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_17.ccff_head ),
    .Q(\sb_2__2_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__2_.ccff_head ),
    .Q_N(\sb_2__2_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_1.ccff_tail ),
    .Q(\sb_2__2_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_9.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_left_track_9.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_left_track_9.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_2__2_.mem_left_track_9.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.ccff_head ),
    .Q(\sb_2__2_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_2__2_.mem_right_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_16.ccff_head ),
    .Q(\sb_2__2_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_2__2_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_0.ccff_tail ),
    .Q(\sb_2__2_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_right_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_right_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_2__2_.mem_right_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_1_3.ccff_tail ),
    .Q(\sb_2__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_2__2_.mem_top_track_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_16.ccff_head ),
    .Q(\sb_2__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_right_track_0.ccff_head ),
    .Q_N(\sb_2__2_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_0.ccff_tail ),
    .Q(\sb_2__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_2__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_2__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_2__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_2__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_2__2_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_8.sc_dff_compact_5_.Q ),
    .Q(\sb_2__2_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__2_.mem_top_track_8.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__2_.mem_top_track_8.sc_dff_compact_6_.Q ),
    .Q(\sb_2__2_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_2__2_.mem_top_track_8.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_2__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_11.ccff_head ),
    .Q(\sb_2__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_11.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_11.ccff_tail ),
    .Q(\sb_2__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_13.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_13.ccff_tail ),
    .Q(\sb_2__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_15.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_15.ccff_tail ),
    .Q(\sb_2__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_2__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_3.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_3.ccff_tail ),
    .Q(\sb_2__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_5.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_5.ccff_tail ),
    .Q(\sb_2__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_7.ccff_tail ),
    .Q_N(\sb_2__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_7.ccff_tail ),
    .Q(\sb_2__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_11.ccff_head ),
    .Q_N(\sb_2__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_2__3_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_2__3_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_2__3_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_2__3_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_2__3_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_2__3_.mem_left_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_17.ccff_head ),
    .Q(\sb_2__3_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_2__3_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_2__3_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_2__3_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_17.sc_dff_compact_4_.Q ),
    .Q(\cbx_2__3_.ccff_head ),
    .Q_N(\sb_2__3_.mem_left_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_1.ccff_tail ),
    .Q(\sb_2__3_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_2__3_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_2__3_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_2__3_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__3_.mem_left_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_left_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_left_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_2__3_.mem_left_track_17.ccff_head ),
    .Q_N(\sb_2__3_.mem_left_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_top_3_4.ccff_tail ),
    .Q(\sb_2__3_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_2__3_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_2__3_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_2__3_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_2__3_.mem_right_track_0.ccff_tail ),
    .Q_N(\sb_2__3_.mem_right_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_16.ccff_head ),
    .Q(\sb_2__3_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_2__3_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_2__3_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_2__3_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_2__3_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_2__3_.mem_right_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_0.ccff_tail ),
    .Q(\sb_2__3_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_2__3_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_2__3_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_2__3_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_2__3_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_2__3_.mem_right_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_2__3_.mem_right_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_2__3_.mem_right_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_2__3_.mem_right_track_16.ccff_head ),
    .Q_N(\sb_2__3_.mem_right_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_1.ccff_head ),
    .Q(\sb_3__0_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_3__0_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_11.ccff_head ),
    .Q(\sb_3__0_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_11.ccff_tail ),
    .Q_N(\sb_3__0_.mem_left_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_11.ccff_tail ),
    .Q(\sb_3__0_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_13.ccff_tail ),
    .Q_N(\sb_3__0_.mem_left_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_13.ccff_tail ),
    .Q(\sb_3__0_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_15.ccff_tail ),
    .Q_N(\sb_3__0_.mem_left_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_15.ccff_tail ),
    .Q(\sb_3__0_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__0_.ccff_head ),
    .Q_N(\sb_3__0_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_1.ccff_tail ),
    .Q(\sb_3__0_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_3.ccff_tail ),
    .Q_N(\sb_3__0_.mem_left_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_3.ccff_tail ),
    .Q(\sb_3__0_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_5.ccff_tail ),
    .Q_N(\sb_3__0_.mem_left_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_5.ccff_tail ),
    .Q(\sb_3__0_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_7.ccff_tail ),
    .Q_N(\sb_3__0_.mem_left_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_7.ccff_tail ),
    .Q(\sb_3__0_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_11.ccff_head ),
    .Q_N(\sb_3__0_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_1.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_3__0_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_10.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_10.ccff_head ),
    .Q(\sb_3__0_.mem_top_track_10.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_10.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_10.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_10.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_10.ccff_tail ),
    .Q_N(\sb_3__0_.mem_top_track_10.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_12.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_10.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_12.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_12.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_12.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_12.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_12.ccff_tail ),
    .Q_N(\sb_3__0_.mem_top_track_12.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_14.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_12.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_14.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_14.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_14.ccff_tail ),
    .Q_N(\sb_3__0_.mem_top_track_14.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_14.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_left_track_1.ccff_head ),
    .Q_N(\sb_3__0_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_0.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_2.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_2.ccff_tail ),
    .Q_N(\sb_3__0_.mem_top_track_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_4.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_2.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_4.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_4.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_4.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_4.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_4.ccff_tail ),
    .Q_N(\sb_3__0_.mem_top_track_4.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_6.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_4.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_6.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_6.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_6.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_6.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_6.ccff_tail ),
    .Q_N(\sb_3__0_.mem_top_track_6.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_6.ccff_tail ),
    .Q(\sb_3__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__0_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__0_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__0_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_3__0_.mem_top_track_10.ccff_head ),
    .Q_N(\sb_3__0_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_3__1_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_3__1_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_3__1_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_3__1_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_11.ccff_head ),
    .Q(\sb_3__1_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_11.ccff_tail ),
    .Q_N(\sb_3__1_.mem_left_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_11.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_13.ccff_tail ),
    .Q_N(\sb_3__1_.mem_left_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_13.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_15.ccff_tail ),
    .Q_N(\sb_3__1_.mem_left_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_15.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__1_.ccff_head ),
    .Q_N(\sb_3__1_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_1.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_3.ccff_tail ),
    .Q_N(\sb_3__1_.mem_left_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_3.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_5.ccff_tail ),
    .Q_N(\sb_3__1_.mem_left_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_5.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_7.ccff_tail ),
    .Q_N(\sb_3__1_.mem_left_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_7.ccff_tail ),
    .Q(\sb_3__1_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_left_track_11.ccff_head ),
    .Q_N(\sb_3__1_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_3_1.ccff_tail ),
    .Q(\sb_3__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_3__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_3__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_3__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_3__1_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_3__1_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_16.ccff_head ),
    .Q(\sb_3__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_3__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_3__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_3__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_3__1_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_3__1_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_0.ccff_tail ),
    .Q(\sb_3__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_3__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_3__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_3__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_3__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__1_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__1_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__1_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_3__1_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_3__1_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_1.ccff_head ),
    .Q(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_1_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_2_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_3_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_4_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_3__2_.mem_bottom_track_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_17.ccff_head ),
    .Q(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_17.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_1_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_17.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_2_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_17.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_3_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_17.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_4_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_3__2_.mem_bottom_track_17.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_9.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_1_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_9.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_2_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_9.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_3_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_bottom_track_9.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_4_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_17.ccff_head ),
    .Q_N(\sb_3__2_.mem_bottom_track_9.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_3__2_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_11.ccff_head ),
    .Q(\sb_3__2_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_11.ccff_tail ),
    .Q_N(\sb_3__2_.mem_left_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_11.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_13.ccff_tail ),
    .Q_N(\sb_3__2_.mem_left_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_13.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_15.ccff_tail ),
    .Q_N(\sb_3__2_.mem_left_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_15.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__2_.ccff_head ),
    .Q_N(\sb_3__2_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_1.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_3.ccff_tail ),
    .Q_N(\sb_3__2_.mem_left_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_3.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_5.ccff_tail ),
    .Q_N(\sb_3__2_.mem_left_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_5.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_7.ccff_tail ),
    .Q_N(\sb_3__2_.mem_left_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_7.ccff_tail ),
    .Q(\sb_3__2_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_left_track_11.ccff_head ),
    .Q_N(\sb_3__2_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_clb_2_3.ccff_tail ),
    .Q(\sb_3__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_0.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_0.sc_dff_compact_1_.Q ),
    .Q(\sb_3__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_0.sc_dff_compact_2_.Q ),
    .Q(\sb_3__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_0.sc_dff_compact_3_.Q ),
    .Q(\sb_3__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_0.sc_dff_compact_4_.Q ),
    .Q(\sb_3__2_.mem_top_track_0.ccff_tail ),
    .Q_N(\sb_3__2_.mem_top_track_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_16.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_16.ccff_head ),
    .Q(\sb_3__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_16.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_16.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_16.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_16.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_16.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_16.sc_dff_compact_1_.Q ),
    .Q(\sb_3__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_16.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_16.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_16.sc_dff_compact_2_.Q ),
    .Q(\sb_3__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_16.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_16.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_16.sc_dff_compact_3_.Q ),
    .Q(\sb_3__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_16.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_16.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_16.sc_dff_compact_4_.Q ),
    .Q(\sb_3__2_.mem_bottom_track_1.ccff_head ),
    .Q_N(\sb_3__2_.mem_top_track_16.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_8.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_0.ccff_tail ),
    .Q(\sb_3__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_8.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_8.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_8.sc_dff_compact_0_.Q ),
    .Q(\sb_3__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_8.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_8.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_8.sc_dff_compact_1_.Q ),
    .Q(\sb_3__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_8.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_8.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_8.sc_dff_compact_2_.Q ),
    .Q(\sb_3__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_8.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_8.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_8.sc_dff_compact_3_.Q ),
    .Q(\sb_3__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q_N(\sb_3__2_.mem_top_track_8.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__2_.mem_top_track_8.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__2_.mem_top_track_8.sc_dff_compact_4_.Q ),
    .Q(\sb_3__2_.mem_top_track_16.ccff_head ),
    .Q_N(\sb_3__2_.mem_top_track_8.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\grid_io_right_4_3.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_1.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_11.ccff_head ),
    .Q(\sb_3__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_11.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_11.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_13.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_13.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_15.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_15.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_17.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_17.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_1.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_3.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_3.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_5.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_5.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_7.ccff_tail ),
    .Q_N(\sb_3__3_.mem_bottom_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_7.ccff_tail ),
    .Q(\sb_3__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_bottom_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_bottom_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_bottom_track_11.ccff_head ),
    .Q_N(\sb_3__3_.mem_bottom_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_bottom_track_17.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_1.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_1.ccff_tail ),
    .Q_N(\sb_3__3_.mem_left_track_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_11.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_11.ccff_head ),
    .Q(\sb_3__3_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_11.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_11.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_11.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_11.ccff_tail ),
    .Q_N(\sb_3__3_.mem_left_track_11.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_13.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_11.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_13.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_13.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_13.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_13.ccff_tail ),
    .Q_N(\sb_3__3_.mem_left_track_13.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_15.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_13.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_15.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_15.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_15.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_15.ccff_tail ),
    .Q_N(\sb_3__3_.mem_left_track_15.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_17.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_15.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_17.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_17.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_17.sc_dff_compact_0_.Q ),
    .Q(\cbx_3__3_.ccff_head ),
    .Q_N(\sb_3__3_.mem_left_track_17.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_1.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_3.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_3.ccff_tail ),
    .Q_N(\sb_3__3_.mem_left_track_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_5.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_3.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_5.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_5.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_5.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_5.ccff_tail ),
    .Q_N(\sb_3__3_.mem_left_track_5.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_7.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_5.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_7.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_7.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_7.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_7.ccff_tail ),
    .Q_N(\sb_3__3_.mem_left_track_7.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_9.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_7.ccff_tail ),
    .Q(\sb_3__3_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q_N(\sb_3__3_.mem_left_track_9.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset)
  );
  sky130_fd_sc_hd__dfrbp_1 \sb_3__3_.mem_left_track_9.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(prog_clk),
    .D(\sb_3__3_.mem_left_track_9.sc_dff_compact_0_.Q ),
    .Q(\sb_3__3_.mem_left_track_11.ccff_head ),
    .Q_N(\sb_3__3_.mem_left_track_9.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset)
  );
endmodule
