{
  "module_name": "pinctrl-tegra114.c",
  "hash_id": "aba663ed213f27c7f8d9d8b62bd4ee0c9f7b54eff9c16a18c7dee2981819b74c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/tegra/pinctrl-tegra114.c",
  "human_readable_source": "\n \n\n#include <linux/init.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"pinctrl-tegra.h\"\n\n \n#define _GPIO(offset)\t\t\t\t(offset)\n\n#define TEGRA_PIN_CLK_32K_OUT_PA0\t\t_GPIO(0)\n#define TEGRA_PIN_UART3_CTS_N_PA1\t\t_GPIO(1)\n#define TEGRA_PIN_DAP2_FS_PA2\t\t\t_GPIO(2)\n#define TEGRA_PIN_DAP2_SCLK_PA3\t\t\t_GPIO(3)\n#define TEGRA_PIN_DAP2_DIN_PA4\t\t\t_GPIO(4)\n#define TEGRA_PIN_DAP2_DOUT_PA5\t\t\t_GPIO(5)\n#define TEGRA_PIN_SDMMC3_CLK_PA6\t\t_GPIO(6)\n#define TEGRA_PIN_SDMMC3_CMD_PA7\t\t_GPIO(7)\n#define TEGRA_PIN_GMI_A17_PB0\t\t\t_GPIO(8)\n#define TEGRA_PIN_GMI_A18_PB1\t\t\t_GPIO(9)\n#define TEGRA_PIN_SDMMC3_DAT3_PB4\t\t_GPIO(12)\n#define TEGRA_PIN_SDMMC3_DAT2_PB5\t\t_GPIO(13)\n#define TEGRA_PIN_SDMMC3_DAT1_PB6\t\t_GPIO(14)\n#define TEGRA_PIN_SDMMC3_DAT0_PB7\t\t_GPIO(15)\n#define TEGRA_PIN_UART3_RTS_N_PC0\t\t_GPIO(16)\n#define TEGRA_PIN_UART2_TXD_PC2\t\t\t_GPIO(18)\n#define TEGRA_PIN_UART2_RXD_PC3\t\t\t_GPIO(19)\n#define TEGRA_PIN_GEN1_I2C_SCL_PC4\t\t_GPIO(20)\n#define TEGRA_PIN_GEN1_I2C_SDA_PC5\t\t_GPIO(21)\n#define TEGRA_PIN_GMI_WP_N_PC7\t\t\t_GPIO(23)\n#define TEGRA_PIN_GMI_AD0_PG0\t\t\t_GPIO(48)\n#define TEGRA_PIN_GMI_AD1_PG1\t\t\t_GPIO(49)\n#define TEGRA_PIN_GMI_AD2_PG2\t\t\t_GPIO(50)\n#define TEGRA_PIN_GMI_AD3_PG3\t\t\t_GPIO(51)\n#define TEGRA_PIN_GMI_AD4_PG4\t\t\t_GPIO(52)\n#define TEGRA_PIN_GMI_AD5_PG5\t\t\t_GPIO(53)\n#define TEGRA_PIN_GMI_AD6_PG6\t\t\t_GPIO(54)\n#define TEGRA_PIN_GMI_AD7_PG7\t\t\t_GPIO(55)\n#define TEGRA_PIN_GMI_AD8_PH0\t\t\t_GPIO(56)\n#define TEGRA_PIN_GMI_AD9_PH1\t\t\t_GPIO(57)\n#define TEGRA_PIN_GMI_AD10_PH2\t\t\t_GPIO(58)\n#define TEGRA_PIN_GMI_AD11_PH3\t\t\t_GPIO(59)\n#define TEGRA_PIN_GMI_AD12_PH4\t\t\t_GPIO(60)\n#define TEGRA_PIN_GMI_AD13_PH5\t\t\t_GPIO(61)\n#define TEGRA_PIN_GMI_AD14_PH6\t\t\t_GPIO(62)\n#define TEGRA_PIN_GMI_AD15_PH7\t\t\t_GPIO(63)\n#define TEGRA_PIN_GMI_WR_N_PI0\t\t\t_GPIO(64)\n#define TEGRA_PIN_GMI_OE_N_PI1\t\t\t_GPIO(65)\n#define TEGRA_PIN_GMI_CS6_N_PI3\t\t\t_GPIO(67)\n#define TEGRA_PIN_GMI_RST_N_PI4\t\t\t_GPIO(68)\n#define TEGRA_PIN_GMI_IORDY_PI5\t\t\t_GPIO(69)\n#define TEGRA_PIN_GMI_CS7_N_PI6\t\t\t_GPIO(70)\n#define TEGRA_PIN_GMI_WAIT_PI7\t\t\t_GPIO(71)\n#define TEGRA_PIN_GMI_CS0_N_PJ0\t\t\t_GPIO(72)\n#define TEGRA_PIN_GMI_CS1_N_PJ2\t\t\t_GPIO(74)\n#define TEGRA_PIN_GMI_DQS_P_PJ3\t\t\t_GPIO(75)\n#define TEGRA_PIN_UART2_CTS_N_PJ5\t\t_GPIO(77)\n#define TEGRA_PIN_UART2_RTS_N_PJ6\t\t_GPIO(78)\n#define TEGRA_PIN_GMI_A16_PJ7\t\t\t_GPIO(79)\n#define TEGRA_PIN_GMI_ADV_N_PK0\t\t\t_GPIO(80)\n#define TEGRA_PIN_GMI_CLK_PK1\t\t\t_GPIO(81)\n#define TEGRA_PIN_GMI_CS4_N_PK2\t\t\t_GPIO(82)\n#define TEGRA_PIN_GMI_CS2_N_PK3\t\t\t_GPIO(83)\n#define TEGRA_PIN_GMI_CS3_N_PK4\t\t\t_GPIO(84)\n#define TEGRA_PIN_SPDIF_OUT_PK5\t\t\t_GPIO(85)\n#define TEGRA_PIN_SPDIF_IN_PK6\t\t\t_GPIO(86)\n#define TEGRA_PIN_GMI_A19_PK7\t\t\t_GPIO(87)\n#define TEGRA_PIN_DAP1_FS_PN0\t\t\t_GPIO(104)\n#define TEGRA_PIN_DAP1_DIN_PN1\t\t\t_GPIO(105)\n#define TEGRA_PIN_DAP1_DOUT_PN2\t\t\t_GPIO(106)\n#define TEGRA_PIN_DAP1_SCLK_PN3\t\t\t_GPIO(107)\n#define TEGRA_PIN_USB_VBUS_EN0_PN4\t\t_GPIO(108)\n#define TEGRA_PIN_USB_VBUS_EN1_PN5\t\t_GPIO(109)\n#define TEGRA_PIN_HDMI_INT_PN7\t\t\t_GPIO(111)\n#define TEGRA_PIN_ULPI_DATA7_PO0\t\t_GPIO(112)\n#define TEGRA_PIN_ULPI_DATA0_PO1\t\t_GPIO(113)\n#define TEGRA_PIN_ULPI_DATA1_PO2\t\t_GPIO(114)\n#define TEGRA_PIN_ULPI_DATA2_PO3\t\t_GPIO(115)\n#define TEGRA_PIN_ULPI_DATA3_PO4\t\t_GPIO(116)\n#define TEGRA_PIN_ULPI_DATA4_PO5\t\t_GPIO(117)\n#define TEGRA_PIN_ULPI_DATA5_PO6\t\t_GPIO(118)\n#define TEGRA_PIN_ULPI_DATA6_PO7\t\t_GPIO(119)\n#define TEGRA_PIN_DAP3_FS_PP0\t\t\t_GPIO(120)\n#define TEGRA_PIN_DAP3_DIN_PP1\t\t\t_GPIO(121)\n#define TEGRA_PIN_DAP3_DOUT_PP2\t\t\t_GPIO(122)\n#define TEGRA_PIN_DAP3_SCLK_PP3\t\t\t_GPIO(123)\n#define TEGRA_PIN_DAP4_FS_PP4\t\t\t_GPIO(124)\n#define TEGRA_PIN_DAP4_DIN_PP5\t\t\t_GPIO(125)\n#define TEGRA_PIN_DAP4_DOUT_PP6\t\t\t_GPIO(126)\n#define TEGRA_PIN_DAP4_SCLK_PP7\t\t\t_GPIO(127)\n#define TEGRA_PIN_KB_COL0_PQ0\t\t\t_GPIO(128)\n#define TEGRA_PIN_KB_COL1_PQ1\t\t\t_GPIO(129)\n#define TEGRA_PIN_KB_COL2_PQ2\t\t\t_GPIO(130)\n#define TEGRA_PIN_KB_COL3_PQ3\t\t\t_GPIO(131)\n#define TEGRA_PIN_KB_COL4_PQ4\t\t\t_GPIO(132)\n#define TEGRA_PIN_KB_COL5_PQ5\t\t\t_GPIO(133)\n#define TEGRA_PIN_KB_COL6_PQ6\t\t\t_GPIO(134)\n#define TEGRA_PIN_KB_COL7_PQ7\t\t\t_GPIO(135)\n#define TEGRA_PIN_KB_ROW0_PR0\t\t\t_GPIO(136)\n#define TEGRA_PIN_KB_ROW1_PR1\t\t\t_GPIO(137)\n#define TEGRA_PIN_KB_ROW2_PR2\t\t\t_GPIO(138)\n#define TEGRA_PIN_KB_ROW3_PR3\t\t\t_GPIO(139)\n#define TEGRA_PIN_KB_ROW4_PR4\t\t\t_GPIO(140)\n#define TEGRA_PIN_KB_ROW5_PR5\t\t\t_GPIO(141)\n#define TEGRA_PIN_KB_ROW6_PR6\t\t\t_GPIO(142)\n#define TEGRA_PIN_KB_ROW7_PR7\t\t\t_GPIO(143)\n#define TEGRA_PIN_KB_ROW8_PS0\t\t\t_GPIO(144)\n#define TEGRA_PIN_KB_ROW9_PS1\t\t\t_GPIO(145)\n#define TEGRA_PIN_KB_ROW10_PS2\t\t\t_GPIO(146)\n#define TEGRA_PIN_GEN2_I2C_SCL_PT5\t\t_GPIO(157)\n#define TEGRA_PIN_GEN2_I2C_SDA_PT6\t\t_GPIO(158)\n#define TEGRA_PIN_SDMMC4_CMD_PT7\t\t_GPIO(159)\n#define TEGRA_PIN_PU0\t\t\t\t_GPIO(160)\n#define TEGRA_PIN_PU1\t\t\t\t_GPIO(161)\n#define TEGRA_PIN_PU2\t\t\t\t_GPIO(162)\n#define TEGRA_PIN_PU3\t\t\t\t_GPIO(163)\n#define TEGRA_PIN_PU4\t\t\t\t_GPIO(164)\n#define TEGRA_PIN_PU5\t\t\t\t_GPIO(165)\n#define TEGRA_PIN_PU6\t\t\t\t_GPIO(166)\n#define TEGRA_PIN_PV0\t\t\t\t_GPIO(168)\n#define TEGRA_PIN_PV1\t\t\t\t_GPIO(169)\n#define TEGRA_PIN_SDMMC3_CD_N_PV2\t\t_GPIO(170)\n#define TEGRA_PIN_SDMMC1_WP_N_PV3\t\t_GPIO(171)\n#define TEGRA_PIN_DDC_SCL_PV4\t\t\t_GPIO(172)\n#define TEGRA_PIN_DDC_SDA_PV5\t\t\t_GPIO(173)\n#define TEGRA_PIN_GPIO_W2_AUD_PW2\t\t_GPIO(178)\n#define TEGRA_PIN_GPIO_W3_AUD_PW3\t\t_GPIO(179)\n#define TEGRA_PIN_CLK1_OUT_PW4\t\t\t_GPIO(180)\n#define TEGRA_PIN_CLK2_OUT_PW5\t\t\t_GPIO(181)\n#define TEGRA_PIN_UART3_TXD_PW6\t\t\t_GPIO(182)\n#define TEGRA_PIN_UART3_RXD_PW7\t\t\t_GPIO(183)\n#define TEGRA_PIN_DVFS_PWM_PX0\t\t\t_GPIO(184)\n#define TEGRA_PIN_GPIO_X1_AUD_PX1\t\t_GPIO(185)\n#define TEGRA_PIN_DVFS_CLK_PX2\t\t\t_GPIO(186)\n#define TEGRA_PIN_GPIO_X3_AUD_PX3\t\t_GPIO(187)\n#define TEGRA_PIN_GPIO_X4_AUD_PX4\t\t_GPIO(188)\n#define TEGRA_PIN_GPIO_X5_AUD_PX5\t\t_GPIO(189)\n#define TEGRA_PIN_GPIO_X6_AUD_PX6\t\t_GPIO(190)\n#define TEGRA_PIN_GPIO_X7_AUD_PX7\t\t_GPIO(191)\n#define TEGRA_PIN_ULPI_CLK_PY0\t\t\t_GPIO(192)\n#define TEGRA_PIN_ULPI_DIR_PY1\t\t\t_GPIO(193)\n#define TEGRA_PIN_ULPI_NXT_PY2\t\t\t_GPIO(194)\n#define TEGRA_PIN_ULPI_STP_PY3\t\t\t_GPIO(195)\n#define TEGRA_PIN_SDMMC1_DAT3_PY4\t\t_GPIO(196)\n#define TEGRA_PIN_SDMMC1_DAT2_PY5\t\t_GPIO(197)\n#define TEGRA_PIN_SDMMC1_DAT1_PY6\t\t_GPIO(198)\n#define TEGRA_PIN_SDMMC1_DAT0_PY7\t\t_GPIO(199)\n#define TEGRA_PIN_SDMMC1_CLK_PZ0\t\t_GPIO(200)\n#define TEGRA_PIN_SDMMC1_CMD_PZ1\t\t_GPIO(201)\n#define TEGRA_PIN_SYS_CLK_REQ_PZ5\t\t_GPIO(205)\n#define TEGRA_PIN_PWR_I2C_SCL_PZ6\t\t_GPIO(206)\n#define TEGRA_PIN_PWR_I2C_SDA_PZ7\t\t_GPIO(207)\n#define TEGRA_PIN_SDMMC4_DAT0_PAA0\t\t_GPIO(208)\n#define TEGRA_PIN_SDMMC4_DAT1_PAA1\t\t_GPIO(209)\n#define TEGRA_PIN_SDMMC4_DAT2_PAA2\t\t_GPIO(210)\n#define TEGRA_PIN_SDMMC4_DAT3_PAA3\t\t_GPIO(211)\n#define TEGRA_PIN_SDMMC4_DAT4_PAA4\t\t_GPIO(212)\n#define TEGRA_PIN_SDMMC4_DAT5_PAA5\t\t_GPIO(213)\n#define TEGRA_PIN_SDMMC4_DAT6_PAA6\t\t_GPIO(214)\n#define TEGRA_PIN_SDMMC4_DAT7_PAA7\t\t_GPIO(215)\n#define TEGRA_PIN_PBB0\t\t\t\t_GPIO(216)\n#define TEGRA_PIN_CAM_I2C_SCL_PBB1\t\t_GPIO(217)\n#define TEGRA_PIN_CAM_I2C_SDA_PBB2\t\t_GPIO(218)\n#define TEGRA_PIN_PBB3\t\t\t\t_GPIO(219)\n#define TEGRA_PIN_PBB4\t\t\t\t_GPIO(220)\n#define TEGRA_PIN_PBB5\t\t\t\t_GPIO(221)\n#define TEGRA_PIN_PBB6\t\t\t\t_GPIO(222)\n#define TEGRA_PIN_PBB7\t\t\t\t_GPIO(223)\n#define TEGRA_PIN_CAM_MCLK_PCC0\t\t\t_GPIO(224)\n#define TEGRA_PIN_PCC1\t\t\t\t_GPIO(225)\n#define TEGRA_PIN_PCC2\t\t\t\t_GPIO(226)\n#define TEGRA_PIN_SDMMC4_CLK_PCC4\t\t_GPIO(228)\n#define TEGRA_PIN_CLK2_REQ_PCC5\t\t\t_GPIO(229)\n#define TEGRA_PIN_CLK3_OUT_PEE0\t\t\t_GPIO(240)\n#define TEGRA_PIN_CLK3_REQ_PEE1\t\t\t_GPIO(241)\n#define TEGRA_PIN_CLK1_REQ_PEE2\t\t\t_GPIO(242)\n#define TEGRA_PIN_HDMI_CEC_PEE3\t\t\t_GPIO(243)\n#define TEGRA_PIN_SDMMC3_CLK_LB_OUT_PEE4\t_GPIO(244)\n#define TEGRA_PIN_SDMMC3_CLK_LB_IN_PEE5\t\t_GPIO(245)\n\n \n#define NUM_GPIOS\t\t\t\t(TEGRA_PIN_SDMMC3_CLK_LB_IN_PEE5 + 1)\n#define _PIN(offset)\t\t\t\t(NUM_GPIOS + (offset))\n\n \n#define TEGRA_PIN_CORE_PWR_REQ\t\t\t_PIN(0)\n#define TEGRA_PIN_CPU_PWR_REQ\t\t\t_PIN(1)\n#define TEGRA_PIN_PWR_INT_N\t\t\t_PIN(2)\n#define TEGRA_PIN_RESET_OUT_N\t\t\t_PIN(3)\n#define TEGRA_PIN_OWR\t\t\t\t_PIN(4)\n#define TEGRA_PIN_JTAG_RTCK\t\t\t_PIN(5)\n#define TEGRA_PIN_CLK_32K_IN\t\t\t_PIN(6)\n#define TEGRA_PIN_GMI_CLK_LB\t\t\t_PIN(7)\n\nstatic const struct pinctrl_pin_desc tegra114_pins[] = {\n\tPINCTRL_PIN(TEGRA_PIN_CLK_32K_OUT_PA0, \"CLK_32K_OUT PA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_CTS_N_PA1, \"UART3_CTS_N PA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_FS_PA2, \"DAP2_FS PA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_SCLK_PA3, \"DAP2_SCLK PA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DIN_PA4, \"DAP2_DIN PA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP2_DOUT_PA5, \"DAP2_DOUT PA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CLK_PA6, \"SDMMC3_CLK PA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CMD_PA7, \"SDMMC3_CMD PA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_A17_PB0, \"GMI_A17 PB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_A18_PB1, \"GMI_A18 PB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT3_PB4, \"SDMMC3_DAT3 PB4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT2_PB5, \"SDMMC3_DAT2 PB5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT1_PB6, \"SDMMC3_DAT1 PB6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_DAT0_PB7, \"SDMMC3_DAT0 PB7\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RTS_N_PC0, \"UART3_RTS_N PC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_TXD_PC2, \"UART2_TXD PC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RXD_PC3, \"UART2_RXD PC3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SCL_PC4, \"GEN1_I2C_SCL PC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN1_I2C_SDA_PC5, \"GEN1_I2C_SDA PC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_WP_N_PC7, \"GMI_WP_N PC7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD0_PG0, \"GMI_AD0 PG0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD1_PG1, \"GMI_AD1 PG1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD2_PG2, \"GMI_AD2 PG2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD3_PG3, \"GMI_AD3 PG3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD4_PG4, \"GMI_AD4 PG4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD5_PG5, \"GMI_AD5 PG5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD6_PG6, \"GMI_AD6 PG6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD7_PG7, \"GMI_AD7 PG7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD8_PH0, \"GMI_AD8 PH0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD9_PH1, \"GMI_AD9 PH1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD10_PH2, \"GMI_AD10 PH2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD11_PH3, \"GMI_AD11 PH3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD12_PH4, \"GMI_AD12 PH4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD13_PH5, \"GMI_AD13 PH5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD14_PH6, \"GMI_AD14 PH6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_AD15_PH7, \"GMI_AD15 PH7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_WR_N_PI0, \"GMI_WR_N PI0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_OE_N_PI1, \"GMI_OE_N PI1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS6_N_PI3, \"GMI_CS6_N PI3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_RST_N_PI4, \"GMI_RST_N PI4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_IORDY_PI5, \"GMI_IORDY PI5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS7_N_PI6, \"GMI_CS7_N PI6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_WAIT_PI7, \"GMI_WAIT PI7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS0_N_PJ0, \"GMI_CS0_N PJ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS1_N_PJ2, \"GMI_CS1_N PJ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_DQS_P_PJ3, \"GMI_DQS_P PJ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_CTS_N_PJ5, \"UART2_CTS_N PJ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART2_RTS_N_PJ6, \"UART2_RTS_N PJ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_A16_PJ7, \"GMI_A16 PJ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_ADV_N_PK0, \"GMI_ADV_N PK0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CLK_PK1, \"GMI_CLK PK1\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS4_N_PK2, \"GMI_CS4_N PK2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS2_N_PK3, \"GMI_CS2_N PK3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CS3_N_PK4, \"GMI_CS3_N PK4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPDIF_OUT_PK5, \"SPDIF_OUT PK5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SPDIF_IN_PK6, \"SPDIF_IN PK6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_A19_PK7, \"GMI_A19 PK7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_FS_PN0, \"DAP1_FS PN0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DIN_PN1, \"DAP1_DIN PN1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_DOUT_PN2, \"DAP1_DOUT PN2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP1_SCLK_PN3, \"DAP1_SCLK PN3\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN0_PN4, \"USB_VBUS_EN0 PN4\"),\n\tPINCTRL_PIN(TEGRA_PIN_USB_VBUS_EN1_PN5, \"USB_VBUS_EN1 PN5\"),\n\tPINCTRL_PIN(TEGRA_PIN_HDMI_INT_PN7, \"HDMI_INT PN7\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA7_PO0, \"ULPI_DATA7 PO0\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA0_PO1, \"ULPI_DATA0 PO1\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA1_PO2, \"ULPI_DATA1 PO2\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA2_PO3, \"ULPI_DATA2 PO3\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA3_PO4, \"ULPI_DATA3 PO4\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA4_PO5, \"ULPI_DATA4 PO5\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA5_PO6, \"ULPI_DATA5 PO6\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DATA6_PO7, \"ULPI_DATA6 PO7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_FS_PP0, \"DAP3_FS PP0\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_DIN_PP1, \"DAP3_DIN PP1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_DOUT_PP2, \"DAP3_DOUT PP2\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP3_SCLK_PP3, \"DAP3_SCLK PP3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_FS_PP4, \"DAP4_FS PP4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DIN_PP5, \"DAP4_DIN PP5\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_DOUT_PP6, \"DAP4_DOUT PP6\"),\n\tPINCTRL_PIN(TEGRA_PIN_DAP4_SCLK_PP7, \"DAP4_SCLK PP7\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL0_PQ0, \"KB_COL0 PQ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL1_PQ1, \"KB_COL1 PQ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL2_PQ2, \"KB_COL2 PQ2\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL3_PQ3, \"KB_COL3 PQ3\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL4_PQ4, \"KB_COL4 PQ4\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL5_PQ5, \"KB_COL5 PQ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL6_PQ6, \"KB_COL6 PQ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_COL7_PQ7, \"KB_COL7 PQ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW0_PR0, \"KB_ROW0 PR0\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW1_PR1, \"KB_ROW1 PR1\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW2_PR2, \"KB_ROW2 PR2\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW3_PR3, \"KB_ROW3 PR3\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW4_PR4, \"KB_ROW4 PR4\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW5_PR5, \"KB_ROW5 PR5\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW6_PR6, \"KB_ROW6 PR6\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW7_PR7, \"KB_ROW7 PR7\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW8_PS0, \"KB_ROW8 PS0\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW9_PS1, \"KB_ROW9 PS1\"),\n\tPINCTRL_PIN(TEGRA_PIN_KB_ROW10_PS2, \"KB_ROW10 PS2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SCL_PT5, \"GEN2_I2C_SCL PT5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GEN2_I2C_SDA_PT6, \"GEN2_I2C_SDA PT6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_CMD_PT7, \"SDMMC4_CMD PT7\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU0, \"PU0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU1, \"PU1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU2, \"PU2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU3, \"PU3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU4, \"PU4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU5, \"PU5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PU6, \"PU6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PV0, \"PV0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PV1, \"PV1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CD_N_PV2, \"SDMMC3_CD_N PV2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_WP_N_PV3, \"SDMMC1_WP_N PV3\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDC_SCL_PV4, \"DDC_SCL PV4\"),\n\tPINCTRL_PIN(TEGRA_PIN_DDC_SDA_PV5, \"DDC_SDA PV5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_W2_AUD_PW2, \"GPIO_W2_AUD PW2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_W3_AUD_PW3, \"GPIO_W3_AUD PW3\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK1_OUT_PW4, \"CLK1_OUT PW4\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK2_OUT_PW5, \"CLK2_OUT PW5\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_TXD_PW6, \"UART3_TXD PW6\"),\n\tPINCTRL_PIN(TEGRA_PIN_UART3_RXD_PW7, \"UART3_RXD PW7\"),\n\tPINCTRL_PIN(TEGRA_PIN_DVFS_PWM_PX0, \"DVFS_PWM PX0\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X1_AUD_PX1, \"GPIO_X1_AUD PX1\"),\n\tPINCTRL_PIN(TEGRA_PIN_DVFS_CLK_PX2, \"DVFS_CLK PX2\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X3_AUD_PX3, \"GPIO_X3_AUD PX3\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X4_AUD_PX4, \"GPIO_X4_AUD PX4\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X5_AUD_PX5, \"GPIO_X5_AUD PX5\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X6_AUD_PX6, \"GPIO_X6_AUD PX6\"),\n\tPINCTRL_PIN(TEGRA_PIN_GPIO_X7_AUD_PX7, \"GPIO_X7_AUD PX7\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_CLK_PY0, \"ULPI_CLK PY0\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_DIR_PY1, \"ULPI_DIR PY1\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_NXT_PY2, \"ULPI_NXT PY2\"),\n\tPINCTRL_PIN(TEGRA_PIN_ULPI_STP_PY3, \"ULPI_STP PY3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT3_PY4, \"SDMMC1_DAT3 PY4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT2_PY5, \"SDMMC1_DAT2 PY5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT1_PY6, \"SDMMC1_DAT1 PY6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_DAT0_PY7, \"SDMMC1_DAT0 PY7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CLK_PZ0, \"SDMMC1_CLK PZ0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC1_CMD_PZ1, \"SDMMC1_CMD PZ1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SYS_CLK_REQ_PZ5, \"SYS_CLK_REQ PZ5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SCL_PZ6, \"PWR_I2C_SCL PZ6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_I2C_SDA_PZ7, \"PWR_I2C_SDA PZ7\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT0_PAA0, \"SDMMC4_DAT0 PAA0\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT1_PAA1, \"SDMMC4_DAT1 PAA1\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT2_PAA2, \"SDMMC4_DAT2 PAA2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT3_PAA3, \"SDMMC4_DAT3 PAA3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT4_PAA4, \"SDMMC4_DAT4 PAA4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT5_PAA5, \"SDMMC4_DAT5 PAA5\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT6_PAA6, \"SDMMC4_DAT6 PAA6\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_DAT7_PAA7, \"SDMMC4_DAT7 PAA7\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB0, \"PBB0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SCL_PBB1, \"CAM_I2C_SCL PBB1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_I2C_SDA_PBB2, \"CAM_I2C_SDA PBB2\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB3, \"PBB3\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB4, \"PBB4\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB5, \"PBB5\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB6, \"PBB6\"),\n\tPINCTRL_PIN(TEGRA_PIN_PBB7, \"PBB7\"),\n\tPINCTRL_PIN(TEGRA_PIN_CAM_MCLK_PCC0, \"CAM_MCLK PCC0\"),\n\tPINCTRL_PIN(TEGRA_PIN_PCC1, \"PCC1\"),\n\tPINCTRL_PIN(TEGRA_PIN_PCC2, \"PCC2\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC4_CLK_PCC4, \"SDMMC4_CLK PCC4\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK2_REQ_PCC5, \"CLK2_REQ PCC5\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK3_OUT_PEE0, \"CLK3_OUT PEE0\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK3_REQ_PEE1, \"CLK3_REQ PEE1\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK1_REQ_PEE2, \"CLK1_REQ PEE2\"),\n\tPINCTRL_PIN(TEGRA_PIN_HDMI_CEC_PEE3, \"HDMI_CEC PEE3\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CLK_LB_OUT_PEE4, \"SDMMC3_CLK_LB_OUT PEE4\"),\n\tPINCTRL_PIN(TEGRA_PIN_SDMMC3_CLK_LB_IN_PEE5, \"SDMMC3_CLK_LB_IN PEE5\"),\n\tPINCTRL_PIN(TEGRA_PIN_CORE_PWR_REQ, \"CORE_PWR_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_CPU_PWR_REQ, \"CPU_PWR_REQ\"),\n\tPINCTRL_PIN(TEGRA_PIN_PWR_INT_N, \"PWR_INT_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_RESET_OUT_N, \"RESET_OUT_N\"),\n\tPINCTRL_PIN(TEGRA_PIN_OWR, \"OWR\"),\n\tPINCTRL_PIN(TEGRA_PIN_JTAG_RTCK, \"JTAG_RTCK\"),\n\tPINCTRL_PIN(TEGRA_PIN_CLK_32K_IN, \"CLK_32K_IN\"),\n\tPINCTRL_PIN(TEGRA_PIN_GMI_CLK_LB, \"GMI_CLK_LB\"),\n};\n\nstatic const unsigned clk_32k_out_pa0_pins[] = {\n\tTEGRA_PIN_CLK_32K_OUT_PA0,\n};\n\nstatic const unsigned uart3_cts_n_pa1_pins[] = {\n\tTEGRA_PIN_UART3_CTS_N_PA1,\n};\n\nstatic const unsigned dap2_fs_pa2_pins[] = {\n\tTEGRA_PIN_DAP2_FS_PA2,\n};\n\nstatic const unsigned dap2_sclk_pa3_pins[] = {\n\tTEGRA_PIN_DAP2_SCLK_PA3,\n};\n\nstatic const unsigned dap2_din_pa4_pins[] = {\n\tTEGRA_PIN_DAP2_DIN_PA4,\n};\n\nstatic const unsigned dap2_dout_pa5_pins[] = {\n\tTEGRA_PIN_DAP2_DOUT_PA5,\n};\n\nstatic const unsigned sdmmc3_clk_pa6_pins[] = {\n\tTEGRA_PIN_SDMMC3_CLK_PA6,\n};\n\nstatic const unsigned sdmmc3_cmd_pa7_pins[] = {\n\tTEGRA_PIN_SDMMC3_CMD_PA7,\n};\n\nstatic const unsigned gmi_a17_pb0_pins[] = {\n\tTEGRA_PIN_GMI_A17_PB0,\n};\n\nstatic const unsigned gmi_a18_pb1_pins[] = {\n\tTEGRA_PIN_GMI_A18_PB1,\n};\n\nstatic const unsigned sdmmc3_dat3_pb4_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT3_PB4,\n};\n\nstatic const unsigned sdmmc3_dat2_pb5_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT2_PB5,\n};\n\nstatic const unsigned sdmmc3_dat1_pb6_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT1_PB6,\n};\n\nstatic const unsigned sdmmc3_dat0_pb7_pins[] = {\n\tTEGRA_PIN_SDMMC3_DAT0_PB7,\n};\n\nstatic const unsigned uart3_rts_n_pc0_pins[] = {\n\tTEGRA_PIN_UART3_RTS_N_PC0,\n};\n\nstatic const unsigned uart2_txd_pc2_pins[] = {\n\tTEGRA_PIN_UART2_TXD_PC2,\n};\n\nstatic const unsigned uart2_rxd_pc3_pins[] = {\n\tTEGRA_PIN_UART2_RXD_PC3,\n};\n\nstatic const unsigned gen1_i2c_scl_pc4_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SCL_PC4,\n};\n\nstatic const unsigned gen1_i2c_sda_pc5_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SDA_PC5,\n};\n\nstatic const unsigned gmi_wp_n_pc7_pins[] = {\n\tTEGRA_PIN_GMI_WP_N_PC7,\n};\n\nstatic const unsigned gmi_ad0_pg0_pins[] = {\n\tTEGRA_PIN_GMI_AD0_PG0,\n};\n\nstatic const unsigned gmi_ad1_pg1_pins[] = {\n\tTEGRA_PIN_GMI_AD1_PG1,\n};\n\nstatic const unsigned gmi_ad2_pg2_pins[] = {\n\tTEGRA_PIN_GMI_AD2_PG2,\n};\n\nstatic const unsigned gmi_ad3_pg3_pins[] = {\n\tTEGRA_PIN_GMI_AD3_PG3,\n};\n\nstatic const unsigned gmi_ad4_pg4_pins[] = {\n\tTEGRA_PIN_GMI_AD4_PG4,\n};\n\nstatic const unsigned gmi_ad5_pg5_pins[] = {\n\tTEGRA_PIN_GMI_AD5_PG5,\n};\n\nstatic const unsigned gmi_ad6_pg6_pins[] = {\n\tTEGRA_PIN_GMI_AD6_PG6,\n};\n\nstatic const unsigned gmi_ad7_pg7_pins[] = {\n\tTEGRA_PIN_GMI_AD7_PG7,\n};\n\nstatic const unsigned gmi_ad8_ph0_pins[] = {\n\tTEGRA_PIN_GMI_AD8_PH0,\n};\n\nstatic const unsigned gmi_ad9_ph1_pins[] = {\n\tTEGRA_PIN_GMI_AD9_PH1,\n};\n\nstatic const unsigned gmi_ad10_ph2_pins[] = {\n\tTEGRA_PIN_GMI_AD10_PH2,\n};\n\nstatic const unsigned gmi_ad11_ph3_pins[] = {\n\tTEGRA_PIN_GMI_AD11_PH3,\n};\n\nstatic const unsigned gmi_ad12_ph4_pins[] = {\n\tTEGRA_PIN_GMI_AD12_PH4,\n};\n\nstatic const unsigned gmi_ad13_ph5_pins[] = {\n\tTEGRA_PIN_GMI_AD13_PH5,\n};\n\nstatic const unsigned gmi_ad14_ph6_pins[] = {\n\tTEGRA_PIN_GMI_AD14_PH6,\n};\n\nstatic const unsigned gmi_ad15_ph7_pins[] = {\n\tTEGRA_PIN_GMI_AD15_PH7,\n};\n\nstatic const unsigned gmi_wr_n_pi0_pins[] = {\n\tTEGRA_PIN_GMI_WR_N_PI0,\n};\n\nstatic const unsigned gmi_oe_n_pi1_pins[] = {\n\tTEGRA_PIN_GMI_OE_N_PI1,\n};\n\nstatic const unsigned gmi_cs6_n_pi3_pins[] = {\n\tTEGRA_PIN_GMI_CS6_N_PI3,\n};\n\nstatic const unsigned gmi_rst_n_pi4_pins[] = {\n\tTEGRA_PIN_GMI_RST_N_PI4,\n};\n\nstatic const unsigned gmi_iordy_pi5_pins[] = {\n\tTEGRA_PIN_GMI_IORDY_PI5,\n};\n\nstatic const unsigned gmi_cs7_n_pi6_pins[] = {\n\tTEGRA_PIN_GMI_CS7_N_PI6,\n};\n\nstatic const unsigned gmi_wait_pi7_pins[] = {\n\tTEGRA_PIN_GMI_WAIT_PI7,\n};\n\nstatic const unsigned gmi_cs0_n_pj0_pins[] = {\n\tTEGRA_PIN_GMI_CS0_N_PJ0,\n};\n\nstatic const unsigned gmi_cs1_n_pj2_pins[] = {\n\tTEGRA_PIN_GMI_CS1_N_PJ2,\n};\n\nstatic const unsigned gmi_dqs_p_pj3_pins[] = {\n\tTEGRA_PIN_GMI_DQS_P_PJ3,\n};\n\nstatic const unsigned uart2_cts_n_pj5_pins[] = {\n\tTEGRA_PIN_UART2_CTS_N_PJ5,\n};\n\nstatic const unsigned uart2_rts_n_pj6_pins[] = {\n\tTEGRA_PIN_UART2_RTS_N_PJ6,\n};\n\nstatic const unsigned gmi_a16_pj7_pins[] = {\n\tTEGRA_PIN_GMI_A16_PJ7,\n};\n\nstatic const unsigned gmi_adv_n_pk0_pins[] = {\n\tTEGRA_PIN_GMI_ADV_N_PK0,\n};\n\nstatic const unsigned gmi_clk_pk1_pins[] = {\n\tTEGRA_PIN_GMI_CLK_PK1,\n};\n\nstatic const unsigned gmi_cs4_n_pk2_pins[] = {\n\tTEGRA_PIN_GMI_CS4_N_PK2,\n};\n\nstatic const unsigned gmi_cs2_n_pk3_pins[] = {\n\tTEGRA_PIN_GMI_CS2_N_PK3,\n};\n\nstatic const unsigned gmi_cs3_n_pk4_pins[] = {\n\tTEGRA_PIN_GMI_CS3_N_PK4,\n};\n\nstatic const unsigned spdif_out_pk5_pins[] = {\n\tTEGRA_PIN_SPDIF_OUT_PK5,\n};\n\nstatic const unsigned spdif_in_pk6_pins[] = {\n\tTEGRA_PIN_SPDIF_IN_PK6,\n};\n\nstatic const unsigned gmi_a19_pk7_pins[] = {\n\tTEGRA_PIN_GMI_A19_PK7,\n};\n\nstatic const unsigned dap1_fs_pn0_pins[] = {\n\tTEGRA_PIN_DAP1_FS_PN0,\n};\n\nstatic const unsigned dap1_din_pn1_pins[] = {\n\tTEGRA_PIN_DAP1_DIN_PN1,\n};\n\nstatic const unsigned dap1_dout_pn2_pins[] = {\n\tTEGRA_PIN_DAP1_DOUT_PN2,\n};\n\nstatic const unsigned dap1_sclk_pn3_pins[] = {\n\tTEGRA_PIN_DAP1_SCLK_PN3,\n};\n\nstatic const unsigned usb_vbus_en0_pn4_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN0_PN4,\n};\n\nstatic const unsigned usb_vbus_en1_pn5_pins[] = {\n\tTEGRA_PIN_USB_VBUS_EN1_PN5,\n};\n\nstatic const unsigned hdmi_int_pn7_pins[] = {\n\tTEGRA_PIN_HDMI_INT_PN7,\n};\n\nstatic const unsigned ulpi_data7_po0_pins[] = {\n\tTEGRA_PIN_ULPI_DATA7_PO0,\n};\n\nstatic const unsigned ulpi_data0_po1_pins[] = {\n\tTEGRA_PIN_ULPI_DATA0_PO1,\n};\n\nstatic const unsigned ulpi_data1_po2_pins[] = {\n\tTEGRA_PIN_ULPI_DATA1_PO2,\n};\n\nstatic const unsigned ulpi_data2_po3_pins[] = {\n\tTEGRA_PIN_ULPI_DATA2_PO3,\n};\n\nstatic const unsigned ulpi_data3_po4_pins[] = {\n\tTEGRA_PIN_ULPI_DATA3_PO4,\n};\n\nstatic const unsigned ulpi_data4_po5_pins[] = {\n\tTEGRA_PIN_ULPI_DATA4_PO5,\n};\n\nstatic const unsigned ulpi_data5_po6_pins[] = {\n\tTEGRA_PIN_ULPI_DATA5_PO6,\n};\n\nstatic const unsigned ulpi_data6_po7_pins[] = {\n\tTEGRA_PIN_ULPI_DATA6_PO7,\n};\n\nstatic const unsigned dap3_fs_pp0_pins[] = {\n\tTEGRA_PIN_DAP3_FS_PP0,\n};\n\nstatic const unsigned dap3_din_pp1_pins[] = {\n\tTEGRA_PIN_DAP3_DIN_PP1,\n};\n\nstatic const unsigned dap3_dout_pp2_pins[] = {\n\tTEGRA_PIN_DAP3_DOUT_PP2,\n};\n\nstatic const unsigned dap3_sclk_pp3_pins[] = {\n\tTEGRA_PIN_DAP3_SCLK_PP3,\n};\n\nstatic const unsigned dap4_fs_pp4_pins[] = {\n\tTEGRA_PIN_DAP4_FS_PP4,\n};\n\nstatic const unsigned dap4_din_pp5_pins[] = {\n\tTEGRA_PIN_DAP4_DIN_PP5,\n};\n\nstatic const unsigned dap4_dout_pp6_pins[] = {\n\tTEGRA_PIN_DAP4_DOUT_PP6,\n};\n\nstatic const unsigned dap4_sclk_pp7_pins[] = {\n\tTEGRA_PIN_DAP4_SCLK_PP7,\n};\n\nstatic const unsigned kb_col0_pq0_pins[] = {\n\tTEGRA_PIN_KB_COL0_PQ0,\n};\n\nstatic const unsigned kb_col1_pq1_pins[] = {\n\tTEGRA_PIN_KB_COL1_PQ1,\n};\n\nstatic const unsigned kb_col2_pq2_pins[] = {\n\tTEGRA_PIN_KB_COL2_PQ2,\n};\n\nstatic const unsigned kb_col3_pq3_pins[] = {\n\tTEGRA_PIN_KB_COL3_PQ3,\n};\n\nstatic const unsigned kb_col4_pq4_pins[] = {\n\tTEGRA_PIN_KB_COL4_PQ4,\n};\n\nstatic const unsigned kb_col5_pq5_pins[] = {\n\tTEGRA_PIN_KB_COL5_PQ5,\n};\n\nstatic const unsigned kb_col6_pq6_pins[] = {\n\tTEGRA_PIN_KB_COL6_PQ6,\n};\n\nstatic const unsigned kb_col7_pq7_pins[] = {\n\tTEGRA_PIN_KB_COL7_PQ7,\n};\n\nstatic const unsigned kb_row0_pr0_pins[] = {\n\tTEGRA_PIN_KB_ROW0_PR0,\n};\n\nstatic const unsigned kb_row1_pr1_pins[] = {\n\tTEGRA_PIN_KB_ROW1_PR1,\n};\n\nstatic const unsigned kb_row2_pr2_pins[] = {\n\tTEGRA_PIN_KB_ROW2_PR2,\n};\n\nstatic const unsigned kb_row3_pr3_pins[] = {\n\tTEGRA_PIN_KB_ROW3_PR3,\n};\n\nstatic const unsigned kb_row4_pr4_pins[] = {\n\tTEGRA_PIN_KB_ROW4_PR4,\n};\n\nstatic const unsigned kb_row5_pr5_pins[] = {\n\tTEGRA_PIN_KB_ROW5_PR5,\n};\n\nstatic const unsigned kb_row6_pr6_pins[] = {\n\tTEGRA_PIN_KB_ROW6_PR6,\n};\n\nstatic const unsigned kb_row7_pr7_pins[] = {\n\tTEGRA_PIN_KB_ROW7_PR7,\n};\n\nstatic const unsigned kb_row8_ps0_pins[] = {\n\tTEGRA_PIN_KB_ROW8_PS0,\n};\n\nstatic const unsigned kb_row9_ps1_pins[] = {\n\tTEGRA_PIN_KB_ROW9_PS1,\n};\n\nstatic const unsigned kb_row10_ps2_pins[] = {\n\tTEGRA_PIN_KB_ROW10_PS2,\n};\n\nstatic const unsigned gen2_i2c_scl_pt5_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SCL_PT5,\n};\n\nstatic const unsigned gen2_i2c_sda_pt6_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SDA_PT6,\n};\n\nstatic const unsigned sdmmc4_cmd_pt7_pins[] = {\n\tTEGRA_PIN_SDMMC4_CMD_PT7,\n};\n\nstatic const unsigned pu0_pins[] = {\n\tTEGRA_PIN_PU0,\n};\n\nstatic const unsigned pu1_pins[] = {\n\tTEGRA_PIN_PU1,\n};\n\nstatic const unsigned pu2_pins[] = {\n\tTEGRA_PIN_PU2,\n};\n\nstatic const unsigned pu3_pins[] = {\n\tTEGRA_PIN_PU3,\n};\n\nstatic const unsigned pu4_pins[] = {\n\tTEGRA_PIN_PU4,\n};\n\nstatic const unsigned pu5_pins[] = {\n\tTEGRA_PIN_PU5,\n};\n\nstatic const unsigned pu6_pins[] = {\n\tTEGRA_PIN_PU6,\n};\n\nstatic const unsigned pv0_pins[] = {\n\tTEGRA_PIN_PV0,\n};\n\nstatic const unsigned pv1_pins[] = {\n\tTEGRA_PIN_PV1,\n};\n\nstatic const unsigned sdmmc3_cd_n_pv2_pins[] = {\n\tTEGRA_PIN_SDMMC3_CD_N_PV2,\n};\n\nstatic const unsigned sdmmc1_wp_n_pv3_pins[] = {\n\tTEGRA_PIN_SDMMC1_WP_N_PV3,\n};\n\nstatic const unsigned ddc_scl_pv4_pins[] = {\n\tTEGRA_PIN_DDC_SCL_PV4,\n};\n\nstatic const unsigned ddc_sda_pv5_pins[] = {\n\tTEGRA_PIN_DDC_SDA_PV5,\n};\n\nstatic const unsigned gpio_w2_aud_pw2_pins[] = {\n\tTEGRA_PIN_GPIO_W2_AUD_PW2,\n};\n\nstatic const unsigned gpio_w3_aud_pw3_pins[] = {\n\tTEGRA_PIN_GPIO_W3_AUD_PW3,\n};\n\nstatic const unsigned clk1_out_pw4_pins[] = {\n\tTEGRA_PIN_CLK1_OUT_PW4,\n};\n\nstatic const unsigned clk2_out_pw5_pins[] = {\n\tTEGRA_PIN_CLK2_OUT_PW5,\n};\n\nstatic const unsigned uart3_txd_pw6_pins[] = {\n\tTEGRA_PIN_UART3_TXD_PW6,\n};\n\nstatic const unsigned uart3_rxd_pw7_pins[] = {\n\tTEGRA_PIN_UART3_RXD_PW7,\n};\n\nstatic const unsigned dvfs_pwm_px0_pins[] = {\n\tTEGRA_PIN_DVFS_PWM_PX0,\n};\n\nstatic const unsigned gpio_x1_aud_px1_pins[] = {\n\tTEGRA_PIN_GPIO_X1_AUD_PX1,\n};\n\nstatic const unsigned dvfs_clk_px2_pins[] = {\n\tTEGRA_PIN_DVFS_CLK_PX2,\n};\n\nstatic const unsigned gpio_x3_aud_px3_pins[] = {\n\tTEGRA_PIN_GPIO_X3_AUD_PX3,\n};\n\nstatic const unsigned gpio_x4_aud_px4_pins[] = {\n\tTEGRA_PIN_GPIO_X4_AUD_PX4,\n};\n\nstatic const unsigned gpio_x5_aud_px5_pins[] = {\n\tTEGRA_PIN_GPIO_X5_AUD_PX5,\n};\n\nstatic const unsigned gpio_x6_aud_px6_pins[] = {\n\tTEGRA_PIN_GPIO_X6_AUD_PX6,\n};\n\nstatic const unsigned gpio_x7_aud_px7_pins[] = {\n\tTEGRA_PIN_GPIO_X7_AUD_PX7,\n};\n\nstatic const unsigned ulpi_clk_py0_pins[] = {\n\tTEGRA_PIN_ULPI_CLK_PY0,\n};\n\nstatic const unsigned ulpi_dir_py1_pins[] = {\n\tTEGRA_PIN_ULPI_DIR_PY1,\n};\n\nstatic const unsigned ulpi_nxt_py2_pins[] = {\n\tTEGRA_PIN_ULPI_NXT_PY2,\n};\n\nstatic const unsigned ulpi_stp_py3_pins[] = {\n\tTEGRA_PIN_ULPI_STP_PY3,\n};\n\nstatic const unsigned sdmmc1_dat3_py4_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT3_PY4,\n};\n\nstatic const unsigned sdmmc1_dat2_py5_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT2_PY5,\n};\n\nstatic const unsigned sdmmc1_dat1_py6_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT1_PY6,\n};\n\nstatic const unsigned sdmmc1_dat0_py7_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT0_PY7,\n};\n\nstatic const unsigned sdmmc1_clk_pz0_pins[] = {\n\tTEGRA_PIN_SDMMC1_CLK_PZ0,\n};\n\nstatic const unsigned sdmmc1_cmd_pz1_pins[] = {\n\tTEGRA_PIN_SDMMC1_CMD_PZ1,\n};\n\nstatic const unsigned sys_clk_req_pz5_pins[] = {\n\tTEGRA_PIN_SYS_CLK_REQ_PZ5,\n};\n\nstatic const unsigned pwr_i2c_scl_pz6_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SCL_PZ6,\n};\n\nstatic const unsigned pwr_i2c_sda_pz7_pins[] = {\n\tTEGRA_PIN_PWR_I2C_SDA_PZ7,\n};\n\nstatic const unsigned sdmmc4_dat0_paa0_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT0_PAA0,\n};\n\nstatic const unsigned sdmmc4_dat1_paa1_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT1_PAA1,\n};\n\nstatic const unsigned sdmmc4_dat2_paa2_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT2_PAA2,\n};\n\nstatic const unsigned sdmmc4_dat3_paa3_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT3_PAA3,\n};\n\nstatic const unsigned sdmmc4_dat4_paa4_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT4_PAA4,\n};\n\nstatic const unsigned sdmmc4_dat5_paa5_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT5_PAA5,\n};\n\nstatic const unsigned sdmmc4_dat6_paa6_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT6_PAA6,\n};\n\nstatic const unsigned sdmmc4_dat7_paa7_pins[] = {\n\tTEGRA_PIN_SDMMC4_DAT7_PAA7,\n};\n\nstatic const unsigned pbb0_pins[] = {\n\tTEGRA_PIN_PBB0,\n};\n\nstatic const unsigned cam_i2c_scl_pbb1_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SCL_PBB1,\n};\n\nstatic const unsigned cam_i2c_sda_pbb2_pins[] = {\n\tTEGRA_PIN_CAM_I2C_SDA_PBB2,\n};\n\nstatic const unsigned pbb3_pins[] = {\n\tTEGRA_PIN_PBB3,\n};\n\nstatic const unsigned pbb4_pins[] = {\n\tTEGRA_PIN_PBB4,\n};\n\nstatic const unsigned pbb5_pins[] = {\n\tTEGRA_PIN_PBB5,\n};\n\nstatic const unsigned pbb6_pins[] = {\n\tTEGRA_PIN_PBB6,\n};\n\nstatic const unsigned pbb7_pins[] = {\n\tTEGRA_PIN_PBB7,\n};\n\nstatic const unsigned cam_mclk_pcc0_pins[] = {\n\tTEGRA_PIN_CAM_MCLK_PCC0,\n};\n\nstatic const unsigned pcc1_pins[] = {\n\tTEGRA_PIN_PCC1,\n};\n\nstatic const unsigned pcc2_pins[] = {\n\tTEGRA_PIN_PCC2,\n};\n\nstatic const unsigned sdmmc4_clk_pcc4_pins[] = {\n\tTEGRA_PIN_SDMMC4_CLK_PCC4,\n};\n\nstatic const unsigned clk2_req_pcc5_pins[] = {\n\tTEGRA_PIN_CLK2_REQ_PCC5,\n};\n\nstatic const unsigned clk3_out_pee0_pins[] = {\n\tTEGRA_PIN_CLK3_OUT_PEE0,\n};\n\nstatic const unsigned clk3_req_pee1_pins[] = {\n\tTEGRA_PIN_CLK3_REQ_PEE1,\n};\n\nstatic const unsigned clk1_req_pee2_pins[] = {\n\tTEGRA_PIN_CLK1_REQ_PEE2,\n};\n\nstatic const unsigned hdmi_cec_pee3_pins[] = {\n\tTEGRA_PIN_HDMI_CEC_PEE3,\n};\n\nstatic const unsigned sdmmc3_clk_lb_out_pee4_pins[] = {\n\tTEGRA_PIN_SDMMC3_CLK_LB_OUT_PEE4,\n};\n\nstatic const unsigned sdmmc3_clk_lb_in_pee5_pins[] = {\n\tTEGRA_PIN_SDMMC3_CLK_LB_IN_PEE5,\n};\n\nstatic const unsigned core_pwr_req_pins[] = {\n\tTEGRA_PIN_CORE_PWR_REQ,\n};\n\nstatic const unsigned cpu_pwr_req_pins[] = {\n\tTEGRA_PIN_CPU_PWR_REQ,\n};\n\nstatic const unsigned pwr_int_n_pins[] = {\n\tTEGRA_PIN_PWR_INT_N,\n};\n\nstatic const unsigned reset_out_n_pins[] = {\n\tTEGRA_PIN_RESET_OUT_N,\n};\n\nstatic const unsigned owr_pins[] = {\n\tTEGRA_PIN_OWR,\n};\n\nstatic const unsigned jtag_rtck_pins[] = {\n\tTEGRA_PIN_JTAG_RTCK,\n};\n\nstatic const unsigned clk_32k_in_pins[] = {\n\tTEGRA_PIN_CLK_32K_IN,\n};\n\nstatic const unsigned gmi_clk_lb_pins[] = {\n\tTEGRA_PIN_GMI_CLK_LB,\n};\n\nstatic const unsigned drive_ao1_pins[] = {\n\tTEGRA_PIN_KB_ROW0_PR0,\n\tTEGRA_PIN_KB_ROW1_PR1,\n\tTEGRA_PIN_KB_ROW2_PR2,\n\tTEGRA_PIN_KB_ROW3_PR3,\n\tTEGRA_PIN_KB_ROW4_PR4,\n\tTEGRA_PIN_KB_ROW5_PR5,\n\tTEGRA_PIN_KB_ROW6_PR6,\n\tTEGRA_PIN_KB_ROW7_PR7,\n\tTEGRA_PIN_PWR_I2C_SCL_PZ6,\n\tTEGRA_PIN_PWR_I2C_SDA_PZ7,\n};\n\nstatic const unsigned drive_ao2_pins[] = {\n\tTEGRA_PIN_CLK_32K_OUT_PA0,\n\tTEGRA_PIN_KB_COL0_PQ0,\n\tTEGRA_PIN_KB_COL1_PQ1,\n\tTEGRA_PIN_KB_COL2_PQ2,\n\tTEGRA_PIN_KB_COL3_PQ3,\n\tTEGRA_PIN_KB_COL4_PQ4,\n\tTEGRA_PIN_KB_COL5_PQ5,\n\tTEGRA_PIN_KB_COL6_PQ6,\n\tTEGRA_PIN_KB_COL7_PQ7,\n\tTEGRA_PIN_KB_ROW8_PS0,\n\tTEGRA_PIN_KB_ROW9_PS1,\n\tTEGRA_PIN_KB_ROW10_PS2,\n\tTEGRA_PIN_SYS_CLK_REQ_PZ5,\n\tTEGRA_PIN_CORE_PWR_REQ,\n\tTEGRA_PIN_CPU_PWR_REQ,\n\tTEGRA_PIN_RESET_OUT_N,\n};\n\nstatic const unsigned drive_at1_pins[] = {\n\tTEGRA_PIN_GMI_AD8_PH0,\n\tTEGRA_PIN_GMI_AD9_PH1,\n\tTEGRA_PIN_GMI_AD10_PH2,\n\tTEGRA_PIN_GMI_AD11_PH3,\n\tTEGRA_PIN_GMI_AD12_PH4,\n\tTEGRA_PIN_GMI_AD13_PH5,\n\tTEGRA_PIN_GMI_AD14_PH6,\n\tTEGRA_PIN_GMI_AD15_PH7,\n\tTEGRA_PIN_GMI_IORDY_PI5,\n\tTEGRA_PIN_GMI_CS7_N_PI6,\n};\n\nstatic const unsigned drive_at2_pins[] = {\n\tTEGRA_PIN_GMI_AD0_PG0,\n\tTEGRA_PIN_GMI_AD1_PG1,\n\tTEGRA_PIN_GMI_AD2_PG2,\n\tTEGRA_PIN_GMI_AD3_PG3,\n\tTEGRA_PIN_GMI_AD4_PG4,\n\tTEGRA_PIN_GMI_AD5_PG5,\n\tTEGRA_PIN_GMI_AD6_PG6,\n\tTEGRA_PIN_GMI_AD7_PG7,\n\tTEGRA_PIN_GMI_WR_N_PI0,\n\tTEGRA_PIN_GMI_OE_N_PI1,\n\tTEGRA_PIN_GMI_CS6_N_PI3,\n\tTEGRA_PIN_GMI_RST_N_PI4,\n\tTEGRA_PIN_GMI_WAIT_PI7,\n\tTEGRA_PIN_GMI_DQS_P_PJ3,\n\tTEGRA_PIN_GMI_ADV_N_PK0,\n\tTEGRA_PIN_GMI_CLK_PK1,\n\tTEGRA_PIN_GMI_CS4_N_PK2,\n\tTEGRA_PIN_GMI_CS2_N_PK3,\n\tTEGRA_PIN_GMI_CS3_N_PK4,\n};\n\nstatic const unsigned drive_at3_pins[] = {\n\tTEGRA_PIN_GMI_WP_N_PC7,\n\tTEGRA_PIN_GMI_CS0_N_PJ0,\n};\n\nstatic const unsigned drive_at4_pins[] = {\n\tTEGRA_PIN_GMI_A17_PB0,\n\tTEGRA_PIN_GMI_A18_PB1,\n\tTEGRA_PIN_GMI_CS1_N_PJ2,\n\tTEGRA_PIN_GMI_A16_PJ7,\n\tTEGRA_PIN_GMI_A19_PK7,\n};\n\nstatic const unsigned drive_at5_pins[] = {\n\tTEGRA_PIN_GEN2_I2C_SCL_PT5,\n\tTEGRA_PIN_GEN2_I2C_SDA_PT6,\n};\n\nstatic const unsigned drive_cdev1_pins[] = {\n\tTEGRA_PIN_CLK1_OUT_PW4,\n\tTEGRA_PIN_CLK1_REQ_PEE2,\n};\n\nstatic const unsigned drive_cdev2_pins[] = {\n\tTEGRA_PIN_CLK2_OUT_PW5,\n\tTEGRA_PIN_CLK2_REQ_PCC5,\n\tTEGRA_PIN_SDMMC1_WP_N_PV3,\n};\n\nstatic const unsigned drive_dap1_pins[] = {\n\tTEGRA_PIN_DAP1_FS_PN0,\n\tTEGRA_PIN_DAP1_DIN_PN1,\n\tTEGRA_PIN_DAP1_DOUT_PN2,\n\tTEGRA_PIN_DAP1_SCLK_PN3,\n};\n\nstatic const unsigned drive_dap2_pins[] = {\n\tTEGRA_PIN_DAP2_FS_PA2,\n\tTEGRA_PIN_DAP2_SCLK_PA3,\n\tTEGRA_PIN_DAP2_DIN_PA4,\n\tTEGRA_PIN_DAP2_DOUT_PA5,\n};\n\nstatic const unsigned drive_dap3_pins[] = {\n\tTEGRA_PIN_DAP3_FS_PP0,\n\tTEGRA_PIN_DAP3_DIN_PP1,\n\tTEGRA_PIN_DAP3_DOUT_PP2,\n\tTEGRA_PIN_DAP3_SCLK_PP3,\n};\n\nstatic const unsigned drive_dap4_pins[] = {\n\tTEGRA_PIN_DAP4_FS_PP4,\n\tTEGRA_PIN_DAP4_DIN_PP5,\n\tTEGRA_PIN_DAP4_DOUT_PP6,\n\tTEGRA_PIN_DAP4_SCLK_PP7,\n};\n\nstatic const unsigned drive_dbg_pins[] = {\n\tTEGRA_PIN_GEN1_I2C_SCL_PC4,\n\tTEGRA_PIN_GEN1_I2C_SDA_PC5,\n\tTEGRA_PIN_PU0,\n\tTEGRA_PIN_PU1,\n\tTEGRA_PIN_PU2,\n\tTEGRA_PIN_PU3,\n\tTEGRA_PIN_PU4,\n\tTEGRA_PIN_PU5,\n\tTEGRA_PIN_PU6,\n};\n\nstatic const unsigned drive_sdio3_pins[] = {\n\tTEGRA_PIN_SDMMC3_CLK_PA6,\n\tTEGRA_PIN_SDMMC3_CMD_PA7,\n\tTEGRA_PIN_SDMMC3_DAT3_PB4,\n\tTEGRA_PIN_SDMMC3_DAT2_PB5,\n\tTEGRA_PIN_SDMMC3_DAT1_PB6,\n\tTEGRA_PIN_SDMMC3_DAT0_PB7,\n\tTEGRA_PIN_SDMMC3_CLK_LB_OUT_PEE4,\n\tTEGRA_PIN_SDMMC3_CLK_LB_IN_PEE5,\n};\n\nstatic const unsigned drive_spi_pins[] = {\n\tTEGRA_PIN_DVFS_PWM_PX0,\n\tTEGRA_PIN_GPIO_X1_AUD_PX1,\n\tTEGRA_PIN_DVFS_CLK_PX2,\n\tTEGRA_PIN_GPIO_X3_AUD_PX3,\n\tTEGRA_PIN_GPIO_X4_AUD_PX4,\n\tTEGRA_PIN_GPIO_X5_AUD_PX5,\n\tTEGRA_PIN_GPIO_X6_AUD_PX6,\n\tTEGRA_PIN_GPIO_X7_AUD_PX7,\n\tTEGRA_PIN_GPIO_W2_AUD_PW2,\n\tTEGRA_PIN_GPIO_W3_AUD_PW3,\n};\n\nstatic const unsigned drive_uaa_pins[] = {\n\tTEGRA_PIN_ULPI_DATA0_PO1,\n\tTEGRA_PIN_ULPI_DATA1_PO2,\n\tTEGRA_PIN_ULPI_DATA2_PO3,\n\tTEGRA_PIN_ULPI_DATA3_PO4,\n};\n\nstatic const unsigned drive_uab_pins[] = {\n\tTEGRA_PIN_ULPI_DATA7_PO0,\n\tTEGRA_PIN_ULPI_DATA4_PO5,\n\tTEGRA_PIN_ULPI_DATA5_PO6,\n\tTEGRA_PIN_ULPI_DATA6_PO7,\n\tTEGRA_PIN_PV0,\n\tTEGRA_PIN_PV1,\n};\n\nstatic const unsigned drive_uart2_pins[] = {\n\tTEGRA_PIN_UART2_TXD_PC2,\n\tTEGRA_PIN_UART2_RXD_PC3,\n\tTEGRA_PIN_UART2_CTS_N_PJ5,\n\tTEGRA_PIN_UART2_RTS_N_PJ6,\n};\n\nstatic const unsigned drive_uart3_pins[] = {\n\tTEGRA_PIN_UART3_CTS_N_PA1,\n\tTEGRA_PIN_UART3_RTS_N_PC0,\n\tTEGRA_PIN_UART3_TXD_PW6,\n\tTEGRA_PIN_UART3_RXD_PW7,\n};\n\nstatic const unsigned drive_sdio1_pins[] = {\n\tTEGRA_PIN_SDMMC1_DAT3_PY4,\n\tTEGRA_PIN_SDMMC1_DAT2_PY5,\n\tTEGRA_PIN_SDMMC1_DAT1_PY6,\n\tTEGRA_PIN_SDMMC1_DAT0_PY7,\n\tTEGRA_PIN_SDMMC1_CLK_PZ0,\n\tTEGRA_PIN_SDMMC1_CMD_PZ1,\n};\n\nstatic const unsigned drive_ddc_pins[] = {\n\tTEGRA_PIN_DDC_SCL_PV4,\n\tTEGRA_PIN_DDC_SDA_PV5,\n};\n\nstatic const unsigned drive_gma_pins[] = {\n\tTEGRA_PIN_SDMMC4_CLK_PCC4,\n\tTEGRA_PIN_SDMMC4_CMD_PT7,\n\tTEGRA_PIN_SDMMC4_DAT0_PAA0,\n\tTEGRA_PIN_SDMMC4_DAT1_PAA1,\n\tTEGRA_PIN_SDMMC4_DAT2_PAA2,\n\tTEGRA_PIN_SDMMC4_DAT3_PAA3,\n\tTEGRA_PIN_SDMMC4_DAT4_PAA4,\n\tTEGRA_PIN_SDMMC4_DAT5_PAA5,\n\tTEGRA_PIN_SDMMC4_DAT6_PAA6,\n\tTEGRA_PIN_SDMMC4_DAT7_PAA7,\n};\n\nstatic const unsigned drive_gme_pins[] = {\n\tTEGRA_PIN_PBB0,\n\tTEGRA_PIN_CAM_I2C_SCL_PBB1,\n\tTEGRA_PIN_CAM_I2C_SDA_PBB2,\n\tTEGRA_PIN_PBB3,\n\tTEGRA_PIN_PCC2,\n};\n\nstatic const unsigned drive_gmf_pins[] = {\n\tTEGRA_PIN_PBB4,\n\tTEGRA_PIN_PBB5,\n\tTEGRA_PIN_PBB6,\n\tTEGRA_PIN_PBB7,\n};\n\nstatic const unsigned drive_gmg_pins[] = {\n\tTEGRA_PIN_CAM_MCLK_PCC0,\n};\n\nstatic const unsigned drive_gmh_pins[] = {\n\tTEGRA_PIN_PCC1,\n};\n\nstatic const unsigned drive_owr_pins[] = {\n\tTEGRA_PIN_SDMMC3_CD_N_PV2,\n};\n\nstatic const unsigned drive_uda_pins[] = {\n\tTEGRA_PIN_ULPI_CLK_PY0,\n\tTEGRA_PIN_ULPI_DIR_PY1,\n\tTEGRA_PIN_ULPI_NXT_PY2,\n\tTEGRA_PIN_ULPI_STP_PY3,\n};\n\nstatic const unsigned drive_dev3_pins[] = {\n};\n\nstatic const unsigned drive_cec_pins[] = {\n};\n\nstatic const unsigned drive_at6_pins[] = {\n};\n\nstatic const unsigned drive_dap5_pins[] = {\n};\n\nstatic const unsigned drive_usb_vbus_en_pins[] = {\n};\n\nstatic const unsigned drive_ao3_pins[] = {\n};\n\nstatic const unsigned drive_hv0_pins[] = {\n};\n\nstatic const unsigned drive_sdio4_pins[] = {\n};\n\nstatic const unsigned drive_ao0_pins[] = {\n};\n\nenum tegra_mux {\n\tTEGRA_MUX_BLINK,\n\tTEGRA_MUX_CEC,\n\tTEGRA_MUX_CLDVFS,\n\tTEGRA_MUX_CLK,\n\tTEGRA_MUX_CLK12,\n\tTEGRA_MUX_CPU,\n\tTEGRA_MUX_DAP,\n\tTEGRA_MUX_DAP1,\n\tTEGRA_MUX_DAP2,\n\tTEGRA_MUX_DEV3,\n\tTEGRA_MUX_DISPLAYA,\n\tTEGRA_MUX_DISPLAYA_ALT,\n\tTEGRA_MUX_DISPLAYB,\n\tTEGRA_MUX_DTV,\n\tTEGRA_MUX_EMC_DLL,\n\tTEGRA_MUX_EXTPERIPH1,\n\tTEGRA_MUX_EXTPERIPH2,\n\tTEGRA_MUX_EXTPERIPH3,\n\tTEGRA_MUX_GMI,\n\tTEGRA_MUX_GMI_ALT,\n\tTEGRA_MUX_HDA,\n\tTEGRA_MUX_HSI,\n\tTEGRA_MUX_I2C1,\n\tTEGRA_MUX_I2C2,\n\tTEGRA_MUX_I2C3,\n\tTEGRA_MUX_I2C4,\n\tTEGRA_MUX_I2CPWR,\n\tTEGRA_MUX_I2S0,\n\tTEGRA_MUX_I2S1,\n\tTEGRA_MUX_I2S2,\n\tTEGRA_MUX_I2S3,\n\tTEGRA_MUX_I2S4,\n\tTEGRA_MUX_IRDA,\n\tTEGRA_MUX_KBC,\n\tTEGRA_MUX_NAND,\n\tTEGRA_MUX_NAND_ALT,\n\tTEGRA_MUX_OWR,\n\tTEGRA_MUX_PMI,\n\tTEGRA_MUX_PWM0,\n\tTEGRA_MUX_PWM1,\n\tTEGRA_MUX_PWM2,\n\tTEGRA_MUX_PWM3,\n\tTEGRA_MUX_PWRON,\n\tTEGRA_MUX_RESET_OUT_N,\n\tTEGRA_MUX_RSVD1,\n\tTEGRA_MUX_RSVD2,\n\tTEGRA_MUX_RSVD3,\n\tTEGRA_MUX_RSVD4,\n\tTEGRA_MUX_RTCK,\n\tTEGRA_MUX_SDMMC1,\n\tTEGRA_MUX_SDMMC2,\n\tTEGRA_MUX_SDMMC3,\n\tTEGRA_MUX_SDMMC4,\n\tTEGRA_MUX_SOC,\n\tTEGRA_MUX_SPDIF,\n\tTEGRA_MUX_SPI1,\n\tTEGRA_MUX_SPI2,\n\tTEGRA_MUX_SPI3,\n\tTEGRA_MUX_SPI4,\n\tTEGRA_MUX_SPI5,\n\tTEGRA_MUX_SPI6,\n\tTEGRA_MUX_SYSCLK,\n\tTEGRA_MUX_TRACE,\n\tTEGRA_MUX_UARTA,\n\tTEGRA_MUX_UARTB,\n\tTEGRA_MUX_UARTC,\n\tTEGRA_MUX_UARTD,\n\tTEGRA_MUX_ULPI,\n\tTEGRA_MUX_USB,\n\tTEGRA_MUX_VGP1,\n\tTEGRA_MUX_VGP2,\n\tTEGRA_MUX_VGP3,\n\tTEGRA_MUX_VGP4,\n\tTEGRA_MUX_VGP5,\n\tTEGRA_MUX_VGP6,\n\tTEGRA_MUX_VI,\n\tTEGRA_MUX_VI_ALT1,\n\tTEGRA_MUX_VI_ALT3,\n};\n\n#define FUNCTION(fname) #fname\n\nstatic const char * const tegra114_functions[] = {\n\tFUNCTION(blink),\n\tFUNCTION(cec),\n\tFUNCTION(cldvfs),\n\tFUNCTION(clk),\n\tFUNCTION(clk12),\n\tFUNCTION(cpu),\n\tFUNCTION(dap),\n\tFUNCTION(dap1),\n\tFUNCTION(dap2),\n\tFUNCTION(dev3),\n\tFUNCTION(displaya),\n\tFUNCTION(displaya_alt),\n\tFUNCTION(displayb),\n\tFUNCTION(dtv),\n\tFUNCTION(emc_dll),\n\tFUNCTION(extperiph1),\n\tFUNCTION(extperiph2),\n\tFUNCTION(extperiph3),\n\tFUNCTION(gmi),\n\tFUNCTION(gmi_alt),\n\tFUNCTION(hda),\n\tFUNCTION(hsi),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(i2c4),\n\tFUNCTION(i2cpwr),\n\tFUNCTION(i2s0),\n\tFUNCTION(i2s1),\n\tFUNCTION(i2s2),\n\tFUNCTION(i2s3),\n\tFUNCTION(i2s4),\n\tFUNCTION(irda),\n\tFUNCTION(kbc),\n\tFUNCTION(nand),\n\tFUNCTION(nand_alt),\n\tFUNCTION(owr),\n\tFUNCTION(pmi),\n\tFUNCTION(pwm0),\n\tFUNCTION(pwm1),\n\tFUNCTION(pwm2),\n\tFUNCTION(pwm3),\n\tFUNCTION(pwron),\n\tFUNCTION(reset_out_n),\n\tFUNCTION(rsvd1),\n\tFUNCTION(rsvd2),\n\tFUNCTION(rsvd3),\n\tFUNCTION(rsvd4),\n\tFUNCTION(rtck),\n\tFUNCTION(sdmmc1),\n\tFUNCTION(sdmmc2),\n\tFUNCTION(sdmmc3),\n\tFUNCTION(sdmmc4),\n\tFUNCTION(soc),\n\tFUNCTION(spdif),\n\tFUNCTION(spi1),\n\tFUNCTION(spi2),\n\tFUNCTION(spi3),\n\tFUNCTION(spi4),\n\tFUNCTION(spi5),\n\tFUNCTION(spi6),\n\tFUNCTION(sysclk),\n\tFUNCTION(trace),\n\tFUNCTION(uarta),\n\tFUNCTION(uartb),\n\tFUNCTION(uartc),\n\tFUNCTION(uartd),\n\tFUNCTION(ulpi),\n\tFUNCTION(usb),\n\tFUNCTION(vgp1),\n\tFUNCTION(vgp2),\n\tFUNCTION(vgp3),\n\tFUNCTION(vgp4),\n\tFUNCTION(vgp5),\n\tFUNCTION(vgp6),\n\tFUNCTION(vi),\n\tFUNCTION(vi_alt1),\n\tFUNCTION(vi_alt3),\n};\n\n#define DRV_PINGROUP_REG_A\t\t0x868\t \n#define PINGROUP_REG_A\t\t\t0x3000\t \n\n#define DRV_PINGROUP_REG(r)\t\t((r) - DRV_PINGROUP_REG_A)\n#define PINGROUP_REG(r)\t\t\t((r) - PINGROUP_REG_A)\n\n#define PINGROUP_BIT_Y(b)\t\t(b)\n#define PINGROUP_BIT_N(b)\t\t(-1)\n\n#define PINGROUP(pg_name, f0, f1, f2, f3, r, od, ior, rcv_sel)\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.name = #pg_name,\t\t\t\t\t\\\n\t\t.pins = pg_name##_pins,\t\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(pg_name##_pins),\t\t\t\\\n\t\t.funcs = {\t\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f0,\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f1,\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f2,\t\t\t\t\t\\\n\t\t\tTEGRA_MUX_##f3,\t\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.mux_reg = PINGROUP_REG(r),\t\t\t\t\\\n\t\t.mux_bank = 1,\t\t\t\t\t\t\\\n\t\t.mux_bit = 0,\t\t\t\t\t\t\\\n\t\t.pupd_reg = PINGROUP_REG(r),\t\t\t\t\\\n\t\t.pupd_bank = 1,\t\t\t\t\t\t\\\n\t\t.pupd_bit = 2,\t\t\t\t\t\t\\\n\t\t.tri_reg = PINGROUP_REG(r),\t\t\t\t\\\n\t\t.tri_bank = 1,\t\t\t\t\t\t\\\n\t\t.tri_bit = 4,\t\t\t\t\t\t\\\n\t\t.einput_bit = 5,\t\t\t\t\t\\\n\t\t.odrain_bit = PINGROUP_BIT_##od(6),\t\t\t\\\n\t\t.lock_bit = 7,\t\t\t\t\t\t\\\n\t\t.ioreset_bit = PINGROUP_BIT_##ior(8),\t\t\t\\\n\t\t.rcv_sel_bit = PINGROUP_BIT_##rcv_sel(9),\t\t\\\n\t\t.drv_reg = -1,\t\t\t\t\t\t\\\n\t\t.parked_bitmask = 0,\t\t\t\t\t\\\n\t}\n\n#define DRV_PINGROUP(pg_name, r, hsm_b, schmitt_b, lpmd_b, drvdn_b,\t\\\n\t\t     drvdn_w, drvup_b, drvup_w, slwr_b, slwr_w,\t\t\\\n\t\t     slwf_b, slwf_w, drvtype)\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.name = \"drive_\" #pg_name,\t\t\t\t\\\n\t\t.pins = drive_##pg_name##_pins,\t\t\t\t\\\n\t\t.npins = ARRAY_SIZE(drive_##pg_name##_pins),\t\t\\\n\t\t.mux_reg = -1,\t\t\t\t\t\t\\\n\t\t.pupd_reg = -1,\t\t\t\t\t\t\\\n\t\t.tri_reg = -1,\t\t\t\t\t\t\\\n\t\t.einput_bit = -1,\t\t\t\t\t\\\n\t\t.odrain_bit = -1,\t\t\t\t\t\\\n\t\t.lock_bit = -1,\t\t\t\t\t\t\\\n\t\t.ioreset_bit = -1,\t\t\t\t\t\\\n\t\t.rcv_sel_bit = -1,\t\t\t\t\t\\\n\t\t.drv_reg = DRV_PINGROUP_REG(r),\t\t\t\t\\\n\t\t.drv_bank = 0,\t\t\t\t\t\t\\\n\t\t.hsm_bit = hsm_b,\t\t\t\t\t\\\n\t\t.schmitt_bit = schmitt_b,\t\t\t\t\\\n\t\t.lpmd_bit = lpmd_b,\t\t\t\t\t\\\n\t\t.drvdn_bit = drvdn_b,\t\t\t\t\t\\\n\t\t.drvdn_width = drvdn_w,\t\t\t\t\t\\\n\t\t.drvup_bit = drvup_b,\t\t\t\t\t\\\n\t\t.drvup_width = drvup_w,\t\t\t\t\t\\\n\t\t.slwr_bit = slwr_b,\t\t\t\t\t\\\n\t\t.slwr_width = slwr_w,\t\t\t\t\t\\\n\t\t.slwf_bit = slwf_b,\t\t\t\t\t\\\n\t\t.slwf_width = slwf_w,\t\t\t\t\t\\\n\t\t.drvtype_bit = PINGROUP_BIT_##drvtype(6),\t\t\\\n\t\t.parked_bitmask = 0,\t\t\t\t\t\\\n\t}\n\nstatic const struct tegra_pingroup tegra114_groups[] = {\n\t \n\tPINGROUP(ulpi_data0_po1,         SPI3,       HSI,        UARTA,        ULPI,        0x3000, N,   N,  N),\n\tPINGROUP(ulpi_data1_po2,         SPI3,       HSI,        UARTA,        ULPI,        0x3004, N,   N,  N),\n\tPINGROUP(ulpi_data2_po3,         SPI3,       HSI,        UARTA,        ULPI,        0x3008, N,   N,  N),\n\tPINGROUP(ulpi_data3_po4,         SPI3,       HSI,        UARTA,        ULPI,        0x300c, N,   N,  N),\n\tPINGROUP(ulpi_data4_po5,         SPI2,       HSI,        UARTA,        ULPI,        0x3010, N,   N,  N),\n\tPINGROUP(ulpi_data5_po6,         SPI2,       HSI,        UARTA,        ULPI,        0x3014, N,   N,  N),\n\tPINGROUP(ulpi_data6_po7,         SPI2,       HSI,        UARTA,        ULPI,        0x3018, N,   N,  N),\n\tPINGROUP(ulpi_data7_po0,         SPI2,       HSI,        UARTA,        ULPI,        0x301c, N,   N,  N),\n\tPINGROUP(ulpi_clk_py0,           SPI1,       SPI5,       UARTD,        ULPI,        0x3020, N,   N,  N),\n\tPINGROUP(ulpi_dir_py1,           SPI1,       SPI5,       UARTD,        ULPI,        0x3024, N,   N,  N),\n\tPINGROUP(ulpi_nxt_py2,           SPI1,       SPI5,       UARTD,        ULPI,        0x3028, N,   N,  N),\n\tPINGROUP(ulpi_stp_py3,           SPI1,       SPI5,       UARTD,        ULPI,        0x302c, N,   N,  N),\n\tPINGROUP(dap3_fs_pp0,            I2S2,       SPI5,       DISPLAYA,     DISPLAYB,    0x3030, N,   N,  N),\n\tPINGROUP(dap3_din_pp1,           I2S2,       SPI5,       DISPLAYA,     DISPLAYB,    0x3034, N,   N,  N),\n\tPINGROUP(dap3_dout_pp2,          I2S2,       SPI5,       DISPLAYA,     DISPLAYB,    0x3038, N,   N,  N),\n\tPINGROUP(dap3_sclk_pp3,          I2S2,       SPI5,       DISPLAYA,     DISPLAYB,    0x303c, N,   N,  N),\n\tPINGROUP(pv0,                    USB,        RSVD2,      RSVD3,        RSVD4,       0x3040, N,   N,  N),\n\tPINGROUP(pv1,                    RSVD1,      RSVD2,      RSVD3,        RSVD4,       0x3044, N,   N,  N),\n\tPINGROUP(sdmmc1_clk_pz0,         SDMMC1,     CLK12,      RSVD3,        RSVD4,       0x3048, N,   N,  N),\n\tPINGROUP(sdmmc1_cmd_pz1,         SDMMC1,     SPDIF,      SPI4,         UARTA,       0x304c, N,   N,  N),\n\tPINGROUP(sdmmc1_dat3_py4,        SDMMC1,     SPDIF,      SPI4,         UARTA,       0x3050, N,   N,  N),\n\tPINGROUP(sdmmc1_dat2_py5,        SDMMC1,     PWM0,       SPI4,         UARTA,       0x3054, N,   N,  N),\n\tPINGROUP(sdmmc1_dat1_py6,        SDMMC1,     PWM1,       SPI4,         UARTA,       0x3058, N,   N,  N),\n\tPINGROUP(sdmmc1_dat0_py7,        SDMMC1,     RSVD2,      SPI4,         UARTA,       0x305c, N,   N,  N),\n\tPINGROUP(clk2_out_pw5,           EXTPERIPH2, RSVD2,      RSVD3,        RSVD4,       0x3068, N,   N,  N),\n\tPINGROUP(clk2_req_pcc5,          DAP,        RSVD2,      RSVD3,        RSVD4,       0x306c, N,   N,  N),\n\tPINGROUP(hdmi_int_pn7,           RSVD1,      RSVD2,      RSVD3,        RSVD4,       0x3110, N,   N,  Y),\n\tPINGROUP(ddc_scl_pv4,            I2C4,       RSVD2,      RSVD3,        RSVD4,       0x3114, N,   N,  Y),\n\tPINGROUP(ddc_sda_pv5,            I2C4,       RSVD2,      RSVD3,        RSVD4,       0x3118, N,   N,  Y),\n\tPINGROUP(uart2_rxd_pc3,          IRDA,       SPDIF,      UARTA,        SPI4,        0x3164, N,   N,  N),\n\tPINGROUP(uart2_txd_pc2,          IRDA,       SPDIF,      UARTA,        SPI4,        0x3168, N,   N,  N),\n\tPINGROUP(uart2_rts_n_pj6,        UARTA,      UARTB,      RSVD3,        SPI4,        0x316c, N,   N,  N),\n\tPINGROUP(uart2_cts_n_pj5,        UARTA,      UARTB,      RSVD3,        SPI4,        0x3170, N,   N,  N),\n\tPINGROUP(uart3_txd_pw6,          UARTC,      RSVD2,      RSVD3,        SPI4,        0x3174, N,   N,  N),\n\tPINGROUP(uart3_rxd_pw7,          UARTC,      RSVD2,      RSVD3,        SPI4,        0x3178, N,   N,  N),\n\tPINGROUP(uart3_cts_n_pa1,        UARTC,      SDMMC1,     DTV,          SPI4,        0x317c, N,   N,  N),\n\tPINGROUP(uart3_rts_n_pc0,        UARTC,      PWM0,       DTV,          DISPLAYA,    0x3180, N,   N,  N),\n\tPINGROUP(pu0,                    OWR,        UARTA,      RSVD3,        RSVD4,       0x3184, N,   N,  N),\n\tPINGROUP(pu1,                    RSVD1,      UARTA,      RSVD3,        RSVD4,       0x3188, N,   N,  N),\n\tPINGROUP(pu2,                    RSVD1,      UARTA,      RSVD3,        RSVD4,       0x318c, N,   N,  N),\n\tPINGROUP(pu3,                    PWM0,       UARTA,      DISPLAYA,     DISPLAYB,    0x3190, N,   N,  N),\n\tPINGROUP(pu4,                    PWM1,       UARTA,      DISPLAYA,     DISPLAYB,    0x3194, N,   N,  N),\n\tPINGROUP(pu5,                    PWM2,       UARTA,      DISPLAYA,     DISPLAYB,    0x3198, N,   N,  N),\n\tPINGROUP(pu6,                    PWM3,       UARTA,      USB,          DISPLAYB,    0x319c, N,   N,  N),\n\tPINGROUP(gen1_i2c_sda_pc5,       I2C1,       RSVD2,      RSVD3,        RSVD4,       0x31a0, Y,   N,  N),\n\tPINGROUP(gen1_i2c_scl_pc4,       I2C1,       RSVD2,      RSVD3,        RSVD4,       0x31a4, Y,   N,  N),\n\tPINGROUP(dap4_fs_pp4,            I2S3,       RSVD2,      DTV,          RSVD4,       0x31a8, N,   N,  N),\n\tPINGROUP(dap4_din_pp5,           I2S3,       RSVD2,      RSVD3,        RSVD4,       0x31ac, N,   N,  N),\n\tPINGROUP(dap4_dout_pp6,          I2S3,       RSVD2,      DTV,          RSVD4,       0x31b0, N,   N,  N),\n\tPINGROUP(dap4_sclk_pp7,          I2S3,       RSVD2,      RSVD3,        RSVD4,       0x31b4, N,   N,  N),\n\tPINGROUP(clk3_out_pee0,          EXTPERIPH3, RSVD2,      RSVD3,        RSVD4,       0x31b8, N,   N,  N),\n\tPINGROUP(clk3_req_pee1,          DEV3,       RSVD2,      RSVD3,        RSVD4,       0x31bc, N,   N,  N),\n\tPINGROUP(gmi_wp_n_pc7,           RSVD1,      NAND,       GMI,          GMI_ALT,     0x31c0, N,   N,  N),\n\tPINGROUP(gmi_iordy_pi5,          SDMMC2,     RSVD2,      GMI,          TRACE,       0x31c4, N,   N,  N),\n\tPINGROUP(gmi_wait_pi7,           SPI4,       NAND,       GMI,          DTV,         0x31c8, N,   N,  N),\n\tPINGROUP(gmi_adv_n_pk0,          RSVD1,      NAND,       GMI,          TRACE,       0x31cc, N,   N,  N),\n\tPINGROUP(gmi_clk_pk1,            SDMMC2,     NAND,       GMI,          TRACE,       0x31d0, N,   N,  N),\n\tPINGROUP(gmi_cs0_n_pj0,          RSVD1,      NAND,       GMI,          USB,         0x31d4, N,   N,  N),\n\tPINGROUP(gmi_cs1_n_pj2,          RSVD1,      NAND,       GMI,          SOC,         0x31d8, N,   N,  N),\n\tPINGROUP(gmi_cs2_n_pk3,          SDMMC2,     NAND,       GMI,          TRACE,       0x31dc, N,   N,  N),\n\tPINGROUP(gmi_cs3_n_pk4,          SDMMC2,     NAND,       GMI,          GMI_ALT,     0x31e0, N,   N,  N),\n\tPINGROUP(gmi_cs4_n_pk2,          USB,        NAND,       GMI,          TRACE,       0x31e4, N,   N,  N),\n\tPINGROUP(gmi_cs6_n_pi3,          NAND,       NAND_ALT,   GMI,          SPI4,        0x31e8, N,   N,  N),\n\tPINGROUP(gmi_cs7_n_pi6,          NAND,       NAND_ALT,   GMI,          SDMMC2,      0x31ec, N,   N,  N),\n\tPINGROUP(gmi_ad0_pg0,            RSVD1,      NAND,       GMI,          RSVD4,       0x31f0, N,   N,  N),\n\tPINGROUP(gmi_ad1_pg1,            RSVD1,      NAND,       GMI,          RSVD4,       0x31f4, N,   N,  N),\n\tPINGROUP(gmi_ad2_pg2,            RSVD1,      NAND,       GMI,          RSVD4,       0x31f8, N,   N,  N),\n\tPINGROUP(gmi_ad3_pg3,            RSVD1,      NAND,       GMI,          RSVD4,       0x31fc, N,   N,  N),\n\tPINGROUP(gmi_ad4_pg4,            RSVD1,      NAND,       GMI,          RSVD4,       0x3200, N,   N,  N),\n\tPINGROUP(gmi_ad5_pg5,            RSVD1,      NAND,       GMI,          SPI4,        0x3204, N,   N,  N),\n\tPINGROUP(gmi_ad6_pg6,            RSVD1,      NAND,       GMI,          SPI4,        0x3208, N,   N,  N),\n\tPINGROUP(gmi_ad7_pg7,            RSVD1,      NAND,       GMI,          SPI4,        0x320c, N,   N,  N),\n\tPINGROUP(gmi_ad8_ph0,            PWM0,       NAND,       GMI,          DTV,         0x3210, N,   N,  N),\n\tPINGROUP(gmi_ad9_ph1,            PWM1,       NAND,       GMI,          CLDVFS,      0x3214, N,   N,  N),\n\tPINGROUP(gmi_ad10_ph2,           PWM2,       NAND,       GMI,          CLDVFS,      0x3218, N,   N,  N),\n\tPINGROUP(gmi_ad11_ph3,           PWM3,       NAND,       GMI,          USB,         0x321c, N,   N,  N),\n\tPINGROUP(gmi_ad12_ph4,           SDMMC2,     NAND,       GMI,          RSVD4,       0x3220, N,   N,  N),\n\tPINGROUP(gmi_ad13_ph5,           SDMMC2,     NAND,       GMI,          RSVD4,       0x3224, N,   N,  N),\n\tPINGROUP(gmi_ad14_ph6,           SDMMC2,     NAND,       GMI,          DTV,         0x3228, N,   N,  N),\n\tPINGROUP(gmi_ad15_ph7,           SDMMC2,     NAND,       GMI,          DTV,         0x322c, N,   N,  N),\n\tPINGROUP(gmi_a16_pj7,            UARTD,      TRACE,      GMI,          GMI_ALT,     0x3230, N,   N,  N),\n\tPINGROUP(gmi_a17_pb0,            UARTD,      RSVD2,      GMI,          TRACE,       0x3234, N,   N,  N),\n\tPINGROUP(gmi_a18_pb1,            UARTD,      RSVD2,      GMI,          TRACE,       0x3238, N,   N,  N),\n\tPINGROUP(gmi_a19_pk7,            UARTD,      SPI4,       GMI,          TRACE,       0x323c, N,   N,  N),\n\tPINGROUP(gmi_wr_n_pi0,           RSVD1,      NAND,       GMI,          SPI4,        0x3240, N,   N,  N),\n\tPINGROUP(gmi_oe_n_pi1,           RSVD1,      NAND,       GMI,          SOC,         0x3244, N,   N,  N),\n\tPINGROUP(gmi_dqs_p_pj3,          SDMMC2,     NAND,       GMI,          TRACE,       0x3248, N,   N,  N),\n\tPINGROUP(gmi_rst_n_pi4,          NAND,       NAND_ALT,   GMI,          RSVD4,       0x324c, N,   N,  N),\n\tPINGROUP(gen2_i2c_scl_pt5,       I2C2,       RSVD2,      GMI,          RSVD4,       0x3250, Y,   N,  N),\n\tPINGROUP(gen2_i2c_sda_pt6,       I2C2,       RSVD2,      GMI,          RSVD4,       0x3254, Y,   N,  N),\n\tPINGROUP(sdmmc4_clk_pcc4,        SDMMC4,     RSVD2,      GMI,          RSVD4,       0x3258, N,   Y,  N),\n\tPINGROUP(sdmmc4_cmd_pt7,         SDMMC4,     RSVD2,      GMI,          RSVD4,       0x325c, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat0_paa0,       SDMMC4,     SPI3,       GMI,          RSVD4,       0x3260, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat1_paa1,       SDMMC4,     SPI3,       GMI,          RSVD4,       0x3264, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat2_paa2,       SDMMC4,     SPI3,       GMI,          RSVD4,       0x3268, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat3_paa3,       SDMMC4,     SPI3,       GMI,          RSVD4,       0x326c, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat4_paa4,       SDMMC4,     SPI3,       GMI,          RSVD4,       0x3270, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat5_paa5,       SDMMC4,     SPI3,       GMI,          RSVD4,       0x3274, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat6_paa6,       SDMMC4,     SPI3,       GMI,          RSVD4,       0x3278, N,   Y,  N),\n\tPINGROUP(sdmmc4_dat7_paa7,       SDMMC4,     RSVD2,      GMI,          RSVD4,       0x327c, N,   Y,  N),\n\tPINGROUP(cam_mclk_pcc0,          VI,         VI_ALT1,    VI_ALT3,      RSVD4,       0x3284, N,   N,  N),\n\tPINGROUP(pcc1,                   I2S4,       RSVD2,      RSVD3,        RSVD4,       0x3288, N,   N,  N),\n\tPINGROUP(pbb0,                   I2S4,       VI,         VI_ALT1,      VI_ALT3,     0x328c, N,   N,  N),\n\tPINGROUP(cam_i2c_scl_pbb1,       VGP1,       I2C3,       RSVD3,        RSVD4,       0x3290, Y,   N,  N),\n\tPINGROUP(cam_i2c_sda_pbb2,       VGP2,       I2C3,       RSVD3,        RSVD4,       0x3294, Y,   N,  N),\n\tPINGROUP(pbb3,                   VGP3,       DISPLAYA,   DISPLAYB,     RSVD4,       0x3298, N,   N,  N),\n\tPINGROUP(pbb4,                   VGP4,       DISPLAYA,   DISPLAYB,     RSVD4,       0x329c, N,   N,  N),\n\tPINGROUP(pbb5,                   VGP5,       DISPLAYA,   DISPLAYB,     RSVD4,       0x32a0, N,   N,  N),\n\tPINGROUP(pbb6,                   VGP6,       DISPLAYA,   DISPLAYB,     RSVD4,       0x32a4, N,   N,  N),\n\tPINGROUP(pbb7,                   I2S4,       RSVD2,      RSVD3,        RSVD4,       0x32a8, N,   N,  N),\n\tPINGROUP(pcc2,                   I2S4,       RSVD2,      RSVD3,        RSVD4,       0x32ac, N,   N,  N),\n\tPINGROUP(jtag_rtck,              RTCK,       RSVD2,      RSVD3,        RSVD4,       0x32b0, N,   N,  N),\n\tPINGROUP(pwr_i2c_scl_pz6,        I2CPWR,     RSVD2,      RSVD3,        RSVD4,       0x32b4, Y,   N,  N),\n\tPINGROUP(pwr_i2c_sda_pz7,        I2CPWR,     RSVD2,      RSVD3,        RSVD4,       0x32b8, Y,   N,  N),\n\tPINGROUP(kb_row0_pr0,            KBC,        RSVD2,      RSVD3,        RSVD4,       0x32bc, N,   N,  N),\n\tPINGROUP(kb_row1_pr1,            KBC,        RSVD2,      RSVD3,        RSVD4,       0x32c0, N,   N,  N),\n\tPINGROUP(kb_row2_pr2,            KBC,        RSVD2,      RSVD3,        RSVD4,       0x32c4, N,   N,  N),\n\tPINGROUP(kb_row3_pr3,            KBC,        DISPLAYA,   RSVD3,        DISPLAYB,    0x32c8, N,   N,  N),\n\tPINGROUP(kb_row4_pr4,            KBC,        DISPLAYA,   SPI2,         DISPLAYB,    0x32cc, N,   N,  N),\n\tPINGROUP(kb_row5_pr5,            KBC,        DISPLAYA,   SPI2,         DISPLAYB,    0x32d0, N,   N,  N),\n\tPINGROUP(kb_row6_pr6,            KBC,        DISPLAYA,   DISPLAYA_ALT, DISPLAYB,    0x32d4, N,   N,  N),\n\tPINGROUP(kb_row7_pr7,            KBC,        RSVD2,      CLDVFS,       UARTA,       0x32d8, N,   N,  N),\n\tPINGROUP(kb_row8_ps0,            KBC,        RSVD2,      CLDVFS,       UARTA,       0x32dc, N,   N,  N),\n\tPINGROUP(kb_row9_ps1,            KBC,        RSVD2,      RSVD3,        UARTA,       0x32e0, N,   N,  N),\n\tPINGROUP(kb_row10_ps2,           KBC,        RSVD2,      RSVD3,        UARTA,       0x32e4, N,   N,  N),\n\tPINGROUP(kb_col0_pq0,            KBC,        USB,        SPI2,         EMC_DLL,     0x32fc, N,   N,  N),\n\tPINGROUP(kb_col1_pq1,            KBC,        RSVD2,      SPI2,         EMC_DLL,     0x3300, N,   N,  N),\n\tPINGROUP(kb_col2_pq2,            KBC,        RSVD2,      SPI2,         RSVD4,       0x3304, N,   N,  N),\n\tPINGROUP(kb_col3_pq3,            KBC,        DISPLAYA,   PWM2,         UARTA,       0x3308, N,   N,  N),\n\tPINGROUP(kb_col4_pq4,            KBC,        OWR,        SDMMC3,       UARTA,       0x330c, N,   N,  N),\n\tPINGROUP(kb_col5_pq5,            KBC,        RSVD2,      SDMMC1,       RSVD4,       0x3310, N,   N,  N),\n\tPINGROUP(kb_col6_pq6,            KBC,        RSVD2,      SPI2,         RSVD4,       0x3314, N,   N,  N),\n\tPINGROUP(kb_col7_pq7,            KBC,        RSVD2,      SPI2,         RSVD4,       0x3318, N,   N,  N),\n\tPINGROUP(clk_32k_out_pa0,        BLINK,      SOC,        RSVD3,        RSVD4,       0x331c, N,   N,  N),\n\tPINGROUP(sys_clk_req_pz5,        SYSCLK,     RSVD2,      RSVD3,        RSVD4,       0x3320, N,   N,  N),\n\tPINGROUP(core_pwr_req,           PWRON,      RSVD2,      RSVD3,        RSVD4,       0x3324, N,   N,  N),\n\tPINGROUP(cpu_pwr_req,            CPU,        RSVD2,      RSVD3,        RSVD4,       0x3328, N,   N,  N),\n\tPINGROUP(pwr_int_n,              PMI,        RSVD2,      RSVD3,        RSVD4,       0x332c, N,   N,  N),\n\tPINGROUP(clk_32k_in,             CLK,        RSVD2,      RSVD3,        RSVD4,       0x3330, N,   N,  N),\n\tPINGROUP(owr,                    OWR,        RSVD2,      RSVD3,        RSVD4,       0x3334, N,   N,  Y),\n\tPINGROUP(dap1_fs_pn0,            I2S0,       HDA,        GMI,          RSVD4,       0x3338, N,   N,  N),\n\tPINGROUP(dap1_din_pn1,           I2S0,       HDA,        GMI,          RSVD4,       0x333c, N,   N,  N),\n\tPINGROUP(dap1_dout_pn2,          I2S0,       HDA,        GMI,          RSVD4,       0x3340, N,   N,  N),\n\tPINGROUP(dap1_sclk_pn3,          I2S0,       HDA,        GMI,          RSVD4,       0x3344, N,   N,  N),\n\tPINGROUP(clk1_req_pee2,          DAP,        DAP1,       RSVD3,        RSVD4,       0x3348, N,   N,  N),\n\tPINGROUP(clk1_out_pw4,           EXTPERIPH1, DAP2,       RSVD3,        RSVD4,       0x334c, N,   N,  N),\n\tPINGROUP(spdif_in_pk6,           SPDIF,      USB,        RSVD3,        RSVD4,       0x3350, N,   N,  N),\n\tPINGROUP(spdif_out_pk5,          SPDIF,      RSVD2,      RSVD3,        RSVD4,       0x3354, N,   N,  N),\n\tPINGROUP(dap2_fs_pa2,            I2S1,       HDA,        RSVD3,        RSVD4,       0x3358, N,   N,  N),\n\tPINGROUP(dap2_din_pa4,           I2S1,       HDA,        RSVD3,        RSVD4,       0x335c, N,   N,  N),\n\tPINGROUP(dap2_dout_pa5,          I2S1,       HDA,        RSVD3,        RSVD4,       0x3360, N,   N,  N),\n\tPINGROUP(dap2_sclk_pa3,          I2S1,       HDA,        RSVD3,        RSVD4,       0x3364, N,   N,  N),\n\tPINGROUP(dvfs_pwm_px0,           SPI6,       CLDVFS,     RSVD3,        RSVD4,       0x3368, N,   N,  N),\n\tPINGROUP(gpio_x1_aud_px1,        SPI6,       RSVD2,      RSVD3,        RSVD4,       0x336c, N,   N,  N),\n\tPINGROUP(gpio_x3_aud_px3,        SPI6,       SPI1,       RSVD3,        RSVD4,       0x3370, N,   N,  N),\n\tPINGROUP(dvfs_clk_px2,           SPI6,       CLDVFS,     RSVD3,        RSVD4,       0x3374, N,   N,  N),\n\tPINGROUP(gpio_x4_aud_px4,        RSVD1,      SPI1,       SPI2,         DAP2,        0x3378, N,   N,  N),\n\tPINGROUP(gpio_x5_aud_px5,        RSVD1,      SPI1,       SPI2,         RSVD4,       0x337c, N,   N,  N),\n\tPINGROUP(gpio_x6_aud_px6,        SPI6,       SPI1,       SPI2,         RSVD4,       0x3380, N,   N,  N),\n\tPINGROUP(gpio_x7_aud_px7,        RSVD1,      SPI1,       SPI2,         RSVD4,       0x3384, N,   N,  N),\n\tPINGROUP(sdmmc3_clk_pa6,         SDMMC3,     RSVD2,      RSVD3,        SPI3,        0x3390, N,   N,  N),\n\tPINGROUP(sdmmc3_cmd_pa7,         SDMMC3,     PWM3,       UARTA,        SPI3,        0x3394, N,   N,  N),\n\tPINGROUP(sdmmc3_dat0_pb7,        SDMMC3,     RSVD2,      RSVD3,        SPI3,        0x3398, N,   N,  N),\n\tPINGROUP(sdmmc3_dat1_pb6,        SDMMC3,     PWM2,       UARTA,        SPI3,        0x339c, N,   N,  N),\n\tPINGROUP(sdmmc3_dat2_pb5,        SDMMC3,     PWM1,       DISPLAYA,     SPI3,        0x33a0, N,   N,  N),\n\tPINGROUP(sdmmc3_dat3_pb4,        SDMMC3,     PWM0,       DISPLAYB,     SPI3,        0x33a4, N,   N,  N),\n\tPINGROUP(hdmi_cec_pee3,          CEC,        SDMMC3,     RSVD3,        SOC,         0x33e0, Y,   N,  N),\n\tPINGROUP(sdmmc1_wp_n_pv3,        SDMMC1,     CLK12,      SPI4,         UARTA,       0x33e4, N,   N,  N),\n\tPINGROUP(sdmmc3_cd_n_pv2,        SDMMC3,     OWR,        RSVD3,        RSVD4,       0x33e8, N,   N,  N),\n\tPINGROUP(gpio_w2_aud_pw2,        SPI6,       RSVD2,      SPI2,         I2C1,        0x33ec, N,   N,  N),\n\tPINGROUP(gpio_w3_aud_pw3,        SPI6,       SPI1,       SPI2,         I2C1,        0x33f0, N,   N,  N),\n\tPINGROUP(usb_vbus_en0_pn4,       USB,        RSVD2,      RSVD3,        RSVD4,       0x33f4, Y,   N,  N),\n\tPINGROUP(usb_vbus_en1_pn5,       USB,        RSVD2,      RSVD3,        RSVD4,       0x33f8, Y,   N,  N),\n\tPINGROUP(sdmmc3_clk_lb_in_pee5,  SDMMC3,     RSVD2,      RSVD3,        RSVD4,       0x33fc, N,   N,  N),\n\tPINGROUP(sdmmc3_clk_lb_out_pee4, SDMMC3,     RSVD2,      RSVD3,        RSVD4,       0x3400, N,   N,  N),\n\tPINGROUP(gmi_clk_lb,             SDMMC2,     NAND,       GMI,          RSVD4,       0x3404, N,   N,  N),\n\tPINGROUP(reset_out_n,            RSVD1,      RSVD2,      RSVD3,        RESET_OUT_N, 0x3408, N,   N,  N),\n\n\t \n\tDRV_PINGROUP(ao1,         0x868,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(ao2,         0x86c,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(at1,         0x870,  2,  3, -1,  12,  7,  20,  7,  28,  2,  30,  2,  Y),\n\tDRV_PINGROUP(at2,         0x874,  2,  3, -1,  12,  7,  20,  7,  28,  2,  30,  2,  Y),\n\tDRV_PINGROUP(at3,         0x878,  2,  3, -1,  12,  7,  20,  7,  28,  2,  30,  2,  Y),\n\tDRV_PINGROUP(at4,         0x87c,  2,  3, -1,  12,  7,  20,  7,  28,  2,  30,  2,  Y),\n\tDRV_PINGROUP(at5,         0x880,  2,  3,  4,  14,  5,  19,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(cdev1,       0x884,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(cdev2,       0x888,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(dap1,        0x890,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(dap2,        0x894,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(dap3,        0x898,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(dap4,        0x89c,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(dbg,         0x8a0,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(sdio3,       0x8b0,  2,  3, -1,  12,  7,  20,  7,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(spi,         0x8b4,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(uaa,         0x8b8,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(uab,         0x8bc,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(uart2,       0x8c0,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(uart3,       0x8c4,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(sdio1,       0x8ec,  2,  3, -1,  12,  7,  20,  7,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(ddc,         0x8fc,  2,  3, -1,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(gma,         0x900,  2,  3, -1,  14,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(gme,         0x910,  2,  3,  4,  14,  5,  19,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(gmf,         0x914,  2,  3,  4,  14,  5,  19,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(gmg,         0x918,  2,  3,  4,  14,  5,  19,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(gmh,         0x91c,  2,  3,  4,  14,  5,  19,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(owr,         0x920,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(uda,         0x924,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(dev3,        0x92c,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(cec,         0x938,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(at6,         0x994,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  Y),\n\tDRV_PINGROUP(dap5,        0x998,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(usb_vbus_en, 0x99c,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(ao3,         0x9a0,  2,  3,  4,  12,  5,  -1, -1,  28,  2,  -1, -1,  N),\n\tDRV_PINGROUP(hv0,         0x9a4,  2,  3,  4,  12,  5,  -1, -1,  28,  2,  -1, -1,  N),\n\tDRV_PINGROUP(sdio4,       0x9a8,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n\tDRV_PINGROUP(ao0,         0x9ac,  2,  3,  4,  12,  5,  20,  5,  28,  2,  30,  2,  N),\n};\n\nstatic const struct tegra_pinctrl_soc_data tegra114_pinctrl = {\n\t.ngpios = NUM_GPIOS,\n\t.gpio_compatible = \"nvidia,tegra114-gpio\",\n\t.pins = tegra114_pins,\n\t.npins = ARRAY_SIZE(tegra114_pins),\n\t.functions = tegra114_functions,\n\t.nfunctions = ARRAY_SIZE(tegra114_functions),\n\t.groups = tegra114_groups,\n\t.ngroups = ARRAY_SIZE(tegra114_groups),\n\t.hsm_in_mux = false,\n\t.schmitt_in_mux = false,\n\t.drvtype_in_mux = false,\n};\n\nstatic int tegra114_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn tegra_pinctrl_probe(pdev, &tegra114_pinctrl);\n}\n\nstatic const struct of_device_id tegra114_pinctrl_of_match[] = {\n\t{ .compatible = \"nvidia,tegra114-pinmux\", },\n\t{ },\n};\n\nstatic struct platform_driver tegra114_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"tegra114-pinctrl\",\n\t\t.of_match_table = tegra114_pinctrl_of_match,\n\t},\n\t.probe = tegra114_pinctrl_probe,\n};\n\nstatic int __init tegra114_pinctrl_init(void)\n{\n\treturn platform_driver_register(&tegra114_pinctrl_driver);\n}\narch_initcall(tegra114_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}