INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_1/vivado_1.srcs/sources_1/new/Board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_1/vivado_1.srcs/sources_1/new/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/southernMD/vivado/vivado_1/vivado_1.srcs/sim_1/new/Display_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Board_tb
