{
	"metaDataVersion": "1.0.0",
	"category": "com.microchip.ide.project",
	"content": {
		"metaDataVersion": "1.1.0",
		"name": "com.microchip.mcu32.mplabx.project.csp_apps_pic32cz_ca_mpu_coherent_region",
		"version": "3.0.0",
		"displayName": "MPU cache coherency Example for PIC32CZ_CA Family",
		"projectName": "mpu_coherent_region_pic32cz_ca90_curiosity_ultra",
		"shortDescription": "This example shows how to maintain cache coherency by allocating DMA buffers in non-cacheable SRAM region defined by MPU.",
		"ide": {
			"name": "MPLABX",
			"semverRange": ">=6.00.0"
		},
		"compiler": [
			{
				"name": "XC32",
				"semverRange": ">=4.1.0"
			}
		],
		"dfp": {
			"name": "PIC32CZ-CA90_DFP",
			"semverRange": "^1.0.14"
		},
		"configurator": {
			"name": "MHC",
			"semverRange": ">=3.8.0"
		},
		"device": {
			"metaDataVersion": "1.0.0",
			"category": "com.microchip.portal.contentRef",
			"content": {
				"metaDataVersion": "1.0.0",
				"category": "com.microchip.device",
				"name": "PIC32CZ8110CA90208",
				"versionRange": "*"
			}
		},
		"author": "Microchip",
		"subcategories": [
			[
				"Development Kit",
				"PIC32CZ-CA90 Curiosity Ultra board"
			],
			[
				"Harmony",
				"Peripherals",
				"MPU",
				"DMA",
				"USART"
			],
			[
				"Peripherals",
				"MPU",
			]
		],
		"peripherals": [
			"MPU",
			"USART"
			"DMA"
		],
		"keywords": [
			"MHC",
			"Harmony",
			"PIC32CZ8110CA90208",
			"PIC32CZ_CA Family",
			"MPU",
			"MPU cache coherency"
			"Cache Coherency",
			"Coherent"
		],
		"additionalData": {
			"longDescription": {
				"metaDataVersion": "1.0.0",
				"category": "com.microchip.portal.fileRef",
				"content": {
					"metaDataVersion": "1.0.0",
					"fileName": "./../../readme.md",
					"mimeType": "text/markdown"
				}
			}
		}
	}
}