<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blk_mem_gen_0_blk_mem_gen_0_2_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_0_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_2_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_2_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_3_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_3_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_1_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_5_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_5_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_6_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_6_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_4_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_4_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_7_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_7_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_9_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_9_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_8_blk_mem_gen_0_0_synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/blk_mem_gen_8_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/FPGA/109511117project2/109511117project2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blk_mem_gen_0_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="blk_mem_gen_2_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_3_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_5_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_6_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_4_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_7_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_9_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="blk_mem_gen_8_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

