#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12662ac00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x126612fd0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_0x126629ec0 .param/l "N" 1 3 3, +C4<00000000000000000000000000001000>;
P_0x126629f00 .param/l "S" 1 3 3, +C4<00000000000000000000000000000011>;
v0x126645130_0 .var "a", 7 0;
v0x1266452d0 .array "res", 7 0;
v0x1266452d0_0 .net v0x1266452d0 0, 7 0, L_0x126645510; 1 drivers
v0x1266452d0_1 .net v0x1266452d0 1, 7 0, L_0x126645730; 1 drivers
v0x1266452d0_2 .net v0x1266452d0 2, 7 0, v0x12663e3d0_0; 1 drivers
v0x1266452d0_3 .net v0x1266452d0 3, 7 0, L_0x126645bf0; 1 drivers
v0x1266452d0_4 .net v0x1266452d0 4, 7 0, L_0x1266451d0; 1 drivers
v0x1266452d0_5 .net v0x1266452d0 5, 7 0, L_0x126646410; 1 drivers
v0x1266452d0_6 .net v0x1266452d0 6, 7 0, v0x126642450_0; 1 drivers
v0x1266452d0_7 .net v0x1266452d0 7, 7 0, L_0x126646890; 1 drivers
S_0x126613140 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 34, 3 34 0, S_0x126612fd0;
 .timescale 0 0;
v0x12662bdc0_0 .var/2s "i", 31 0;
S_0x12663d140 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 39, 3 39 0, S_0x126612fd0;
 .timescale 0 0;
v0x12663d310_0 .var/2s "i", 31 0;
S_0x12663d3a0 .scope module, "i0" "left_shift_of_8_by_3_using_left_shift_operation" 3 7, 4 5 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v0x12663d5b0_0 .net *"_ivl_2", 4 0, L_0x126645430;  1 drivers
L_0x128078010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12663d670_0 .net *"_ivl_4", 2 0, L_0x128078010;  1 drivers
v0x12663d720_0 .net "a", 7 0, v0x126645130_0;  1 drivers
v0x12663d7e0_0 .net "res", 7 0, L_0x126645510;  alias, 1 drivers
L_0x126645430 .part v0x126645130_0, 0, 5;
L_0x126645510 .concat [ 3 5 0 0], L_0x128078010, L_0x126645430;
S_0x12663d8c0 .scope module, "i1" "left_shift_of_8_by_3_using_concatenation" 3 8, 4 14 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v0x12663dab0_0 .net *"_ivl_1", 4 0, L_0x126645690;  1 drivers
L_0x128078058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12663db70_0 .net/2u *"_ivl_2", 2 0, L_0x128078058;  1 drivers
v0x12663dc20_0 .net "a", 7 0, v0x126645130_0;  alias, 1 drivers
v0x12663dcf0_0 .net "res", 7 0, L_0x126645730;  alias, 1 drivers
L_0x126645690 .part v0x126645130_0, 0, 5;
L_0x126645730 .concat [ 3 5 0 0], L_0x128078058, L_0x126645690;
S_0x12663ddc0 .scope module, "i2" "left_shift_of_8_by_3_using_for_inside_always" 3 9, 4 22 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v0x12663e2e0_0 .net "a", 7 0, v0x126645130_0;  alias, 1 drivers
v0x12663e3d0_0 .var "res", 7 0;
E_0x12663dff0 .event anyedge, v0x12663d720_0;
S_0x12663e050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x12663ddc0;
 .timescale 0 0;
v0x12663e220_0 .var/2s "i", 31 0;
S_0x12663e470 .scope module, "i3" "left_shift_of_8_by_3_using_for_inside_generate" 3 10, 4 33 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
v0x126640e20_0 .net "a", 7 0, v0x126645130_0;  alias, 1 drivers
v0x126640ed0_0 .net "res", 7 0, L_0x126645bf0;  alias, 1 drivers
L_0x1266458f0 .part v0x126645130_0, 0, 1;
L_0x126645990 .part v0x126645130_0, 1, 1;
L_0x126645a50 .part v0x126645130_0, 2, 1;
L_0x126645b30 .part v0x126645130_0, 3, 1;
L_0x1280780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1280780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x128078130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
LS_0x126645bf0_0_0 .concat8 [ 1 1 1 1], L_0x1280780a0, L_0x1280780e8, L_0x128078130, L_0x1266458f0;
LS_0x126645bf0_0_4 .concat8 [ 1 1 1 1], L_0x126645990, L_0x126645a50, L_0x126645b30, L_0x126645ed0;
L_0x126645bf0 .concat8 [ 4 4 0 0], LS_0x126645bf0_0_0, LS_0x126645bf0_0_4;
L_0x126645ed0 .part v0x126645130_0, 4, 1;
S_0x12663e660 .scope generate, "genblk1[0]" "genblk1[0]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x12663e840 .param/l "i" 1 4 38, +C4<00>;
S_0x12663e8e0 .scope generate, "zero_bit_gen" "zero_bit_gen" 4 39, 4 39 0, S_0x12663e660;
 .timescale 0 0;
v0x12663eaa0_0 .net/2u *"_ivl_0", 0 0, L_0x1280780a0;  1 drivers
S_0x12663eb60 .scope generate, "genblk1[1]" "genblk1[1]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x12663ed40 .param/l "i" 1 4 38, +C4<01>;
S_0x12663edd0 .scope generate, "zero_bit_gen" "zero_bit_gen" 4 39, 4 39 0, S_0x12663eb60;
 .timescale 0 0;
v0x12663ef90_0 .net/2u *"_ivl_0", 0 0, L_0x1280780e8;  1 drivers
S_0x12663f050 .scope generate, "genblk1[2]" "genblk1[2]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x12663f240 .param/l "i" 1 4 38, +C4<010>;
S_0x12663f2d0 .scope generate, "zero_bit_gen" "zero_bit_gen" 4 39, 4 39 0, S_0x12663f050;
 .timescale 0 0;
v0x12663f490_0 .net/2u *"_ivl_0", 0 0, L_0x128078130;  1 drivers
S_0x12663f550 .scope generate, "genblk1[3]" "genblk1[3]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x12663f720 .param/l "i" 1 4 38, +C4<011>;
S_0x12663f7c0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_0x12663f550;
 .timescale 0 0;
v0x12663f980_0 .net *"_ivl_0", 0 0, L_0x1266458f0;  1 drivers
S_0x12663fa40 .scope generate, "genblk1[4]" "genblk1[4]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x12663fc50 .param/l "i" 1 4 38, +C4<0100>;
S_0x12663fcf0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_0x12663fa40;
 .timescale 0 0;
v0x12663feb0_0 .net *"_ivl_0", 0 0, L_0x126645990;  1 drivers
S_0x12663ff50 .scope generate, "genblk1[5]" "genblk1[5]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x126640120 .param/l "i" 1 4 38, +C4<0101>;
S_0x1266401c0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_0x12663ff50;
 .timescale 0 0;
v0x126640380_0 .net *"_ivl_0", 0 0, L_0x126645a50;  1 drivers
S_0x126640440 .scope generate, "genblk1[6]" "genblk1[6]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x126640610 .param/l "i" 1 4 38, +C4<0110>;
S_0x1266406b0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_0x126640440;
 .timescale 0 0;
v0x126640870_0 .net *"_ivl_0", 0 0, L_0x126645b30;  1 drivers
S_0x126640930 .scope generate, "genblk1[7]" "genblk1[7]" 4 38, 4 38 0, S_0x12663e470;
 .timescale 0 0;
P_0x126640b00 .param/l "i" 1 4 38, +C4<0111>;
S_0x126640ba0 .scope generate, "shifted_bit_gen" "shifted_bit_gen" 4 39, 4 39 0, S_0x126640930;
 .timescale 0 0;
v0x126640d60_0 .net *"_ivl_0", 0 0, L_0x126645ed0;  1 drivers
S_0x126640fb0 .scope module, "i4" "right_shift_of_N_by_S_using_right_shift_operation" 3 13, 4 55 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0x126641170 .param/l "N" 0 4 56, +C4<00000000000000000000000000001000>;
P_0x1266411b0 .param/l "S" 0 4 56, +C4<00000000000000000000000000000011>;
v0x126641360_0 .net *"_ivl_2", 4 0, L_0x126645fb0;  1 drivers
L_0x128078178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x126641420_0 .net *"_ivl_4", 2 0, L_0x128078178;  1 drivers
v0x1266414c0_0 .net "a", 7 0, v0x126645130_0;  alias, 1 drivers
v0x1266415d0_0 .net "res", 7 0, L_0x1266451d0;  alias, 1 drivers
L_0x126645fb0 .part v0x126645130_0, 0, 5;
L_0x1266451d0 .concat [ 3 5 0 0], L_0x128078178, L_0x126645fb0;
S_0x126641660 .scope module, "i5" "right_shift_of_N_by_S_using_concatenation" 3 16, 4 71 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0x126641820 .param/l "N" 0 4 72, +C4<00000000000000000000000000001000>;
P_0x126641860 .param/l "S" 0 4 72, +C4<00000000000000000000000000000011>;
L_0x1280781c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1266419d0_0 .net "H", 2 0, L_0x1280781c0;  1 drivers
v0x126641a90_0 .net *"_ivl_3", 5 0, L_0x126646250;  1 drivers
v0x126641b30_0 .net *"_ivl_4", 8 0, L_0x1266462f0;  1 drivers
v0x126641bc0_0 .net "a", 7 0, v0x126645130_0;  alias, 1 drivers
v0x126641c50_0 .net "res", 7 0, L_0x126646410;  alias, 1 drivers
L_0x126646250 .part v0x126645130_0, 0, 6;
L_0x1266462f0 .concat [ 3 6 0 0], L_0x1280781c0, L_0x126646250;
L_0x126646410 .part L_0x1266462f0, 0, 8;
S_0x126641d40 .scope module, "i6" "right_shift_of_N_by_S_using_for_inside_always" 3 19, 4 88 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0x126641f80 .param/l "N" 0 4 89, +C4<00000000000000000000000000001000>;
P_0x126641fc0 .param/l "S" 0 4 89, +C4<00000000000000000000000000000011>;
v0x1266423a0_0 .net "a", 7 0, v0x126645130_0;  alias, 1 drivers
v0x126642450_0 .var "res", 7 0;
S_0x126642110 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 94, 4 94 0, S_0x126641d40;
 .timescale 0 0;
v0x1266422e0_0 .var/2s "i", 31 0;
S_0x1266424f0 .scope module, "i7" "right_shift_of_N_by_S_using_for_inside_generate" 3 22, 4 106 0, S_0x126612fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "res";
P_0x1266426b0 .param/l "N" 0 4 107, +C4<00000000000000000000000000001000>;
P_0x1266426f0 .param/l "S" 0 4 107, +C4<00000000000000000000000000000011>;
v0x126644fa0_0 .net "a", 7 0, v0x126645130_0;  alias, 1 drivers
v0x126645050_0 .net "res", 7 0, L_0x126646890;  alias, 1 drivers
L_0x1266465b0 .part v0x126645130_0, 0, 1;
L_0x126646650 .part v0x126645130_0, 1, 1;
L_0x1266466f0 .part v0x126645130_0, 2, 1;
L_0x1266467d0 .part v0x126645130_0, 3, 1;
L_0x128078208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x128078250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x128078298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
LS_0x126646890_0_0 .concat8 [ 1 1 1 1], L_0x128078208, L_0x128078250, L_0x128078298, L_0x1266465b0;
LS_0x126646890_0_4 .concat8 [ 1 1 1 1], L_0x126646650, L_0x1266466f0, L_0x1266467d0, L_0x126646b70;
L_0x126646890 .concat8 [ 4 4 0 0], LS_0x126646890_0_0, LS_0x126646890_0_4;
L_0x126646b70 .part v0x126645130_0, 4, 1;
S_0x126642860 .scope generate, "genblk1[0]" "genblk1[0]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x126642a40 .param/l "i" 1 4 115, +C4<00>;
S_0x126642ae0 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x126642860;
 .timescale 0 0;
v0x126642c50_0 .net/2s *"_ivl_0", 0 0, L_0x128078208;  1 drivers
S_0x126642ce0 .scope generate, "genblk1[1]" "genblk1[1]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x126642ec0 .param/l "i" 1 4 115, +C4<01>;
S_0x126642f50 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x126642ce0;
 .timescale 0 0;
v0x126643110_0 .net/2s *"_ivl_0", 0 0, L_0x128078250;  1 drivers
S_0x1266431d0 .scope generate, "genblk1[2]" "genblk1[2]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x1266433c0 .param/l "i" 1 4 115, +C4<010>;
S_0x126643450 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x1266431d0;
 .timescale 0 0;
v0x126643610_0 .net/2s *"_ivl_0", 0 0, L_0x128078298;  1 drivers
S_0x1266436d0 .scope generate, "genblk1[3]" "genblk1[3]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x1266438a0 .param/l "i" 1 4 115, +C4<011>;
S_0x126643940 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x1266436d0;
 .timescale 0 0;
v0x126643b00_0 .net *"_ivl_0", 0 0, L_0x1266465b0;  1 drivers
S_0x126643bc0 .scope generate, "genblk1[4]" "genblk1[4]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x126643dd0 .param/l "i" 1 4 115, +C4<0100>;
S_0x126643e70 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x126643bc0;
 .timescale 0 0;
v0x126644030_0 .net *"_ivl_0", 0 0, L_0x126646650;  1 drivers
S_0x1266440d0 .scope generate, "genblk1[5]" "genblk1[5]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x1266442a0 .param/l "i" 1 4 115, +C4<0101>;
S_0x126644340 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x1266440d0;
 .timescale 0 0;
v0x126644500_0 .net *"_ivl_0", 0 0, L_0x1266466f0;  1 drivers
S_0x1266445c0 .scope generate, "genblk1[6]" "genblk1[6]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x126644790 .param/l "i" 1 4 115, +C4<0110>;
S_0x126644830 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x1266445c0;
 .timescale 0 0;
v0x1266449f0_0 .net *"_ivl_0", 0 0, L_0x1266467d0;  1 drivers
S_0x126644ab0 .scope generate, "genblk1[7]" "genblk1[7]" 4 115, 4 115 0, S_0x1266424f0;
 .timescale 0 0;
P_0x126644c80 .param/l "i" 1 4 115, +C4<0111>;
S_0x126644d20 .scope generate, "genblk1" "genblk1" 4 116, 4 116 0, S_0x126644ab0;
 .timescale 0 0;
v0x126644ee0_0 .net *"_ivl_0", 0 0, L_0x126646b70;  1 drivers
    .scope S_0x12663ddc0;
T_0 ;
Ewait_0 .event/or E_0x12663dff0, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x12663e050;
    %jmp t_0;
    .scope S_0x12663e050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12663e220_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12663e220_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x12663e220_0;
    %cmpi/s 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x12663e2e0_0;
    %load/vec4 v0x12663e220_0;
    %subi 3, 0, 32;
    %part/s 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/getv/s 4, v0x12663e220_0;
    %store/vec4 v0x12663e3d0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12663e220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12663e220_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x12663ddc0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x126641d40;
T_1 ;
Ewait_1 .event/or E_0x12663dff0, E_0x0;
    %wait Ewait_1;
    %fork t_3, S_0x126642110;
    %jmp t_2;
    .scope S_0x126642110;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1266422e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1266422e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x1266422e0_0;
    %cmpi/s 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x1266423a0_0;
    %load/vec4 v0x1266422e0_0;
    %subi 3, 0, 32;
    %part/s 1;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ix/getv/s 4, v0x1266422e0_0;
    %store/vec4 v0x126642450_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1266422e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1266422e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x126641d40;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x126612fd0;
T_2 ;
    %pushi/vec4 20, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 29 "$urandom" 32 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x126645130_0, 0, 8;
    %delay 1, 0;
    %vpi_call/w 3 32 "$write", "TEST %b", v0x126645130_0 {0 0 0};
    %fork t_5, S_0x126613140;
    %jmp t_4;
    .scope S_0x126613140;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12662bdc0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x12662bdc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call/w 3 35 "$write", " %b", &A<v0x1266452d0, v0x12662bdc0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12662bdc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12662bdc0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x126612fd0;
t_4 %join;
    %vpi_call/w 3 37 "$display" {0 0 0};
    %fork t_7, S_0x12663d140;
    %jmp t_6;
    .scope S_0x12663d140;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12663d310_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x12663d310_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v0x12663d310_0;
    %load/vec4a v0x1266452d0, 4;
    %load/vec4 v0x12663d310_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1266452d0, 4;
    %cmp/ne;
    %jmp/0xz  T_2.6, 6;
    %vpi_call/w 3 42 "$display", "FAIL %s - see above", "testbench.sv" {0 0 0};
    %vpi_call/w 3 43 "$finish" {0 0 0};
T_2.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12663d310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12663d310_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x126612fd0;
t_6 %join;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "04_04_four_ways_of_doing_shift.sv";
