{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528448831145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528448831154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 10:07:11 2018 " "Processing started: Fri Jun 08 10:07:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528448831154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448831154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Marcador -c Marcador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Marcador -c Marcador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448831154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528448832030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528448832030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file marcador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Marcador " "Found entity 1: Marcador" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fancy " "Found design unit 1: debouncer-fancy" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Debouncer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842558 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debouncer-basic " "Found design unit 2: debouncer-basic" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Debouncer.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842558 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842558 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMux2_4-Behavioral " "Found design unit 1: DeMux2_4-Behavioral" {  } { { "DeMux2_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/DeMux2_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842574 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeMux2_4 " "Found entity 1: DeMux2_4" {  } { { "DeMux2_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/DeMux2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdownfaltas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdownfaltas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDownFaltas-Behavioral " "Found design unit 1: CounterUpDownFaltas-Behavioral" {  } { { "CounterUpDownFaltas.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CounterUpDownFaltas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842589 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDownFaltas " "Found entity 1: CounterUpDownFaltas" {  } { { "CounterUpDownFaltas.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CounterUpDownFaltas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdownpontos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdownpontos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDownPontos-Behavioral " "Found design unit 1: CounterUpDownPontos-Behavioral" {  } { { "CounterUpDownPontos.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CounterUpDownPontos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842589 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDownPontos " "Found entity 1: CounterUpDownPontos" {  } { { "CounterUpDownPontos.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CounterUpDownPontos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_2-Behavioral " "Found design unit 1: Mux4_2-Behavioral" {  } { { "Mux4_2.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux4_2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_2 " "Found entity 1: Mux4_2" {  } { { "Mux4_2.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux4_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlo-Behavioral " "Found design unit 1: Controlo-Behavioral" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlo " "Found entity 1: Controlo" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-behavioral " "Found design unit 1: FreqDivider-behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/FreqDivider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842621 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux6_4-Behavioral " "Found design unit 1: Mux6_4-Behavioral" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux6_4 " "Found entity 1: Mux6_4" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centswitcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file centswitcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CentSwitcher-Behavioral " "Found design unit 1: CentSwitcher-Behavioral" {  } { { "CentSwitcher.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CentSwitcher.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842636 ""} { "Info" "ISGN_ENTITY_NAME" "1 CentSwitcher " "Found entity 1: CentSwitcher" {  } { { "CentSwitcher.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CentSwitcher.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpperiodo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmpperiodo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CmpPeriodo-Behavioral " "Found design unit 1: CmpPeriodo-Behavioral" {  } { { "CmpPeriodo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CmpPeriodo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842652 ""} { "Info" "ISGN_ENTITY_NAME" "1 CmpPeriodo " "Found entity 1: CmpPeriodo" {  } { { "CmpPeriodo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CmpPeriodo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528448842652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Marcador " "Elaborating entity \"Marcador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528448842699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst21 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst21\"" {  } { { "Marcador.bdf" "inst21" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -448 1792 2000 -368 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux6_4 Mux6_4:inst12 " "Elaborating entity \"Mux6_4\" for hierarchy \"Mux6_4:inst12\"" {  } { { "Marcador.bdf" "inst12" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -336 1504 1712 -160 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniSeg Mux6_4.vhd(25) " "VHDL Process Statement warning at Mux6_4.vhd(25): signal \"UniSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DezSeg Mux6_4.vhd(26) " "VHDL Process Statement warning at Mux6_4.vhd(26): signal \"DezSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniMin Mux6_4.vhd(27) " "VHDL Process Statement warning at Mux6_4.vhd(27): signal \"UniMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DezMin Mux6_4.vhd(28) " "VHDL Process Statement warning at Mux6_4.vhd(28): signal \"DezMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniCent Mux6_4.vhd(31) " "VHDL Process Statement warning at Mux6_4.vhd(31): signal \"UniCent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DezCent Mux6_4.vhd(32) " "VHDL Process Statement warning at Mux6_4.vhd(32): signal \"DezCent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UniSeg Mux6_4.vhd(33) " "VHDL Process Statement warning at Mux6_4.vhd(33): signal \"UniSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DezSeg Mux6_4.vhd(34) " "VHDL Process Statement warning at Mux6_4.vhd(34): signal \"DezSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux6_4.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux6_4.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842730 "|Marcador|Mux6_4:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CentSwitcher CentSwitcher:inst13 " "Elaborating entity \"CentSwitcher\" for hierarchy \"CentSwitcher:inst13\"" {  } { { "Marcador.bdf" "inst13" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -168 1336 1496 -88 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst29 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst29\"" {  } { { "Marcador.bdf" "inst29" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -336 1104 1296 -192 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Timer.vhd(33) " "VHDL Process Statement warning at Timer.vhd(33): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 "|Marcador|Timer:inst29"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_UnidadesCent Timer.vhd(109) " "VHDL Process Statement warning at Timer.vhd(109): signal \"s_UnidadesCent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 "|Marcador|Timer:inst29"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_DezenasCent Timer.vhd(110) " "VHDL Process Statement warning at Timer.vhd(110): signal \"s_DezenasCent\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 "|Marcador|Timer:inst29"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_UnidadesSeg Timer.vhd(111) " "VHDL Process Statement warning at Timer.vhd(111): signal \"s_UnidadesSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 "|Marcador|Timer:inst29"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_DezenasSeg Timer.vhd(112) " "VHDL Process Statement warning at Timer.vhd(112): signal \"s_DezenasSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 "|Marcador|Timer:inst29"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_UnidadesMin Timer.vhd(113) " "VHDL Process Statement warning at Timer.vhd(113): signal \"s_UnidadesMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 "|Marcador|Timer:inst29"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_DezenasMin Timer.vhd(114) " "VHDL Process Statement warning at Timer.vhd(114): signal \"s_DezenasMin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Timer.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842761 "|Marcador|Timer:inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider FreqDivider:inst27 " "Elaborating entity \"FreqDivider\" for hierarchy \"FreqDivider:inst27\"" {  } { { "Marcador.bdf" "inst27" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -336 -128 56 -256 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842777 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "halfway FreqDivider.vhd(12) " "VHDL Signal Declaration warning at FreqDivider.vhd(12): used explicit default value for signal \"halfway\" because signal was never assigned a value" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/FreqDivider.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528448842777 "|Marcador|FreqDivider:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlo Controlo:inst " "Elaborating entity \"Controlo\" for hierarchy \"Controlo:inst\"" {  } { { "Marcador.bdf" "inst" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -112 248 400 0 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(36) " "VHDL Process Statement warning at Controlo.vhd(36): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(40) " "VHDL Process Statement warning at Controlo.vhd(40): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(44) " "VHDL Process Statement warning at Controlo.vhd(44): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(48) " "VHDL Process Statement warning at Controlo.vhd(48): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(55) " "VHDL Process Statement warning at Controlo.vhd(55): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(59) " "VHDL Process Statement warning at Controlo.vhd(59): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(63) " "VHDL Process Statement warning at Controlo.vhd(63): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(67) " "VHDL Process Statement warning at Controlo.vhd(67): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(74) " "VHDL Process Statement warning at Controlo.vhd(74): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(78) " "VHDL Process Statement warning at Controlo.vhd(78): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(82) " "VHDL Process Statement warning at Controlo.vhd(82): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(86) " "VHDL Process Statement warning at Controlo.vhd(86): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(93) " "VHDL Process Statement warning at Controlo.vhd(93): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(97) " "VHDL Process Statement warning at Controlo.vhd(97): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(101) " "VHDL Process Statement warning at Controlo.vhd(101): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Controlo.vhd(105) " "VHDL Process Statement warning at Controlo.vhd(105): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS Controlo.vhd(31) " "VHDL Process Statement warning at Controlo.vhd(31): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cntRst Controlo.vhd(31) " "VHDL Process Statement warning at Controlo.vhd(31): inferring latch(es) for signal or variable \"cntRst\", which holds its previous value in one or more paths through the process" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cntEnb Controlo.vhd(31) " "VHDL Process Statement warning at Controlo.vhd(31): inferring latch(es) for signal or variable \"cntEnb\", which holds its previous value in one or more paths through the process" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntEnb Controlo.vhd(31) " "Inferred latch for \"cntEnb\" at Controlo.vhd(31)" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cntRst Controlo.vhd(31) " "Inferred latch for \"cntRst\" at Controlo.vhd(31)" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.START Controlo.vhd(31) " "Inferred latch for \"NS.START\" at Controlo.vhd(31)" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.STOPPED Controlo.vhd(31) " "Inferred latch for \"NS.STOPPED\" at Controlo.vhd(31)" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.STARTED Controlo.vhd(31) " "Inferred latch for \"NS.STARTED\" at Controlo.vhd(31)" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.RESET Controlo.vhd(31) " "Inferred latch for \"NS.RESET\" at Controlo.vhd(31)" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448842793 "|Marcador|Controlo:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst20 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst20\"" {  } { { "Marcador.bdf" "inst20" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 -72 128 80 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_2 Mux4_2:inst5 " "Elaborating entity \"Mux4_2\" for hierarchy \"Mux4_2:inst5\"" {  } { { "Marcador.bdf" "inst5" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { 352 904 1120 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842814 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uniPontos Mux4_2.vhd(23) " "VHDL Process Statement warning at Mux4_2.vhd(23): signal \"uniPontos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4_2.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux4_2.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842814 "|Marcador|Mux4_2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dezPontos Mux4_2.vhd(24) " "VHDL Process Statement warning at Mux4_2.vhd(24): signal \"dezPontos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4_2.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux4_2.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842814 "|Marcador|Mux4_2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uniFaltas Mux4_2.vhd(26) " "VHDL Process Statement warning at Mux4_2.vhd(26): signal \"uniFaltas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4_2.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux4_2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842814 "|Marcador|Mux4_2:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dezFaltas Mux4_2.vhd(27) " "VHDL Process Statement warning at Mux4_2.vhd(27): signal \"dezFaltas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4_2.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Mux4_2.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842814 "|Marcador|Mux4_2:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDownFaltas CounterUpDownFaltas:inst4 " "Elaborating entity \"CounterUpDownFaltas\" for hierarchy \"CounterUpDownFaltas:inst4\"" {  } { { "Marcador.bdf" "inst4" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { 256 648 832 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842830 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable CounterUpDownFaltas.vhd(26) " "VHDL Process Statement warning at CounterUpDownFaltas.vhd(26): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CounterUpDownFaltas.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CounterUpDownFaltas.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842830 "|Marcador|CounterUpDownFaltas:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux2_4 DeMux2_4:inst2 " "Elaborating entity \"DeMux2_4\" for hierarchy \"DeMux2_4:inst2\"" {  } { { "Marcador.bdf" "inst2" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { 416 248 416 528 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDownPontos CounterUpDownPontos:inst092 " "Elaborating entity \"CounterUpDownPontos\" for hierarchy \"CounterUpDownPontos:inst092\"" {  } { { "Marcador.bdf" "inst092" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { 480 648 832 624 "inst092" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842861 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable CounterUpDownPontos.vhd(26) " "VHDL Process Statement warning at CounterUpDownPontos.vhd(26): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CounterUpDownPontos.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CounterUpDownPontos.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842861 "|Marcador|CounterUpDownPontos:inst092"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmpPeriodo CmpPeriodo:inst25 " "Elaborating entity \"CmpPeriodo\" for hierarchy \"CmpPeriodo:inst25\"" {  } { { "Marcador.bdf" "inst25" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -568 1120 1272 -456 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448842877 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable CmpPeriodo.vhd(34) " "VHDL Process Statement warning at CmpPeriodo.vhd(34): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CmpPeriodo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CmpPeriodo.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842877 "|Marcador|CmpPeriodo:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset CmpPeriodo.vhd(35) " "VHDL Process Statement warning at CmpPeriodo.vhd(35): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CmpPeriodo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CmpPeriodo.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842877 "|Marcador|CmpPeriodo:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset CmpPeriodo.vhd(44) " "VHDL Process Statement warning at CmpPeriodo.vhd(44): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CmpPeriodo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CmpPeriodo.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528448842877 "|Marcador|CmpPeriodo:inst25"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlo:inst\|cntRst " "Latch Controlo:inst\|cntRst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncer:inst20\|level " "Ports D and ENA on the latch are fed by the same signal debouncer:inst20\|level" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Debouncer.vhd" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528448843798 ""}  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528448843798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlo:inst\|cntEnb " "Latch Controlo:inst\|cntEnb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncer:inst20\|level " "Ports D and ENA on the latch are fed by the same signal debouncer:inst20\|level" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Debouncer.vhd" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528448843798 ""}  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528448843798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controlo:inst\|NS.RESET_392 " "Latch Controlo:inst\|NS.RESET_392 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debouncer:inst19\|level " "Ports D and ENA on the latch are fed by the same signal debouncer:inst19\|level" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Debouncer.vhd" 174 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1528448843798 ""}  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1528448843798 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CmpPeriodo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/CmpPeriodo.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1528448843798 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1528448843798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Controlo:inst\|cntRst " "LATCH primitive \"Controlo:inst\|cntRst\" is permanently enabled" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528448844111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Controlo:inst\|cntEnb " "LATCH primitive \"Controlo:inst\|cntEnb\" is permanently enabled" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528448844111 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Controlo:inst\|NS.RESET_392 " "LATCH primitive \"Controlo:inst\|NS.RESET_392\" is permanently enabled" {  } { { "Controlo.vhd" "" { Text "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Controlo.vhd" 31 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1528448844111 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -544 1288 1464 -528 "LEDG\[0\]" "" } { -528 1288 1464 -512 "LEDG\[1\]" "" } { -512 1288 1464 -496 "LEDG\[2\]" "" } { -496 1288 1464 -480 "LEDG\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1784 1960 -16 "LEDR\[0\]" "" } { -8 1784 1960 8 "LEDR\[1\]" "" } { 16 1784 1960 32 "LEDR\[2\]" "" } { 64 1784 1960 80 "LEDR\[16\]" "" } { 40 1784 1960 56 "LEDR\[17\]" "" } { 88 1784 1960 104 "LEDR\[15\]" "" } { 176 1920 2096 192 "LEDR\[3\]" "" } { 200 1920 2096 216 "LEDR\[4\]" "" } { 224 1920 2096 240 "LEDR\[5\]" "" } { 248 1920 2096 264 "LEDR\[6\]" "" } { 272 1920 2096 288 "LEDR\[7\]" "" } { 296 1920 2096 312 "LEDR\[8\]" "" } { 320 1920 2096 336 "LEDR\[9\]" "" } { 344 1920 2096 360 "LEDR\[10\]" "" } { 368 1920 2096 384 "LEDR\[11\]" "" } { 392 1920 2096 408 "LEDR\[12\]" "" } { 416 1920 2096 432 "LEDR\[13\]" "" } { 440 1920 2096 456 "LEDR\[14\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528448844158 "|Marcador|LEDR[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528448844158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528448844251 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528448845048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528448845329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528448845329 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1576 1744 -16 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528448845579 "|Marcador|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1576 1744 -16 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528448845579 "|Marcador|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1576 1744 -16 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528448845579 "|Marcador|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1576 1744 -16 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528448845579 "|Marcador|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1576 1744 -16 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528448845579 "|Marcador|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1576 1744 -16 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528448845579 "|Marcador|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Marcador.bdf" "" { Schematic "C:/Users/Pedro Silva/Desktop/PROJETO LSD/projeto/Marcador.bdf" { { -32 1576 1744 -16 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528448845579 "|Marcador|SW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528448845579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "686 " "Implemented 686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528448845579 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528448845579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "585 " "Implemented 585 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528448845579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528448845579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528448845595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 10:07:25 2018 " "Processing ended: Fri Jun 08 10:07:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528448845595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528448845595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528448845595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528448845595 ""}
