{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665230457545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665230457546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  8 15:00:57 2022 " "Processing started: Sat Oct  8 15:00:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665230457546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665230457546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665230457546 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665230458225 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 3 " "Parallel compilation is enabled for 4 processors, but there are only 3 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1665230458226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665230471298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665230471444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/common/sync_and_debounce.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/common/sync_and_debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sync_and_debounce " "Found entity 1: sync_and_debounce" {  } { { "sync_and_debounce.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/common/sync_and_debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_and_debounce sync_and_debounce:i_sync_and_debounce_key " "Elaborating entity \"sync_and_debounce\" for hierarchy \"sync_and_debounce:i_sync_and_debounce_key\"" {  } { { "../top.v" "i_sync_and_debounce_key" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471455 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/common/sync_and_debounce_one.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/common/sync_and_debounce_one.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sync_and_debounce_one " "Found entity 1: sync_and_debounce_one" {  } { { "sync_and_debounce_one.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/common/sync_and_debounce_one.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_and_debounce_one sync_and_debounce:i_sync_and_debounce_key\|sync_and_debounce_one:gen_sync_and_debounce\[0\].i_sync_and_debounce_one " "Elaborating entity \"sync_and_debounce_one\" for hierarchy \"sync_and_debounce:i_sync_and_debounce_key\|sync_and_debounce_one:gen_sync_and_debounce\[0\].i_sync_and_debounce_one\"" {  } { { "sync_and_debounce.v" "gen_sync_and_debounce\[0\].i_sync_and_debounce_one" { Text "/home/alfa/Prog/HDL/dev/day_5/common/sync_and_debounce.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/strobe_gen.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/strobe_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_gen " "Found entity 1: strobe_gen" {  } { { "strobe_gen.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/strobe_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471475 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_shift_strobe " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_shift_strobe\"" {  } { { "../top.v" "i_shift_strobe" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/counter.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_shift_strobe\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_shift_strobe\|counter:i_counter\"" {  } { { "strobe_gen.v" "i_counter" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/strobe_gen.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471484 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/register.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_shift_strobe\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_shift_strobe\|counter:i_counter\|register:i_reg\"" {  } { { "counter.v" "i_reg" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/counter.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/shift_register.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/shift_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/shift_register.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:i_shift_reg " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:i_shift_reg\"" {  } { { "../top.v" "i_shift_reg" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register shift_register:i_shift_reg\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"shift_register:i_shift_reg\|register:i_reg\"" {  } { { "shift_register.v" "i_reg" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/shift_register.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:i_shift_strobe_counter " "Elaborating entity \"counter\" for hierarchy \"counter:i_shift_strobe_counter\"" {  } { { "../top.v" "i_shift_strobe_counter" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register counter:i_shift_strobe_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"counter:i_shift_strobe_counter\|register:i_reg\"" {  } { { "counter.v" "i_reg" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/counter.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/moore_fsm.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/moore_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moore_fsm " "Found entity 1: moore_fsm" {  } { { "moore_fsm.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/moore_fsm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_fsm moore_fsm:i_moore_fsm " "Elaborating entity \"moore_fsm\" for hierarchy \"moore_fsm:i_moore_fsm\"" {  } { { "../top.v" "i_moore_fsm" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:i_moore_fsm_out_counter " "Elaborating entity \"counter\" for hierarchy \"counter:i_moore_fsm_out_counter\"" {  } { { "../top.v" "i_moore_fsm_out_counter" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/mealy_fsm.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/mealy_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_fsm " "Found entity 1: mealy_fsm" {  } { { "mealy_fsm.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/mealy_fsm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_fsm mealy_fsm:i_mealy_fsm " "Elaborating entity \"mealy_fsm\" for hierarchy \"mealy_fsm:i_mealy_fsm\"" {  } { { "../top.v" "i_mealy_fsm" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strobe_gen strobe_gen:i_seven_segment_strobe " "Elaborating entity \"strobe_gen\" for hierarchy \"strobe_gen:i_seven_segment_strobe\"" {  } { { "../top.v" "i_seven_segment_strobe" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter strobe_gen:i_seven_segment_strobe\|counter:i_counter " "Elaborating entity \"counter\" for hierarchy \"strobe_gen:i_seven_segment_strobe\|counter:i_counter\"" {  } { { "strobe_gen.v" "i_counter" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/strobe_gen.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register strobe_gen:i_seven_segment_strobe\|counter:i_counter\|register:i_reg " "Elaborating entity \"register\" for hierarchy \"strobe_gen:i_seven_segment_strobe\|counter:i_counter\|register:i_reg\"" {  } { { "counter.v" "i_reg" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/counter.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471547 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:i_seven_segment " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:i_seven_segment\"" {  } { { "../top.v" "i_seven_segment" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/selector.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/selector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/selector.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector seven_segment:i_seven_segment\|selector:i_sel_dig " "Elaborating entity \"selector\" for hierarchy \"seven_segment:i_seven_segment\|selector:i_sel_dig\"" {  } { { "seven_segment.v" "i_sel_dig" { Text "/home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/alfa/Prog/HDL/dev/day_5/day_5/common/register_no_rst.v 1 1 " "Using design file /home/alfa/Prog/HDL/dev/day_5/day_5/common/register_no_rst.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_no_rst " "Found entity 1: register_no_rst" {  } { { "register_no_rst.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/common/register_no_rst.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665230471574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665230471574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_no_rst seven_segment:i_seven_segment\|register_no_rst:i_abcdefg " "Elaborating entity \"register_no_rst\" for hierarchy \"seven_segment:i_seven_segment\|register_no_rst:i_abcdefg\"" {  } { { "seven_segment.v" "i_abcdefg" { Text "/home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector seven_segment:i_seven_segment\|selector:i_sel_dot " "Elaborating entity \"selector\" for hierarchy \"seven_segment:i_seven_segment\|selector:i_sel_dot\"" {  } { { "seven_segment.v" "i_sel_dot" { Text "/home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_no_rst seven_segment:i_seven_segment\|register_no_rst:i_dot " "Elaborating entity \"register_no_rst\" for hierarchy \"seven_segment:i_seven_segment\|register_no_rst:i_dot\"" {  } { { "seven_segment.v" "i_dot" { Text "/home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230471579 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seven_segment.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/common/seven_segment.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665230472664 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665230472665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665230472803 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsync VCC " "Pin \"hsync\" is stuck at VCC" {  } { { "../top.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665230472803 "|top|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync VCC " "Pin \"vsync\" is stuck at VCC" {  } { { "../top.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665230472803 "|top|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665230472803 "|top|rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[1\] GND " "Pin \"rgb\[1\]\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665230472803 "|top|rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[2\] GND " "Pin \"rgb\[2\]\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/alfa/Prog/HDL/dev/day_5/day_5/omdazz/lab_1_fsm_lock/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665230472803 "|top|rgb[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665230472803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665230472978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665230474184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665230474184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665230474301 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665230474301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665230474301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665230474301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665230474328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  8 15:01:14 2022 " "Processing ended: Sat Oct  8 15:01:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665230474328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665230474328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665230474328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665230474328 ""}
