Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 27 16:30:12 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SPI_ADDR_timing_summary_routed.rpt -pb SPI_ADDR_timing_summary_routed.pb -rpx SPI_ADDR_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_ADDR
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.411        0.000                      0                  100        0.169        0.000                      0                  100        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.411        0.000                      0                  100        0.169        0.000                      0                  100        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_microsec5_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.547ns  (logic 1.201ns (33.857%)  route 2.346ns (66.143%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625    10.146    clk_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.422    10.568 f  state_reg[4]/Q
                         net (fo=9, routed)           0.887    11.455    state[4]
    SLICE_X62Y94         LUT4 (Prop_lut4_I2_O)        0.328    11.783 f  count_microsec5[2]_i_3/O
                         net (fo=2, routed)           0.722    12.505    usec_clk/ed1/mosi_reg
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.327    12.832 r  usec_clk/ed1/count_microsec5[2]_i_2/O
                         net (fo=3, routed)           0.737    13.569    usec_clk/ed1/count_microsec5
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.124    13.693 r  usec_clk/ed1/count_microsec5[1]_i_1/O
                         net (fo=1, routed)           0.000    13.693    usec_clk_n_1
    SLICE_X63Y96         FDCE                                         r  count_microsec5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  count_microsec5_reg[1]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y96         FDCE (Setup_fdce_C_D)        0.032    15.105    count_microsec5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_microsec5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.540ns  (logic 1.194ns (33.727%)  route 2.346ns (66.273%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625    10.146    clk_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.422    10.568 f  state_reg[4]/Q
                         net (fo=9, routed)           0.887    11.455    state[4]
    SLICE_X62Y94         LUT4 (Prop_lut4_I2_O)        0.328    11.783 f  count_microsec5[2]_i_3/O
                         net (fo=2, routed)           0.722    12.505    usec_clk/ed1/mosi_reg
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.327    12.832 r  usec_clk/ed1/count_microsec5[2]_i_2/O
                         net (fo=3, routed)           0.737    13.569    usec_clk/ed1/count_microsec5
    SLICE_X63Y96         LUT4 (Prop_lut4_I2_O)        0.117    13.686 r  usec_clk/ed1/count_microsec5[2]_i_1/O
                         net (fo=1, routed)           0.000    13.686    usec_clk_n_0
    SLICE_X63Y96         FDCE                                         r  count_microsec5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  count_microsec5_reg[2]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y96         FDCE (Setup_fdce_C_D)        0.075    15.148    count_microsec5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.276ns  (logic 1.201ns (36.660%)  route 2.075ns (63.340%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625    10.146    clk_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.422    10.568 f  state_reg[4]/Q
                         net (fo=9, routed)           0.887    11.455    state[4]
    SLICE_X62Y94         LUT4 (Prop_lut4_I2_O)        0.328    11.783 f  count_microsec5[2]_i_3/O
                         net (fo=2, routed)           0.445    12.228    usec_clk/ed1/mosi_reg
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.327    12.555 r  usec_clk/ed1/mosi_i_3/O
                         net (fo=1, routed)           0.263    12.818    usec_clk/ed1/mosi_i_3_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  usec_clk/ed1/mosi_i_1/O
                         net (fo=1, routed)           0.480    13.422    mosi1_out
    SLICE_X64Y95         FDRE                                         r  mosi_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  mosi_reg/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y95         FDRE (Setup_fdre_C_CE)      -0.169    14.904    mosi_reg
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 nolabel_line83/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.246ns  (logic 1.197ns (36.876%)  route 2.049ns (63.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626    10.147    nolabel_line83/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  nolabel_line83/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.422    10.569 r  nolabel_line83/ff_old_reg/Q
                         net (fo=6, routed)           0.587    11.156    nolabel_line83/p_0_in[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I0_O)        0.325    11.481 f  nolabel_line83/next_state[5]_i_7/O
                         net (fo=3, routed)           0.462    11.943    nolabel_line83/ff_old_reg_1
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.326    12.269 r  nolabel_line83/next_state[5]_i_3/O
                         net (fo=1, routed)           0.469    12.738    nolabel_line83/next_state[5]_i_3_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.862 r  nolabel_line83/next_state[5]_i_1/O
                         net (fo=6, routed)           0.531    13.393    next_state
    SLICE_X62Y94         FDPE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y94         FDPE                                         r  next_state_reg[0]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y94         FDPE (Setup_fdpe_C_CE)      -0.205    14.885    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 nolabel_line83/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.246ns  (logic 1.197ns (36.876%)  route 2.049ns (63.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626    10.147    nolabel_line83/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  nolabel_line83/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.422    10.569 r  nolabel_line83/ff_old_reg/Q
                         net (fo=6, routed)           0.587    11.156    nolabel_line83/p_0_in[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I0_O)        0.325    11.481 f  nolabel_line83/next_state[5]_i_7/O
                         net (fo=3, routed)           0.462    11.943    nolabel_line83/ff_old_reg_1
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.326    12.269 r  nolabel_line83/next_state[5]_i_3/O
                         net (fo=1, routed)           0.469    12.738    nolabel_line83/next_state[5]_i_3_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.862 r  nolabel_line83/next_state[5]_i_1/O
                         net (fo=6, routed)           0.531    13.393    next_state
    SLICE_X62Y94         FDCE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y94         FDCE                                         r  next_state_reg[2]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.885    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 nolabel_line83/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.246ns  (logic 1.197ns (36.876%)  route 2.049ns (63.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626    10.147    nolabel_line83/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  nolabel_line83/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.422    10.569 r  nolabel_line83/ff_old_reg/Q
                         net (fo=6, routed)           0.587    11.156    nolabel_line83/p_0_in[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I0_O)        0.325    11.481 f  nolabel_line83/next_state[5]_i_7/O
                         net (fo=3, routed)           0.462    11.943    nolabel_line83/ff_old_reg_1
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.326    12.269 r  nolabel_line83/next_state[5]_i_3/O
                         net (fo=1, routed)           0.469    12.738    nolabel_line83/next_state[5]_i_3_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.862 r  nolabel_line83/next_state[5]_i_1/O
                         net (fo=6, routed)           0.531    13.393    next_state
    SLICE_X62Y94         FDCE                                         r  next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y94         FDCE                                         r  next_state_reg[3]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.885    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 nolabel_line83/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.246ns  (logic 1.197ns (36.876%)  route 2.049ns (63.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626    10.147    nolabel_line83/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  nolabel_line83/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.422    10.569 r  nolabel_line83/ff_old_reg/Q
                         net (fo=6, routed)           0.587    11.156    nolabel_line83/p_0_in[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I0_O)        0.325    11.481 f  nolabel_line83/next_state[5]_i_7/O
                         net (fo=3, routed)           0.462    11.943    nolabel_line83/ff_old_reg_1
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.326    12.269 r  nolabel_line83/next_state[5]_i_3/O
                         net (fo=1, routed)           0.469    12.738    nolabel_line83/next_state[5]_i_3_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.862 r  nolabel_line83/next_state[5]_i_1/O
                         net (fo=6, routed)           0.531    13.393    next_state
    SLICE_X62Y94         FDCE                                         r  next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y94         FDCE                                         r  next_state_reg[4]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y94         FDCE (Setup_fdce_C_CE)      -0.205    14.885    next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 nolabel_line83/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.058ns  (logic 1.197ns (39.146%)  route 1.861ns (60.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626    10.147    nolabel_line83/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  nolabel_line83/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.422    10.569 r  nolabel_line83/ff_old_reg/Q
                         net (fo=6, routed)           0.587    11.156    nolabel_line83/p_0_in[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I0_O)        0.325    11.481 f  nolabel_line83/next_state[5]_i_7/O
                         net (fo=3, routed)           0.462    11.943    nolabel_line83/ff_old_reg_1
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.326    12.269 r  nolabel_line83/next_state[5]_i_3/O
                         net (fo=1, routed)           0.469    12.738    nolabel_line83/next_state[5]_i_3_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.862 r  nolabel_line83/next_state[5]_i_1/O
                         net (fo=6, routed)           0.342    13.205    next_state
    SLICE_X63Y93         FDCE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y93         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.882    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 nolabel_line83/ff_old_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.058ns  (logic 1.197ns (39.146%)  route 1.861ns (60.854%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.626    10.147    nolabel_line83/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  nolabel_line83/ff_old_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.422    10.569 r  nolabel_line83/ff_old_reg/Q
                         net (fo=6, routed)           0.587    11.156    nolabel_line83/p_0_in[0]
    SLICE_X63Y95         LUT5 (Prop_lut5_I0_O)        0.325    11.481 f  nolabel_line83/next_state[5]_i_7/O
                         net (fo=3, routed)           0.462    11.943    nolabel_line83/ff_old_reg_1
    SLICE_X63Y94         LUT6 (Prop_lut6_I5_O)        0.326    12.269 r  nolabel_line83/next_state[5]_i_3/O
                         net (fo=1, routed)           0.469    12.738    nolabel_line83/next_state[5]_i_3_n_0
    SLICE_X63Y94         LUT4 (Prop_lut4_I0_O)        0.124    12.862 r  nolabel_line83/next_state[5]_i_1/O
                         net (fo=6, routed)           0.342    13.205    next_state
    SLICE_X63Y93         FDCE                                         r  next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y93         FDCE                                         r  next_state_reg[5]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.882    next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_microsec5_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.247ns  (logic 1.201ns (36.991%)  route 2.046ns (63.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.625    10.146    clk_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.422    10.568 f  state_reg[4]/Q
                         net (fo=9, routed)           0.887    11.455    state[4]
    SLICE_X62Y94         LUT4 (Prop_lut4_I2_O)        0.328    11.783 f  count_microsec5[2]_i_3/O
                         net (fo=2, routed)           0.722    12.505    usec_clk/ed1/mosi_reg
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.327    12.832 r  usec_clk/ed1/count_microsec5[2]_i_2/O
                         net (fo=3, routed)           0.437    13.269    usec_clk/ed1/count_microsec5
    SLICE_X63Y96         LUT3 (Prop_lut3_I1_O)        0.124    13.393 r  usec_clk/ed1/count_microsec5[0]_i_1/O
                         net (fo=1, routed)           0.000    13.393    usec_clk_n_2
    SLICE_X63Y96         FDCE                                         r  count_microsec5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  count_microsec5_reg[0]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y96         FDCE (Setup_fdce_C_D)        0.031    15.104    count_microsec5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.393    
  -------------------------------------------------------------------
                         slack                                  1.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 usec_clk/ed1/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/ed1/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.300%)  route 0.139ns (48.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     6.475    usec_clk/ed1/clk_IBUF_BUFG
    SLICE_X61Y93         FDCE                                         r  usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  usec_clk/ed1/ff_cur_reg/Q
                         net (fo=3, routed)           0.139     6.760    usec_clk/ed1/p_0_in[1]
    SLICE_X63Y94         FDCE                                         r  usec_clk/ed1/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     6.991    usec_clk/ed1/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  usec_clk/ed1/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.513    
    SLICE_X63Y94         FDCE (Hold_fdce_C_D)         0.078     6.591    usec_clk/ed1/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.760    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.317ns  (logic 0.191ns (60.173%)  route 0.126ns (39.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     6.475    usec_clk/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  usec_clk/cnt_sysclk_reg[5]/Q
                         net (fo=4, routed)           0.126     6.748    usec_clk/ed1/ff_cur_reg_0[4]
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.045     6.793 r  usec_clk/ed1/ff_cur_i_1/O
                         net (fo=1, routed)           0.000     6.793    usec_clk/ed1/p_0_out
    SLICE_X61Y93         FDCE                                         r  usec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     6.989    usec_clk/ed1/clk_IBUF_BUFG
    SLICE_X61Y93         FDCE                                         r  usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.491    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.099     6.590    usec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.317ns  (logic 0.232ns (73.209%)  route 0.085ns (26.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     6.475    usec_clk/clk_IBUF_BUFG
    SLICE_X61Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.133     6.608 r  usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=6, routed)           0.085     6.693    usec_clk/cnt_sysclk_reg[3]
    SLICE_X61Y93         LUT6 (Prop_lut6_I1_O)        0.099     6.792 r  usec_clk/cnt_sysclk[4]_i_1/O
                         net (fo=1, routed)           0.000     6.792    usec_clk/p_0_in[4]
    SLICE_X61Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     6.989    usec_clk/clk_IBUF_BUFG
    SLICE_X61Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.475    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.099     6.574    usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.574    
                         arrival time                           6.792    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 count_bit_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_bit_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X63Y96         FDPE                                         r  count_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  count_bit_reg[0]/Q
                         net (fo=9, routed)           0.144     1.762    nolabel_line83/count_bit_reg[2]_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  nolabel_line83/count_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line83_n_0
    SLICE_X62Y96         FDPE                                         r  count_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     1.991    clk_IBUF_BUFG
    SLICE_X62Y96         FDPE                                         r  count_bit_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y96         FDPE (Hold_fdpe_C_D)         0.091     1.580    count_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 addr_data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.665%)  route 0.158ns (45.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  addr_data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  addr_data_count_reg[2]/Q
                         net (fo=19, routed)          0.158     1.775    addr_data_count_reg[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I0_O)        0.049     1.824 r  data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    p_1_out[2]
    SLICE_X62Y95         FDRE                                         r  data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     1.991    clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  data_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.107     1.596    data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.695%)  route 0.158ns (45.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     6.475    usec_clk/clk_IBUF_BUFG
    SLICE_X61Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.158     6.779    usec_clk/cnt_sysclk_reg[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.045     6.824 r  usec_clk/cnt_sysclk[6]_i_1/O
                         net (fo=1, routed)           0.000     6.824    usec_clk/p_0_in[6]
    SLICE_X59Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     6.989    usec_clk/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.491    
    SLICE_X59Y93         FDCE (Hold_fdce_C_D)         0.099     6.590    usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.590    
                         arrival time                           6.824    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.348ns  (logic 0.191ns (54.852%)  route 0.157ns (45.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     6.475    usec_clk/clk_IBUF_BUFG
    SLICE_X61Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.157     6.778    usec_clk/cnt_sysclk_reg[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I4_O)        0.045     6.823 r  usec_clk/cnt_sysclk[5]_i_1/O
                         net (fo=1, routed)           0.000     6.823    usec_clk/p_0_in[5]
    SLICE_X59Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     6.989    usec_clk/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.491    
    SLICE_X59Y93         FDCE (Hold_fdce_C_D)         0.098     6.589    usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.823    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 addr_data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.295%)  route 0.157ns (45.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  addr_data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  addr_data_count_reg[2]/Q
                         net (fo=19, routed)          0.157     1.774    addr_data_count_reg[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.819 r  data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    p_1_out[0]
    SLICE_X62Y95         FDRE                                         r  data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     1.991    clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  data_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.091     1.580    data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 addr_data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.137%)  route 0.158ns (45.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  addr_data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  addr_data_count_reg[2]/Q
                         net (fo=19, routed)          0.158     1.775    addr_data_count_reg[2]
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.820 r  data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_1_out[1]
    SLICE_X62Y95         FDRE                                         r  data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     1.991    clk_IBUF_BUFG
    SLICE_X62Y95         FDRE                                         r  data_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.092     1.581    data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 btn_sck/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sck/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.625%)  route 0.181ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 6.991 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     6.476    btn_sck/ed/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  btn_sck/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.146     6.622 r  btn_sck/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.181     6.803    btn_sck/ed/p_0_in[1]
    SLICE_X63Y94         FDCE                                         r  btn_sck/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.863     6.991    btn_sck/ed/clk_IBUF_BUFG
    SLICE_X63Y94         FDCE                                         r  btn_sck/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.476    
    SLICE_X63Y94         FDCE (Hold_fdce_C_D)         0.077     6.553    btn_sck/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.553    
                         arrival time                           6.803    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y95   addr_data_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y95   addr_data_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y95   addr_data_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y95   addr_data_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   addr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   addr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   addr_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   led_debug_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   led_debug_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   btn_sck/btn1/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   btn_sck/btn1/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   btn_sck/ed/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   btn_sck/ed/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   nolabel_line83/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   nolabel_line83/ff_old_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y93   state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   addr_data_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y95   addr_data_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   addr_data_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   addr_data_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   addr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   addr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   addr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   addr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   addr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   btn_sck/clk_div_reg[0]/C



