$date
	Wed May 17 16:15:55 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module edge_wait $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 1 # trigger $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
0"
0!
$end
#1
1!
#2
0!
#3
1!
#4
0!
#5
0#
1!
1"
#6
0!
0"
#7
1!
#8
0!
#9
1!
#10
0!
#11
1!
#12
0!
#13
1!
#14
0!
#15
1#
1!
#16
0#
0!
1"
#17
1!
0"
#18
0!
#19
1!
#20
0!
#21
1!
#22
0!
#23
1!
#24
0!
#25
1#
1!
#26
0!
#27
1!
