Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  5 17:57:26 2018
| Host         : Vivien-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mse_mandelbrot_control_sets_placed.rpt
| Design       : mse_mandelbrot
| Device       : xc7a200t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           31 |
| No           | No                    | Yes                    |             118 |           33 |
| No           | Yes                   | No                     |              24 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                Enable Signal                               |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s[0][6]_i_1_n_0 | RstxR_IBUF                                            |                3 |              7 |
|  ClkSys100MhzxC_IBUF_BUFG                                       |                                                                            |                                                       |                8 |              9 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i                   | RstxR_IBUF                                            |                4 |             10 |
|  ClkSys100MhzxC_IBUF_BUFG                                       | mandelbrot_calculatorxB.mandelbrot_calculatorxI/E[0]                       | RstxR_IBUF                                            |                2 |             10 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC | HdmixI/VgaxI/VgaControlerxI/VCountxD                                       | HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[15]_0        |                3 |             16 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                            | HdmixI/VgaxI/VgaControlerxI/HCountxD_reg[15]_0        |                6 |             19 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                            | HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[7] |                9 |             24 |
|  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC |                                                                            |                                                       |               23 |             33 |
|  ClkSys100MhzxC_IBUF_BUFG                                       |                                                                            | RstxR_IBUF                                            |               27 |             99 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 7      |                     1 |
| 9      |                     1 |
| 10     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


