/*
 * Copyright (C) 2010-2011, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

#ifndef _IOMUX_DEFINE_H_
#define _IOMUX_DEFINE_H_

#define GPIO_19 0x0
#define KEY_COL0 0x4
#define KEY_ROW0 0x8
#define KEY_COL1 0xc
#define KEY_ROW1 0x10
#define KEY_COL2 0x14
#define KEY_ROW2 0x18
#define KEY_COL3 0x1c
#define KEY_ROW3 0x20
#define KEY_COL4 0x24
#define KEY_ROW4 0x28
#define DI0_DISP_CLK 0x2c
#define DI0_PIN15 0x30
#define DI0_PIN2 0x34
#define DI0_PIN3 0x38
#define DI0_PIN4 0x3c
#define DISP0_DAT0 0x40
#define DISP0_DAT1 0x44
#define DISP0_DAT2 0x48
#define DISP0_DAT3 0x4c
#define DISP0_DAT4 0x50
#define DISP0_DAT5 0x54
#define DISP0_DAT6 0x58
#define DISP0_DAT7 0x5c
#define DISP0_DAT8 0x60
#define DISP0_DAT9 0x64
#define DISP0_DAT10 0x68
#define DISP0_DAT11 0x6c
#define DISP0_DAT12 0x70
#define DISP0_DAT13 0x74
#define DISP0_DAT14 0x78
#define DISP0_DAT15 0x7c
#define DISP0_DAT16 0x80
#define DISP0_DAT17 0x84
#define DISP0_DAT18 0x88
#define DISP0_DAT19 0x8c
#define DISP0_DAT20 0x90
#define DISP0_DAT21 0x94
#define DISP0_DAT22 0x98
#define DISP0_DAT23 0x9c
#define CSI0_PIXCLK 0xa0
#define CSI0_MCLK 0xa4
#define CSI0_DATA_EN 0xa8
#define CSI0_VSYNC 0xac
#define CSI0_DAT4 0xb0
#define CSI0_DAT5 0xb4
#define CSI0_DAT6 0xb8
#define CSI0_DAT7 0xbc
#define CSI0_DAT8 0xc0
#define CSI0_DAT9 0xc4
#define CSI0_DAT10 0xc8
#define CSI0_DAT11 0xcc
#define CSI0_DAT12 0xd0
#define CSI0_DAT13 0xd4
#define CSI0_DAT14 0xd8
#define CSI0_DAT15 0xdc
#define CSI0_DAT16 0xe0
#define CSI0_DAT17 0xe4
#define CSI0_DAT18 0xe8
#define CSI0_DAT19 0xec
#define JTAG_TMS 0xf0
#define JTAG_MOD 0xf4
#define JTAG_TRSTB 0xf8
#define JTAG_TDI 0xfc
#define JTAG_TCK 0x100
#define JTAG_TDO 0x104
#define EIM_A25 0x108
#define EIM_EB2 0x10c
#define EIM_D16 0x110
#define EIM_D17 0x114
#define EIM_D18 0x118
#define EIM_D19 0x11c
#define EIM_D20 0x120
#define EIM_D21 0x124
#define EIM_D22 0x128
#define EIM_D23 0x12c
#define EIM_EB3 0x130
#define EIM_D24 0x134
#define EIM_D25 0x138
#define EIM_D26 0x13c
#define EIM_D27 0x140
#define EIM_D28 0x144
#define EIM_D29 0x148
#define EIM_D30 0x14c
#define EIM_D31 0x150
#define EIM_A24 0x154
#define EIM_A23 0x158
#define EIM_A22 0x15c
#define EIM_A21 0x160
#define EIM_A20 0x164
#define EIM_A19 0x168
#define EIM_A18 0x16c
#define EIM_A17 0x170
#define EIM_A16 0x174
#define EIM_CS0 0x178
#define EIM_CS1 0x17c
#define EIM_OE 0x180
#define EIM_RW 0x184
#define EIM_LBA 0x188
#define EIM_EB0 0x18c
#define EIM_EB1 0x190
#define EIM_DA0 0x194
#define EIM_DA1 0x198
#define EIM_DA2 0x19c
#define EIM_DA3 0x1a0
#define EIM_DA4 0x1a4
#define EIM_DA5 0x1a8
#define EIM_DA6 0x1ac
#define EIM_DA7 0x1b0
#define EIM_DA8 0x1b4
#define EIM_DA9 0x1b8
#define EIM_DA10 0x1bc
#define EIM_DA11 0x1c0
#define EIM_DA12 0x1c4
#define EIM_DA13 0x1c8
#define EIM_DA14 0x1cc
#define EIM_DA15 0x1d0
#define NANDF_WE_B 0x1d4
#define NANDF_RE_B 0x1d8
#define EIM_WAIT 0x1dc
#define EIM_BCLK 0x1e0
#define LVDS1_TX3_P 0x1e4
#define LVDS1_TX3_N 0x1e8
#define LVDS1_TX2_P 0x1ec
#define LVDS1_TX2_N 0x1f0
#define LVDS1_CLK_P 0x1f4
#define LVDS1_CLK_N 0x1f8
#define LVDS1_TX1_P 0x1fc
#define LVDS1_TX1_N 0x200
#define LVDS1_TX0_P 0x204
#define LVDS1_TX0_N 0x208
#define LVDS0_TX3_P 0x20c
#define LVDS0_TX3_N 0x210
#define LVDS0_CLK_P 0x214
#define LVDS0_CLK_N 0x218
#define LVDS0_TX2_P 0x21c
#define LVDS0_TX2_N 0x220
#define LVDS0_TX1_P 0x224
#define LVDS0_TX1_N 0x228
#define LVDS0_TX0_P 0x22c
#define LVDS0_TX0_N 0x230
#define GPIO_10 0x234
#define GPIO_11 0x238
#define GPIO_12 0x23c
#define GPIO_13 0x240
#define GPIO_14 0x244
#define DRAM_D24 0x248
#define DRAM_D30 0x24c
#define DRAM_D26 0x250
#define DRAM_DQM3 0x254
#define DRAM_D28 0x258
#define DRAM_D25 0x25c
#define DRAM_SDQS3 0x260
#define DRAM_D27 0x264
#define DRAM_D31 0x268
#define DRAM_D16 0x26c
#define DRAM_D29 0x270
#define DRAM_D18 0x274
#define DRAM_SDCKE1 0x278
#define DRAM_D22 0x27c
#define DRAM_DQM2 0x280
#define DRAM_D20 0x284
#define DRAM_SDBA0 0x288
#define DRAM_D17 0x28c
#define DRAM_SDODT1 0x290
#define DRAM_D19 0x294
#define DRAM_SDQS2 0x298
#define DRAM_D21 0x29c
#define DRAM_CS1 0x2a0
#define DRAM_D23 0x2a4
#define DRAM_RESET 0x2a8
#define DRAM_SDBA1 0x2ac
#define DRAM_SDCLK_1_B 0x2b0
#define DRAM_SDCLK_1 0x2b4
#define DRAM_A8 0x2b8
#define DRAM_SDBA2 0x2bc
#define DRAM_A14 0x2c0
#define DRAM_A3 0x2c4
#define DRAM_A5 0x2c8
#define DRAM_A7 0x2cc
#define DRAM_A6 0x2d0
#define DRAM_A9 0x2d4
#define DRAM_A2 0x2d8
#define DRAM_A0 0x2dc
#define DRAM_A15 0x2e0
#define DRAM_A13 0x2e4
#define DRAM_A11 0x2e8
#define DRAM_A1 0x2ec
#define DRAM_A12 0x2f0
#define DRAM_CAS 0x2f4
#define DRAM_SDWE 0x2f8
#define DRAM_CS0 0x2fc
#define DRAM_A4 0x300
#define DRAM_SDCLK_0_B 0x304
#define DRAM_SDCLK_0 0x308
#define DRAM_A10 0x30c
#define DRAM_D4 0x310
#define DRAM_D6 0x314
#define DRAM_D2 0x318
#define DRAM_SDQS0 0x31c
#define DRAM_SDODT0 0x320
#define DRAM_DQM0 0x324
#define DRAM_RAS 0x328
#define DRAM_D5 0x32c
#define DRAM_D0 0x330
#define DRAM_D7 0x334
#define DRAM_SDCKE0 0x338
#define DRAM_D1 0x33c
#define DRAM_D14 0x340
#define DRAM_D3 0x344
#define DRAM_D12 0x348
#define DRAM_D10 0x34c
#define DRAM_D8 0x350
#define DRAM_D13 0x354
#define DRAM_SDQS1 0x358
#define DRAM_DQM1 0x35c
#define DRAM_D9 0x360
#define DRAM_D15 0x364
#define DRAM_D11 0x368
#define CKIH1 0x36c
#define CKIH2 0x370
#define PMIC_ON_REQ 0x374
#define PMIC_STBY_REQ 0x378
#define NANDF_CLE 0x37c
#define NANDF_ALE 0x380
#define NANDF_WP_B 0x384
#define NANDF_RB0 0x388
#define NANDF_CS0 0x38c
#define NANDF_CS1 0x390
#define NANDF_CS2 0x394
#define NANDF_CS3 0x398
#define FEC_MDIO 0x39c
#define FEC_REF_CLK 0x3a0
#define FEC_RX_ER 0x3a4
#define FEC_CRS_DV 0x3a8
#define FEC_RXD1 0x3ac
#define FEC_RXD0 0x3b0
#define FEC_TX_EN 0x3b4
#define FEC_TXD1 0x3b8
#define FEC_TXD0 0x3bc
#define FEC_MDC 0x3c0
#define PATA_DIOW 0x3c4
#define PATA_DMACK 0x3c8
#define PATA_DMARQ 0x3cc
#define PATA_BUFFER_EN 0x3d0
#define PATA_INTRQ 0x3d4
#define PATA_DIOR 0x3d8
#define PATA_RESET_B 0x3dc
#define PATA_IORDY 0x3e0
#define PATA_DA_0 0x3e4
#define PATA_DA_1 0x3e8
#define PATA_DA_2 0x3ec
#define PATA_CS_0 0x3f0
#define PATA_CS_1 0x3f4
#define PATA_DATA0 0x3f8
#define PATA_DATA1 0x3fc
#define PATA_DATA2 0x400
#define PATA_DATA3 0x404
#define PATA_DATA4 0x408
#define PATA_DATA5 0x40c
#define PATA_DATA6 0x410
#define PATA_DATA7 0x414
#define PATA_DATA8 0x418
#define PATA_DATA9 0x41c
#define PATA_DATA10 0x420
#define PATA_DATA11 0x424
#define PATA_DATA12 0x428
#define PATA_DATA13 0x42c
#define PATA_DATA14 0x430
#define PATA_DATA15 0x434
#define SD1_DATA0 0x438
#define SD1_DATA1 0x43c
#define SD1_CMD 0x440
#define SD1_DATA2 0x444
#define SD1_CLK 0x448
#define SD1_DATA3 0x44c
#define SD2_CLK 0x450
#define SD2_CMD 0x454
#define SD2_DATA3 0x458
#define SD2_DATA2 0x45c
#define SD2_DATA1 0x460
#define SD2_DATA0 0x464
#define GPIO_0 0x468
#define GPIO_1 0x46c
#define GPIO_9 0x470
#define GPIO_3 0x474
#define GPIO_6 0x478
#define GPIO_2 0x47c
#define GPIO_4 0x480
#define GPIO_5 0x484
#define GPIO_7 0x488
#define GPIO_8 0x48c
#define GPIO_16 0x490
#define GPIO_17 0x494
#define GPIO_18 0x498
#define POR_B 0x49c
#define BOOT_MODE1 0x4a0
#define RESET_IN_B 0x4a4
#define BOOT_MODE0 0x4a8
#define TEST_MODE 0x4ac

#define ADDDS 0x4b0
#define DDRMODE_CTL 0x4b4
#define TERM_CTL0 0x4b8
#define DDRPKE 0x4bc
#define TERM_CTL1 0x4c0
#define TERM_CTL2 0x4c4
#define DDRPK 0x4c8
#define TERM_CTL3 0x4cc
#define DDRHYS 0x4d0
#define DDRMODE 0x4d4
#define B0DS 0x4d8
#define B1DS 0x4dc
#define CTLDS 0x4e0
#define DDR_TYPE 0x4e4
#define B2DS 0x4e8
#define B3DS 0x4ec

#define ALT0 0x0
#define ALT1 0x1
#define ALT2 0x2
#define ALT3 0x3
#define ALT4 0x4
#define ALT5 0x5
#define ALT6 0x6
#define ALT7 0x7

/*
#ifndef IOMUXC_BASE_ADDR
#define IOMUXC_BASE_ADDR 0x0
#endif
*/

#define GPR_BASE_ADDR (IOMUXC_BASE_ADDR + 0x0)  // 0x0
#define OBSRV_BASE_ADDR (GPR_BASE_ADDR + 0xc)   // 0xc
#define SW_MUX_BASE_ADDR (OBSRV_BASE_ADDR + 0x14)   // 0x20
#define SW_PAD_BASE_ADDR (SW_MUX_BASE_ADDR + 0x328) // 0x348
#define SW_GRP_BASE_ADDR (SW_PAD_BASE_ADDR + 0x3a8) // 0x6f0
#define SW_INPUT_PORT_BASE_ADDR (SW_GRP_BASE_ADDR + 0x40)   // 0x730
#define SELECT_INPUT_BASE_ADDR (SW_INPUT_PORT_BASE_ADDR + 0x0)  // 0x730

#endif
