/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  reg [13:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire [5:0] celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = celloutsig_0_0z[0] ? celloutsig_0_29z : celloutsig_0_23z[8];
  assign celloutsig_0_6z = _00_ ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_0z : in_data[145];
  assign celloutsig_0_15z = celloutsig_0_7z ? in_data[15] : celloutsig_0_11z;
  assign celloutsig_0_1z = celloutsig_0_0z[4] ? in_data[10] : in_data[63];
  assign celloutsig_0_16z = in_data[3] ? celloutsig_0_5z[2] : celloutsig_0_13z[0];
  assign celloutsig_0_17z = celloutsig_0_14z[5] ? celloutsig_0_9z : celloutsig_0_7z;
  assign celloutsig_0_25z = celloutsig_0_7z ? celloutsig_0_11z : celloutsig_0_2z[1];
  assign celloutsig_0_34z = ~((celloutsig_0_25z | celloutsig_0_9z) & celloutsig_0_9z);
  assign celloutsig_0_12z = ~((celloutsig_0_0z[12] | celloutsig_0_10z[1]) & celloutsig_0_2z[4]);
  assign celloutsig_0_24z = ~((celloutsig_0_21z[1] | celloutsig_0_11z) & celloutsig_0_17z);
  reg [11:0] _13_;
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _13_ <= 12'h000;
    else _13_ <= { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[11:4], _00_, _01_[2:0] } = _13_;
  assign celloutsig_0_3z = { celloutsig_0_0z[3:1], celloutsig_0_1z } == celloutsig_0_2z[6:3];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_1z } == { celloutsig_0_2z[4:0], celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[93:90], celloutsig_0_7z } == { celloutsig_0_5z[2:1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[154:148] == in_data[169:163];
  assign celloutsig_1_1z = in_data[136:134] == { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[109:107] == { in_data[182:181], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[116:112], celloutsig_1_2z } == { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_11z = in_data[67:54] == { in_data[65:59], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_36z = { celloutsig_0_30z[19:16], celloutsig_0_15z } * celloutsig_0_0z[8:4];
  assign celloutsig_0_10z = celloutsig_0_0z[7:1] * { in_data[67:62], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_16z } * in_data[93:91];
  assign celloutsig_0_21z = { celloutsig_0_19z[1:0], celloutsig_0_12z } * celloutsig_0_0z[7:5];
  assign celloutsig_0_26z = { celloutsig_0_13z[7], celloutsig_0_16z, celloutsig_0_7z } * celloutsig_0_19z;
  assign celloutsig_0_2z = in_data[81:72] * { celloutsig_0_0z[13:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_52z = ~ { celloutsig_0_34z, celloutsig_0_51z, celloutsig_0_26z };
  assign celloutsig_0_5z = ~ celloutsig_0_2z[9:7];
  assign celloutsig_0_98z = ~ { celloutsig_0_16z, celloutsig_0_36z };
  assign celloutsig_1_8z = ~ { in_data[155:143], celloutsig_1_4z };
  assign celloutsig_1_19z = ~ { celloutsig_1_8z[9:4], celloutsig_1_18z };
  assign celloutsig_0_13z = ~ { celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_14z = ~ { celloutsig_0_2z[3], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_23z = ~ { celloutsig_0_14z[5:1], celloutsig_0_10z };
  assign celloutsig_0_30z = ~ { celloutsig_0_0z[7:0], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_2z };
  assign celloutsig_0_97z = celloutsig_0_16z & celloutsig_0_52z[2];
  assign celloutsig_0_9z = celloutsig_0_3z & in_data[14];
  assign celloutsig_1_12z = celloutsig_1_2z & celloutsig_1_8z[3];
  assign celloutsig_1_18z = celloutsig_1_5z & celloutsig_1_12z;
  assign celloutsig_0_29z = celloutsig_0_21z[2] & celloutsig_0_15z;
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 14'h0000;
    else if (clkin_data[32]) celloutsig_0_0z = in_data[15:2];
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[102:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
