5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd rassign1.vcd -o rassign1.cdd -v rassign1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" rassign1.v 1 23 1
2 1 6 e0011 1 32 4 0 0 ZERO
2 2 6 8000a 1 32 8 0 0 ONE
2 3 6 80011 1 8 20104 1 2 1 2 1002
2 4 6 40004 0 1 400 0 0 a
2 5 6 40011 1 48 7006 3 4
2 6 9 8000c 1 3d 121002 0 0 1 2 2 $u0
1 ONE 0 80000 1 0 31 0 32 33 1 0 0 0 0 0 0 0
1 ZERO 0 80000 1 0 31 0 32 33 0 0 0 0 0 0 0 0
1 a 6 830004 1 0 0 0 1 33 102
1 b 7 830004 1 0 0 0 1 33 2
4 5 0 0
4 6 0 0
3 1 main.$u0 "main.$u0" rassign1.v 0 12 1
2 7 10 50005 1 1 14 0 0 a
2 8 10 10001 0 1 400 0 0 b
2 9 10 10005 1 37 11026 7 8
2 10 11 50008 1 0 20008 0 0 1 36 1
2 11 11 10001 0 1 400 0 0 a
2 12 11 10008 1 37 a 10 11
4 12 0 0
4 9 12 12
3 1 main.$u1 "main.$u1" rassign1.v 0 21 1
