$date
	Wed Sep 03 23:18:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX16to1_4to1_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [0:15] $end
$scope module MUX16to1_4to1_ins $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [0:15] $end
$var wire 4 & x [0:3] $end
$var wire 1 ! f $end
$scope module stage0a $end
$var wire 2 ' s [1:0] $end
$var wire 4 ( w [0:3] $end
$var reg 1 ) f $end
$upscope $end
$scope module stage0b $end
$var wire 2 * s [1:0] $end
$var wire 4 + w [0:3] $end
$var reg 1 , f $end
$upscope $end
$scope module stage0c $end
$var wire 2 - s [1:0] $end
$var wire 4 . w [0:3] $end
$var reg 1 / f $end
$upscope $end
$scope module stage0d $end
$var wire 2 0 s [1:0] $end
$var wire 4 1 w [0:3] $end
$var reg 1 2 f $end
$upscope $end
$scope module stage1 $end
$var wire 2 3 s [1:0] $end
$var wire 4 4 w [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 4
b0 3
02
b1 1
b0 0
1/
b1111 .
b0 -
1,
b1100 +
b0 *
1)
b1010 (
b0 '
b1110 &
b1010110011110001 %
b0 $
b1010110011110001 #
b0 "
1!
$end
#10
b110 &
b110 4
0)
b1 '
b1 *
b1 -
b1 0
b1 3
b101 "
b101 $
#20
0!
0,
b11 &
b11 4
12
b11 '
b11 *
b11 -
b11 0
b111 "
b111 $
#30
1,
b110 &
b110 4
02
0!
b1 '
b1 *
b1 -
b1 0
b11 3
b1101 "
b1101 $
#40
1!
0,
b11 &
b11 4
12
b11 '
b11 *
b11 -
b11 0
b1111 "
b1111 $
#50
