# DDR3 Simulation Model
A wrapper logic upon the Xilinx DDR3 Micron simulation model.
The wrapper logic is based on DDR3 simulation example design generated for KC705.
