--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Tools\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf
Framework.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10188 paths analyzed, 922 endpoints analyzed, 19 failing endpoints
 19 timing errors detected. (19 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.774ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_39 (SLICE_X56Y48.A5), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.651 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO14  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y46.B6      net (fanout=1)        0.536   XLXN_142<14>
    SLICE_X59Y46.B       Tilo                  0.053   Data_in<14>
                                                       XLXI_23/Mmux_Cpu_data4bus61
    SLICE_X59Y46.C6      net (fanout=2)        0.139   Data_in<14>
    SLICE_X59Y46.CMUX    Tilo                  0.296   Data_in<14>
                                                       M5/Mmux_Disp_num_35
                                                       M5/Mmux_Disp_num_2_f7_4
    SLICE_X59Y45.A2      net (fanout=14)       0.635   Disp_num<14>
    SLICE_X59Y45.A       Tilo                  0.053   U6/XLXN_16<37>
                                                       U6/XLXI_2/HTS4/MSEG/AND18
    SLICE_X61Y46.A4      net (fanout=2)        0.528   U6/XLXI_2/HTS4/MSEG/XLXN_24
    SLICE_X61Y46.A       Tilo                  0.053   Data_in<26>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X56Y48.C5      net (fanout=1)        0.532   U6/XLXN_16<39>
    SLICE_X56Y48.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X56Y48.A5      net (fanout=1)        0.200   U6/XLXN_14<39>
    SLICE_X56Y48.CLK     Tas                   0.018   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (2.719ns logic, 2.570ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.651 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO15  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y44.B6      net (fanout=1)        0.498   XLXN_142<15>
    SLICE_X59Y44.B       Tilo                  0.053   Data_in<15>
                                                       XLXI_23/Mmux_Cpu_data4bus71
    SLICE_X59Y44.C6      net (fanout=2)        0.139   Data_in<15>
    SLICE_X59Y44.CMUX    Tilo                  0.296   Data_in<15>
                                                       M5/Mmux_Disp_num_36
                                                       M5/Mmux_Disp_num_2_f7_5
    SLICE_X59Y45.A3      net (fanout=14)       0.521   Disp_num<15>
    SLICE_X59Y45.A       Tilo                  0.053   U6/XLXN_16<37>
                                                       U6/XLXI_2/HTS4/MSEG/AND18
    SLICE_X61Y46.A4      net (fanout=2)        0.528   U6/XLXI_2/HTS4/MSEG/XLXN_24
    SLICE_X61Y46.A       Tilo                  0.053   Data_in<26>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X56Y48.C5      net (fanout=1)        0.532   U6/XLXN_16<39>
    SLICE_X56Y48.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X56Y48.A5      net (fanout=1)        0.200   U6/XLXN_14<39>
    SLICE_X56Y48.CLK     Tas                   0.018   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (2.719ns logic, 2.418ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.651 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO15  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y44.B6      net (fanout=1)        0.498   XLXN_142<15>
    SLICE_X59Y44.B       Tilo                  0.053   Data_in<15>
                                                       XLXI_23/Mmux_Cpu_data4bus71
    SLICE_X59Y44.C6      net (fanout=2)        0.139   Data_in<15>
    SLICE_X59Y44.CMUX    Tilo                  0.296   Data_in<15>
                                                       M5/Mmux_Disp_num_36
                                                       M5/Mmux_Disp_num_2_f7_5
    SLICE_X61Y44.A2      net (fanout=14)       0.628   Disp_num<15>
    SLICE_X61Y44.A       Tilo                  0.053   Data_in<12>
                                                       U6/XLXI_2/HTS4/MSEG/AND19
    SLICE_X61Y46.A6      net (fanout=2)        0.373   U6/XLXI_2/HTS4/MSEG/XLXN_39
    SLICE_X61Y46.A       Tilo                  0.053   Data_in<26>
                                                       U6/XLXI_2/HTS4/MSEG/XLXI_41
    SLICE_X56Y48.C5      net (fanout=1)        0.532   U6/XLXN_16<39>
    SLICE_X56Y48.CMUX    Tilo                  0.166   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_4/Mmux_o331
    SLICE_X56Y48.A5      net (fanout=1)        0.200   U6/XLXN_14<39>
    SLICE_X56Y48.CLK     Tas                   0.018   U6/XLXI_1/buffer<7>
                                                       U6/XLXI_1/buffer_39_rstpot
                                                       U6/XLXI_1/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (2.719ns logic, 2.370ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_15 (SLICE_X65Y46.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.271ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO26  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y46.B6      net (fanout=1)        0.571   XLXN_142<26>
    SLICE_X61Y46.B       Tilo                  0.053   Data_in<26>
                                                       XLXI_23/Mmux_Cpu_data4bus191
    SLICE_X61Y46.C6      net (fanout=2)        0.138   Data_in<26>
    SLICE_X61Y46.CMUX    Tilo                  0.296   Data_in<26>
                                                       M5/Mmux_Disp_num_318
                                                       M5/Mmux_Disp_num_2_f7_17
    SLICE_X59Y46.A3      net (fanout=14)       0.515   Disp_num<26>
    SLICE_X59Y46.A       Tilo                  0.053   Data_in<14>
                                                       U6/XLXI_2/HTS1/MSEG/AND17
    SLICE_X58Y46.C2      net (fanout=1)        0.561   U6/XLXI_2/HTS1/MSEG/XLXN_46
    SLICE_X58Y46.C       Tilo                  0.053   XLXI_21/M0
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X65Y46.C4      net (fanout=1)        0.560   U6/XLXN_16<15>
    SLICE_X65Y46.CMUX    Tilo                  0.178   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X65Y46.B5      net (fanout=1)        0.194   U6/XLXN_14<15>
    SLICE_X65Y46.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (2.732ns logic, 2.539ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO24  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y45.B5      net (fanout=1)        0.613   XLXN_142<24>
    SLICE_X60Y45.B       Tilo                  0.053   Data_in<24>
                                                       XLXI_23/Mmux_Cpu_data4bus171
    SLICE_X60Y45.C6      net (fanout=2)        0.143   Data_in<24>
    SLICE_X60Y45.CMUX    Tilo                  0.296   Data_in<24>
                                                       M5/Mmux_Disp_num_316
                                                       M5/Mmux_Disp_num_2_f7_15
    SLICE_X59Y46.A6      net (fanout=14)       0.442   Disp_num<24>
    SLICE_X59Y46.A       Tilo                  0.053   Data_in<14>
                                                       U6/XLXI_2/HTS1/MSEG/AND17
    SLICE_X58Y46.C2      net (fanout=1)        0.561   U6/XLXI_2/HTS1/MSEG/XLXN_46
    SLICE_X58Y46.C       Tilo                  0.053   XLXI_21/M0
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X65Y46.C4      net (fanout=1)        0.560   U6/XLXN_16<15>
    SLICE_X65Y46.CMUX    Tilo                  0.178   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X65Y46.B5      net (fanout=1)        0.194   U6/XLXN_14<15>
    SLICE_X65Y46.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (2.732ns logic, 2.513ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.224ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO27  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y46.B6      net (fanout=1)        0.508   XLXN_142<27>
    SLICE_X60Y46.B       Tilo                  0.053   Data_in<27>
                                                       XLXI_23/Mmux_Cpu_data4bus201
    SLICE_X60Y46.C6      net (fanout=2)        0.143   Data_in<27>
    SLICE_X60Y46.CMUX    Tilo                  0.296   Data_in<27>
                                                       M5/Mmux_Disp_num_319
                                                       M5/Mmux_Disp_num_2_f7_18
    SLICE_X61Y45.C1      net (fanout=15)       0.637   Disp_num<27>
    SLICE_X61Y45.C       Tilo                  0.053   U6/XLXN_16<10>
                                                       U6/XLXI_2/HTS1/MSEG/AND18
    SLICE_X58Y46.C4      net (fanout=2)        0.450   U6/XLXI_2/HTS1/MSEG/XLXN_24
    SLICE_X58Y46.C       Tilo                  0.053   XLXI_21/M0
                                                       U6/XLXI_2/HTS1/MSEG/XLXI_41
    SLICE_X65Y46.C4      net (fanout=1)        0.560   U6/XLXN_16<15>
    SLICE_X65Y46.CMUX    Tilo                  0.178   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_4/Mmux_o71
    SLICE_X65Y46.B5      net (fanout=1)        0.194   U6/XLXN_14<15>
    SLICE_X65Y46.CLK     Tas                   0.019   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (2.732ns logic, 2.492ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_23 (SLICE_X65Y42.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.213ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO22  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y42.B6      net (fanout=1)        0.507   XLXN_142<22>
    SLICE_X60Y42.B       Tilo                  0.053   Data_in<22>
                                                       XLXI_23/Mmux_Cpu_data4bus151
    SLICE_X60Y42.C6      net (fanout=2)        0.144   Data_in<22>
    SLICE_X60Y42.CMUX    Tilo                  0.296   Data_in<22>
                                                       M5/Mmux_Disp_num_314
                                                       M5/Mmux_Disp_num_2_f7_13
    SLICE_X63Y43.A5      net (fanout=14)       0.650   Disp_num<22>
    SLICE_X63Y43.A       Tilo                  0.053   Data_in<8>
                                                       U6/XLXI_2/HTS2/MSEG/AND17
    SLICE_X64Y42.C4      net (fanout=1)        0.544   U6/XLXI_2/HTS2/MSEG/XLXN_46
    SLICE_X64Y42.C       Tilo                  0.053   U6/XLXN_16<23>
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_41
    SLICE_X65Y42.C2      net (fanout=1)        0.445   U6/XLXN_16<23>
    SLICE_X65Y42.CMUX    Tilo                  0.175   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_4/Mmux_o161
    SLICE_X65Y42.B5      net (fanout=1)        0.194   U6/XLXN_14<23>
    SLICE_X65Y42.CLK     Tas                   0.019   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.213ns (2.729ns logic, 2.484ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO23  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y43.B6      net (fanout=1)        0.389   XLXN_142<23>
    SLICE_X60Y43.B       Tilo                  0.053   Data_in<23>
                                                       XLXI_23/Mmux_Cpu_data4bus161
    SLICE_X60Y43.C6      net (fanout=2)        0.144   Data_in<23>
    SLICE_X60Y43.CMUX    Tilo                  0.296   Data_in<23>
                                                       M5/Mmux_Disp_num_315
                                                       M5/Mmux_Disp_num_2_f7_14
    SLICE_X63Y43.A4      net (fanout=14)       0.755   Disp_num<23>
    SLICE_X63Y43.A       Tilo                  0.053   Data_in<8>
                                                       U6/XLXI_2/HTS2/MSEG/AND17
    SLICE_X64Y42.C4      net (fanout=1)        0.544   U6/XLXI_2/HTS2/MSEG/XLXN_46
    SLICE_X64Y42.C       Tilo                  0.053   U6/XLXN_16<23>
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_41
    SLICE_X65Y42.C2      net (fanout=1)        0.445   U6/XLXN_16<23>
    SLICE_X65Y42.CMUX    Tilo                  0.175   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_4/Mmux_o161
    SLICE_X65Y42.B5      net (fanout=1)        0.194   U6/XLXN_14<23>
    SLICE_X65Y42.CLK     Tas                   0.019   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (2.729ns logic, 2.471ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.150ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO20  Trcko_DOA             2.080   XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y42.B6      net (fanout=1)        0.498   XLXN_142<20>
    SLICE_X61Y42.B       Tilo                  0.053   Data_in<20>
                                                       XLXI_23/Mmux_Cpu_data4bus131
    SLICE_X61Y42.C6      net (fanout=2)        0.139   Data_in<20>
    SLICE_X61Y42.CMUX    Tilo                  0.296   Data_in<20>
                                                       M5/Mmux_Disp_num_312
                                                       M5/Mmux_Disp_num_2_f7_11
    SLICE_X63Y43.A6      net (fanout=14)       0.601   Disp_num<20>
    SLICE_X63Y43.A       Tilo                  0.053   Data_in<8>
                                                       U6/XLXI_2/HTS2/MSEG/AND17
    SLICE_X64Y42.C4      net (fanout=1)        0.544   U6/XLXI_2/HTS2/MSEG/XLXN_46
    SLICE_X64Y42.C       Tilo                  0.053   U6/XLXN_16<23>
                                                       U6/XLXI_2/HTS2/MSEG/XLXI_41
    SLICE_X65Y42.C2      net (fanout=1)        0.445   U6/XLXN_16<23>
    SLICE_X65Y42.CMUX    Tilo                  0.175   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_4/Mmux_o161
    SLICE_X65Y42.B5      net (fanout=1)        0.194   U6/XLXN_14<23>
    SLICE_X65Y42.CLK     Tas                   0.019   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (2.729ns logic, 2.421ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_4 (SLICE_X55Y48.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_5 (FF)
  Destination:          U6/XLXI_1/buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.673 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_5 to U6/XLXI_1/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y46.BQ      Tcko                  0.100   U6/XLXI_1/buffer<5>
                                                       U6/XLXI_1/buffer_5
    SLICE_X55Y48.C6      net (fanout=2)        0.157   U6/XLXI_1/buffer<5>
    SLICE_X55Y48.CLK     Tah         (-Th)     0.033   U6/XLXI_1/buffer<4>
                                                       U6/XLXI_1/buffer_4_rstpot
                                                       U6/XLXI_1/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.067ns logic, 0.157ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_30 (SLICE_X62Y37.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_31 (FF)
  Destination:          U6/XLXI_1/buffer_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.319 - 0.286)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_31 to U6/XLXI_1/buffer_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y37.CQ      Tcko                  0.100   U6/XLXI_1/buffer<31>
                                                       U6/XLXI_1/buffer_31
    SLICE_X62Y37.B6      net (fanout=2)        0.146   U6/XLXI_1/buffer<31>
    SLICE_X62Y37.CLK     Tah         (-Th)     0.059   U6/XLXI_1/buffer<30>
                                                       U6/XLXI_1/buffer_30_rstpot
                                                       U6/XLXI_1/buffer_30
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.041ns logic, 0.146ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_61 (SLICE_X63Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_62 (FF)
  Destination:          U6/XLXI_1/buffer_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_62 to U6/XLXI_1/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y37.AQ      Tcko                  0.118   U6/XLXI_1/buffer<30>
                                                       U6/XLXI_1/buffer_62
    SLICE_X63Y37.A5      net (fanout=2)        0.088   U6/XLXI_1/buffer<62>
    SLICE_X63Y37.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<29>
                                                       U6/XLXI_1/buffer_61_rstpot
                                                       U6/XLXI_1/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.086ns logic, 0.088ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.912|    5.387|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 19  Score: 2878  (Setup/Max: 2878, Hold: 0)

Constraints cover 10188 paths, 0 nets, and 2077 connections

Design statistics:
   Minimum period:  10.774ns{1}   (Maximum frequency:  92.816MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 16 14:29:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 792 MB



