2023-11-21 11:51:10 : TEST BEGIN
2023-11-21 11:51:10 : DUT1 is LOOP CCPA-A ,slot#16
2023-11-21 11:51:12 : DUT2 is LOOP CCPB_2ge-A ,slot#16
2023-11-21 11:51:16 : DUT:1 ctrl : sw:"V12.16.01 (0012)" serial:213 hw: "Ver.C, FPGA1:V16(9), FPGA2:V14(10), CPLD:V3(2) "
2023-11-21 11:51:16 : DUT:1 ctrl2: sw:"V12.16.01 (0012)" serial:7 hw: "Ver.C"
2023-11-21 11:51:21 : DUT:1 slot: 10 QE1        ver:"V3.10.05 (0066)"
2023-11-21 11:51:26 : DUT:1 slot: 7  Ls_optical ver:"FPGA:F HW:B"
2023-11-21 11:51:28 : DUT:1 slot: 6  FXS        ver:"V4.09.02 (0003) Ver.P FPGA:V8(10)"
2023-11-21 11:51:29 : DUT:1 slot: 5  FXO        ver:"V3.05.01 (0069) HW Ver.H FPGA :V10(4)"
2023-11-21 11:51:38 : DUT:1 slot: d  Fom        ver:"FPGA:J HW:B"
2023-11-21 11:51:40 : DUT:1 slot: c  FE1        ver:"V4.03.04 (0010), HW: G, FPGA: 09"
2023-11-21 11:51:42 : DUT:1 slot: b  Fom        ver:"FPGA:I HW:B"
2023-11-21 11:51:47 : DUT:2 ctrl : sw:"V23.11.01 (0012)" serial:41 hw: "Ver.C, FPGA1:V16(10), FPGA2:V14(10), CPLD:V3(5) "
2023-11-21 11:51:47 : DUT:2 ctrl2: sw:"V23.11.01 (0012)" serial:73 hw: "Ver.C"
2023-11-21 11:51:52 : DUT:2 slot: 10 QE1        ver:"V3.09.02 (0032)"
2023-11-21 11:51:56 : DUT:2 slot: 8  Rs232_8    ver:"V1.08.01 (0001)"
2023-11-21 11:51:57 : DUT:2 slot: 7  Tdmoe      ver:"V3.01.08 (0007) HW:Ver.E FPGA:6(1)"
2023-11-21 11:51:59 : DUT:2 slot: 6  FXS        ver:"V4.09.02 (0003) Ver.P FPGA:V8(10)"
2023-11-21 11:52:01 : DUT:2 slot: 5  FXO        ver:"V3.05.01 (0069) HW Ver.H FPGA :V10(4)"
2023-11-21 11:52:03 : DUT:2 slot: 4  G703       ver:" (mismatch)(card type)"
2023-11-21 11:52:15 : DUT:2 slot: a  FE1        ver:" (mismatch)(card type)"
2023-11-21 11:52:24 : DUT 1 (AM3440_CCPA_pw_src_ip_set) 31.31.31.1 Working save:2
2023-11-21 11:52:30 : DUT 2 (AM3440_CCPA_pw_src_ip_set) 31.31.31.2 Working save:2
2023-11-21 11:52:30 : *****************************************************************
2023-11-21 11:52:30 : *********************Begin of initialization*********************
2023-11-21 11:52:30 : *****************************************************************
2023-11-21 11:52:30 : ***************************************************************
2023-11-21 11:52:30 : *********************End of initialization*********************
2023-11-21 11:52:30 : ***************************************************************
2023-11-21 11:52:30 : ---------Round@     1---------fxs/fxo     Begin
2023-11-21 11:52:30 : DUT 1 $dut1_Fxs_slot:10
2023-11-21 11:52:30 : DUT 1 $dut1_Fxo_slot:9
2023-11-21 11:52:30 : DUT 2 $dut2_Fxs_slot:10
2023-11-21 11:52:30 : DUT 2 $dut2_Fxo_slot:9
2023-11-21 11:52:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:52:33 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 11:52:36 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:52:36 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 11:52:39 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:52:39 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 11:52:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:52:42 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 11:52:47 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:52:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:52:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:53:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:53:01 : 	TSI Mapping clear
2023-11-21 11:53:01 : ---------Round@     1-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 上午 11:53:01
2023-11-21 11:53:01 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 11:53:02 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 11:53:02 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 11:53:03 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 11:53:34 : 	Scan voice ts 
2023-11-21 11:53:34 : 	Scan voice ts:1 enable
2023-11-21 11:53:35 : 	Scan voice ts:2 enable
2023-11-21 11:53:35 : 	Scan voice ts:3 enable
2023-11-21 11:53:36 : 	Scan voice ts:4 enable
2023-11-21 11:53:36 : 	Scan voice ts:5 enable
2023-11-21 11:53:37 : 	Scan voice ts:6 enable
2023-11-21 11:53:38 : 	Scan voice ts:7 enable
2023-11-21 11:53:38 : 	Scan voice ts:8 enable
2023-11-21 11:53:39 : 	Scan voice ts:9 enable
2023-11-21 11:53:40 : 	Scan voice ts:10 enable
2023-11-21 11:53:40 : 	Scan voice ts:11 enable
2023-11-21 11:53:41 : 	Scan voice ts:12 enable
2023-11-21 11:53:41 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 11:53:46 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 11:53:51 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 11:53:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:53:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:54:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:54:02 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 11:54:05 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:54:05 : DUT 1 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 11:54:05 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 11:54:08 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:54:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 11:54:08 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 11:54:11 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:54:11 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 11:54:11 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 11:54:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 11:54:14 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 11:54:14 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 11:55:15 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 11:55:15 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 11:55:15 : Check setup status start 
2023-11-21 11:55:36 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 11:55:36 : 		Tone value set :D
2023-11-21 11:55:37 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 11:55:39 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 11:55:43 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 11:55:47 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 11:55:51 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 11:55:55 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 11:56:00 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 11:56:00 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 11:56:43 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 11:56:43 : 		Tone value set :n4
2023-11-21 11:56:44 : 		Tone Expected value:"444--444--444--444"
2023-11-21 11:56:45 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 11:56:49 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 11:56:54 : 		Tone result:        "444--444--444--444"
2023-11-21 11:56:58 : 		Tone result:        "444--444--444--444"
2023-11-21 11:57:02 : 		Tone result:        "444--444--444--444"
2023-11-21 11:57:06 : 		Tone result:        "444--444--444--444"
2023-11-21 11:57:06 : 		tone test pass "444--444--444--444"
2023-11-21 11:57:49 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 11:57:49 : 		Tone value set :n8
2023-11-21 11:57:51 : 		Tone Expected value:"888--888--888--888"
2023-11-21 11:57:52 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 11:57:56 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 11:58:00 : 		Tone result:        "888--888--888--888"
2023-11-21 11:58:04 : 		Tone result:        "888--888--888--888"
2023-11-21 11:58:09 : 		Tone result:        "888--888--888--888"
2023-11-21 11:58:13 : 		Tone result:        "888--888--888--888"
2023-11-21 11:58:13 : 		tone test pass "888--888--888--888"
2023-11-21 11:58:56 : !!! reget !!! times:1   at 11:58:56
2023-11-21 11:59:16 : !!! reget !!! times:2   at 11:59:16
2023-11-21 11:59:36 : !!! reget !!! times:3   at 11:59:36
2023-11-21 12:00:00 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:00:00 : 		Tone value set :pound
2023-11-21 12:00:01 : 		Tone Expected value:"###--###--###--###"
2023-11-21 12:00:02 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:00:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:00:11 : 		Tone result:        "###--###--###--###"
2023-11-21 12:00:15 : 		Tone result:        "###--###--###--###"
2023-11-21 12:00:19 : 		Tone result:        "###--###--###--###"
2023-11-21 12:00:23 : 		Tone result:        "###--###--###--###"
2023-11-21 12:00:23 : 		tone test pass "###--###--###--###"
2023-11-21 12:00:46 : Check setup status end 
2023-11-21 12:00:48 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:00:48 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:00:51 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:00:51 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:00:54 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:00:54 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:00:57 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:00:57 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:01:02 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:01:07 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:01:12 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:01:17 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:01:17 : 	TSI Mapping clear
2023-11-21 12:01:17 : ---test end---
2023-11-21 12:01:17 : ---------Round@     1-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 12:01:17
2023-11-21 12:01:17 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:01:18 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:01:18 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:01:19 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:01:49 : 	Scan voice ts 
2023-11-21 12:01:50 : 	Scan voice ts:1 enable
2023-11-21 12:01:51 : 	Scan voice ts:2 enable
2023-11-21 12:01:51 : 	Scan voice ts:3 enable
2023-11-21 12:01:52 : 	Scan voice ts:4 enable
2023-11-21 12:01:52 : 	Scan voice ts:5 enable
2023-11-21 12:01:53 : 	Scan voice ts:6 enable
2023-11-21 12:01:54 : 	Scan voice ts:7 enable
2023-11-21 12:01:54 : 	Scan voice ts:8 enable
2023-11-21 12:01:55 : 	Scan voice ts:9 enable
2023-11-21 12:01:55 : 	Scan voice ts:10 enable
2023-11-21 12:01:56 : 	Scan voice ts:11 enable
2023-11-21 12:01:57 : 	Scan voice ts:12 enable
2023-11-21 12:01:57 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 12:02:01 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 12:02:06 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 12:02:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:02:12 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:02:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:02:18 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:02:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:02:21 : DUT 1 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 12:02:21 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 12:02:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:02:24 : DUT 2 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 12:02:24 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 12:02:26 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:02:27 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 12:02:27 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 12:02:29 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:02:30 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 12:02:30 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 12:03:30 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:03:31 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:03:31 : Check setup status start 
2023-11-21 12:03:51 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:03:51 : 		Tone value set :D
2023-11-21 12:03:52 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 12:03:54 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:03:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:04:02 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:04:06 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:04:10 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:04:14 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:04:14 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 12:04:55 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:04:55 : 		Tone value set :n4
2023-11-21 12:04:56 : 		Tone Expected value:"444--444--444--444"
2023-11-21 12:04:57 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:05:02 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:05:06 : 		Tone result:        "444--444--444--444"
2023-11-21 12:05:10 : 		Tone result:        "444--444--444--444"
2023-11-21 12:05:14 : 		Tone result:        "444--444--444--444"
2023-11-21 12:05:18 : 		Tone result:        "444--444--444--444"
2023-11-21 12:05:18 : 		tone test pass "444--444--444--444"
2023-11-21 12:06:00 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:06:00 : 		Tone value set :n8
2023-11-21 12:06:01 : 		Tone Expected value:"888--888--888--888"
2023-11-21 12:06:02 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:06:06 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:06:10 : 		Tone result:        "888--888--888--888"
2023-11-21 12:06:15 : 		Tone result:        "888--888--888--888"
2023-11-21 12:06:19 : 		Tone result:        "888--888--888--888"
2023-11-21 12:06:23 : 		Tone result:        "888--888--888--888"
2023-11-21 12:06:23 : 		tone test pass "888--888--888--888"
2023-11-21 12:07:05 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:07:05 : 		Tone value set :pound
2023-11-21 12:07:05 : 		Tone Expected value:"###--###--###--###"
2023-11-21 12:07:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:07:11 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:07:15 : 		Tone result:        "###--###--###--###"
2023-11-21 12:07:19 : 		Tone result:        "###--###--###--###"
2023-11-21 12:07:23 : 		Tone result:        "###--###--###--###"
2023-11-21 12:07:28 : 		Tone result:        "###--###--###--###"
2023-11-21 12:07:28 : 		tone test pass "###--###--###--###"
2023-11-21 12:07:48 : Check setup status end 
2023-11-21 12:07:51 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:07:51 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:07:54 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:07:54 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:07:56 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:07:56 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:07:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:07:59 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:08:04 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:08:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:08:13 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:08:18 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:08:18 : 	TSI Mapping clear
2023-11-21 12:08:18 : ---test end---
2023-11-21 12:08:18 : ---------Round@     1-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 12:08:18
2023-11-21 12:08:18 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:08:19 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:08:19 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:08:20 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:08:51 : 	Scan voice ts 
2023-11-21 12:08:51 : 	Scan voice ts:1 enable
2023-11-21 12:08:52 : 	Scan voice ts:2 enable
2023-11-21 12:08:52 : 	Scan voice ts:3 enable
2023-11-21 12:08:53 : 	Scan voice ts:4 enable
2023-11-21 12:08:53 : 	Scan voice ts:5 enable
2023-11-21 12:08:54 : 	Scan voice ts:6 enable
2023-11-21 12:08:54 : 	Scan voice ts:7 enable
2023-11-21 12:08:55 : 	Scan voice ts:8 enable
2023-11-21 12:08:55 : 	Scan voice ts:9 enable
2023-11-21 12:08:56 : 	Scan voice ts:10 enable
2023-11-21 12:08:57 : 	Scan voice ts:11 enable
2023-11-21 12:08:57 : 	Scan voice ts:12 enable
2023-11-21 12:08:57 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 12:09:01 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 12:09:07 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 12:09:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:09:12 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:09:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:09:18 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:09:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:09:21 : DUT 1 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 12:09:21 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 12:09:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:09:24 : DUT 2 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 12:09:24 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 12:09:26 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:09:27 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 12:09:27 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 12:09:29 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:09:29 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 12:09:29 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 12:10:30 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:10:31 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:10:31 : Check setup status start 
2023-11-21 12:10:51 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:10:51 : 		Tone value set :D
2023-11-21 12:10:52 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 12:10:53 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:10:57 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:11:01 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:11:05 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:11:10 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:11:14 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:11:14 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 12:11:55 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:11:55 : 		Tone value set :n4
2023-11-21 12:11:55 : 		Tone Expected value:"444--444--444--444"
2023-11-21 12:11:57 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:12:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:12:05 : 		Tone result:        "444--444--444--444"
2023-11-21 12:12:09 : 		Tone result:        "444--444--444--444"
2023-11-21 12:12:13 : 		Tone result:        "444--444--444--444"
2023-11-21 12:12:17 : 		Tone result:        "444--444--444--444"
2023-11-21 12:12:17 : 		tone test pass "444--444--444--444"
2023-11-21 12:12:59 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:12:59 : 		Tone value set :n8
2023-11-21 12:13:00 : 		Tone Expected value:"888--888--888--888"
2023-11-21 12:13:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:13:06 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:13:10 : 		Tone result:        "888--888--888--888"
2023-11-21 12:13:14 : 		Tone result:        "888--888--888--888"
2023-11-21 12:13:18 : 		Tone result:        "888--888--888--888"
2023-11-21 12:13:22 : 		Tone result:        "888--888--888--888"
2023-11-21 12:13:22 : 		tone test pass "888--888--888--888"
2023-11-21 12:14:05 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:14:05 : 		Tone value set :pound
2023-11-21 12:14:06 : 		Tone Expected value:"###--###--###--###"
2023-11-21 12:14:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:14:12 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:14:16 : 		Tone result:        "###--###--###--###"
2023-11-21 12:14:20 : 		Tone result:        "###--###--###--###"
2023-11-21 12:14:24 : 		Tone result:        "###--###--###--###"
2023-11-21 12:14:28 : 		Tone result:        "###--###--###--###"
2023-11-21 12:14:28 : 		tone test pass "###--###--###--###"
2023-11-21 12:14:49 : Check setup status end 
2023-11-21 12:14:51 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:14:51 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:14:54 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:14:54 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:14:57 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:14:57 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:15:00 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:15:00 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:15:05 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:15:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:15:14 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:15:19 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:15:19 : 	TSI Mapping clear
2023-11-21 12:15:19 : ---test end---
2023-11-21 12:15:19 : ---------Round@     1-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 12:15:19
2023-11-21 12:15:19 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:15:20 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:15:20 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:15:21 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:15:51 : 	Scan voice ts 
2023-11-21 12:15:52 : 	Scan voice ts:1 enable
2023-11-21 12:15:53 : 	Scan voice ts:2 enable
2023-11-21 12:15:53 : 	Scan voice ts:3 enable
2023-11-21 12:15:54 : 	Scan voice ts:4 enable
2023-11-21 12:15:54 : 	Scan voice ts:5 enable
2023-11-21 12:15:55 : 	Scan voice ts:6 enable
2023-11-21 12:15:56 : 	Scan voice ts:7 enable
2023-11-21 12:15:56 : 	Scan voice ts:8 enable
2023-11-21 12:15:57 : 	Scan voice ts:9 enable
2023-11-21 12:15:57 : 	Scan voice ts:10 enable
2023-11-21 12:15:58 : 	Scan voice ts:11 enable
2023-11-21 12:15:59 : 	Scan voice ts:12 enable
2023-11-21 12:15:59 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 12:16:03 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 12:16:08 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 12:16:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:16:13 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 19	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:16:16 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:16:19 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:16:22 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:16:22 : DUT 1 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 12:16:22 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 12:16:25 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:16:25 : DUT 2 (AM3440_CCPA_pw_connect) bid:19 connect to ecid:16535
2023-11-21 12:16:25 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 12:16:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:16:28 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 12:16:28 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 12:16:30 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:16:31 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:16536
2023-11-21 12:16:31 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 12:17:31 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:17:32 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:17:32 : Check setup status start 
2023-11-21 12:17:53 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:17:53 : 		Tone value set :D
2023-11-21 12:17:54 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 12:17:55 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:17:59 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:18:03 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:18:07 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:18:11 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:18:15 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 12:18:15 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 12:18:59 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:18:59 : 		Tone value set :n4
2023-11-21 12:18:59 : 		Tone Expected value:"444--444--444--444"
2023-11-21 12:19:00 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:19:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:19:09 : 		Tone result:        "444--444--444--444"
2023-11-21 12:19:13 : 		Tone result:        "444--444--444--444"
2023-11-21 12:19:17 : 		Tone result:        "444--444--444--444"
2023-11-21 12:19:21 : 		Tone result:        "444--444--444--444"
2023-11-21 12:19:21 : 		tone test pass "444--444--444--444"
2023-11-21 12:20:06 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:20:06 : 		Tone value set :n8
2023-11-21 12:20:08 : 		Tone Expected value:"888--888--888--888"
2023-11-21 12:20:09 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:20:13 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:20:18 : 		Tone result:        "888--888--888--888"
2023-11-21 12:20:22 : 		Tone result:        "888--888--888--888"
2023-11-21 12:20:26 : 		Tone result:        "888--888--888--888"
2023-11-21 12:20:30 : 		Tone result:        "888--888--888--888"
2023-11-21 12:20:30 : 		tone test pass "888--888--888--888"
2023-11-21 12:21:14 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 12:21:14 : 		Tone value set :pound
2023-11-21 12:21:15 : 		Tone Expected value:"###--###--###--###"
2023-11-21 12:21:16 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:21:20 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 12:21:24 : 		Tone result:        "###--###--###--###"
2023-11-21 12:21:28 : 		Tone result:        "###--###--###--###"
2023-11-21 12:21:33 : 		Tone result:        "###--###--###--###"
2023-11-21 12:21:37 : 		Tone result:        "###--###--###--###"
2023-11-21 12:21:37 : 		tone test pass "###--###--###--###"
2023-11-21 12:21:58 : Check setup status end 
2023-11-21 12:22:01 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:01 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:22:04 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:04 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 19
2023-11-21 12:22:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:07 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:22:10 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:10 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-21 12:22:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:22:21 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:22:26 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:22:32 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:22:32 : 	TSI Mapping clear
2023-11-21 12:22:32 : ---test end---
2023-11-21 12:22:34 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:34 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 12:22:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:37 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 12:22:40 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:40 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 12:22:44 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:22:44 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 12:22:50 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:22:57 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:23:02 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:23:07 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:23:07 : 	TSI Mapping clear
2023-11-21 12:23:07 : ---------Round@     2-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 12:23:07
2023-11-21 12:23:07 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:23:08 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:23:08 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:23:09 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:23:40 : 	Scan voice ts 
2023-11-21 12:23:40 : 	Scan voice ts:1 enable
2023-11-21 12:23:41 : 	Scan voice ts:2 enable
2023-11-21 12:23:41 : 	Scan voice ts:3 enable
2023-11-21 12:23:42 : 	Scan voice ts:4 enable
2023-11-21 12:23:42 : 	Scan voice ts:5 enable
2023-11-21 12:23:43 : 	Scan voice ts:6 enable
2023-11-21 12:23:44 : 	Scan voice ts:7 enable
2023-11-21 12:23:44 : 	Scan voice ts:8 enable
2023-11-21 12:23:45 : 	Scan voice ts:9 enable
2023-11-21 12:23:45 : 	Scan voice ts:10 enable
2023-11-21 12:23:46 : 	Scan voice ts:11 enable
2023-11-21 12:23:46 : 	Scan voice ts:12 enable
2023-11-21 12:23:46 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 12:23:51 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 12:23:56 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 12:23:58 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:24:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:24:04 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:24:07 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:24:10 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:24:10 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 12:24:10 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 12:24:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:24:13 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 12:24:13 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 12:24:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:24:16 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 12:24:16 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 12:24:19 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:24:19 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 12:24:19 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 12:25:20 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:25:21 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:25:21 : Check setup status start 
2023-11-21 12:25:41 : ********* TS:1 *********
2023-11-21 12:25:46 : 	fxopPortStatus ringing=no
2023-11-21 12:25:47 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:26:28 : ********* TS:2 *********
2023-11-21 12:26:33 : 	fxopPortStatus ringing=no
2023-11-21 12:26:35 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:27:15 : ********* TS:3 *********
2023-11-21 12:27:20 : 	fxopPortStatus ringing=no
2023-11-21 12:27:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:28:02 : ********* TS:4 *********
2023-11-21 12:28:07 : 	fxopPortStatus ringing=no
2023-11-21 12:28:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:28:50 : ********* TS:5 *********
2023-11-21 12:28:54 : 	fxopPortStatus ringing=no
2023-11-21 12:28:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:29:36 : ********* TS:6 *********
2023-11-21 12:29:41 : 	fxopPortStatus ringing=no
2023-11-21 12:29:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:30:23 : ********* TS:7 *********
2023-11-21 12:30:28 : 	fxopPortStatus ringing=no
2023-11-21 12:30:29 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:31:10 : ********* TS:8 *********
2023-11-21 12:31:14 : 	fxopPortStatus ringing=no
2023-11-21 12:31:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:31:57 : ********* TS:9 *********
2023-11-21 12:32:02 : 	fxopPortStatus ringing=no
2023-11-21 12:32:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:32:44 : ********* TS:10 *********
2023-11-21 12:32:49 : 	fxopPortStatus ringing=no
2023-11-21 12:32:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:33:31 : ********* TS:11 *********
2023-11-21 12:33:36 : 	fxopPortStatus ringing=no
2023-11-21 12:33:37 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:34:18 : ********* TS:12 *********
2023-11-21 12:34:23 : 	fxopPortStatus ringing=no
2023-11-21 12:34:24 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:35:06 : ********* TS:1 *********
2023-11-21 12:35:23 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:35:26 : 		Table:bert
2023-11-21 12:35:26 : 		Table:Syn
2023-11-21 12:35:26 : 		Table:Bit error:0
2023-11-21 12:35:26 : 		Table:Time12
2023-11-21 12:35:30 : 		Table:bert
2023-11-21 12:35:30 : 		Table:Sync
2023-11-21 12:35:30 : 		Table:Bit error:0
2023-11-21 12:35:30 : 		Table:Time16
2023-11-21 12:35:30 : 		bert test Pass
2023-11-21 12:35:42 : ********* TS:2 *********
2023-11-21 12:35:58 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:36:01 : 		Table:bert
2023-11-21 12:36:01 : 		Table:Syn
2023-11-21 12:36:01 : 		Table:Bit error:0
2023-11-21 12:36:01 : 		Table:Time8
2023-11-21 12:36:05 : 		Table:bert
2023-11-21 12:36:05 : 		Table:Sync
2023-11-21 12:36:05 : 		Table:Bit error:0
2023-11-21 12:36:05 : 		Table:Time12
2023-11-21 12:36:05 : 		bert test Pass
2023-11-21 12:36:16 : ********* TS:3 *********
2023-11-21 12:36:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:36:35 : 		Table:bert
2023-11-21 12:36:35 : 		Table:Syn
2023-11-21 12:36:35 : 		Table:Bit error:0
2023-11-21 12:36:35 : 		Table:Time10
2023-11-21 12:36:39 : 		Table:bert
2023-11-21 12:36:39 : 		Table:Sync
2023-11-21 12:36:39 : 		Table:Bit error:0
2023-11-21 12:36:39 : 		Table:Time14
2023-11-21 12:36:39 : 		bert test Pass
2023-11-21 12:36:51 : ********* TS:4 *********
2023-11-21 12:37:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:37:10 : 		Table:bert
2023-11-21 12:37:10 : 		Table:Syn
2023-11-21 12:37:10 : 		Table:Bit error:0
2023-11-21 12:37:10 : 		Table:Time12
2023-11-21 12:37:14 : 		Table:bert
2023-11-21 12:37:14 : 		Table:Sync
2023-11-21 12:37:14 : 		Table:Bit error:0
2023-11-21 12:37:14 : 		Table:Time15
2023-11-21 12:37:14 : 		bert test Pass
2023-11-21 12:37:25 : ********* TS:5 *********
2023-11-21 12:37:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:37:44 : 		Table:bert
2023-11-21 12:37:44 : 		Table:Syn
2023-11-21 12:37:44 : 		Table:Bit error:0
2023-11-21 12:37:44 : 		Table:Time10
2023-11-21 12:37:48 : 		Table:bert
2023-11-21 12:37:48 : 		Table:Sync
2023-11-21 12:37:48 : 		Table:Bit error:0
2023-11-21 12:37:48 : 		Table:Time14
2023-11-21 12:37:48 : 		bert test Pass
2023-11-21 12:37:59 : ********* TS:6 *********
2023-11-21 12:38:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:38:19 : 		Table:bert
2023-11-21 12:38:19 : 		Table:Syn
2023-11-21 12:38:19 : 		Table:Bit error:0
2023-11-21 12:38:19 : 		Table:Time11
2023-11-21 12:38:22 : 		Table:bert
2023-11-21 12:38:22 : 		Table:Sync
2023-11-21 12:38:22 : 		Table:Bit error:0
2023-11-21 12:38:23 : 		Table:Time15
2023-11-21 12:38:23 : 		bert test Pass
2023-11-21 12:38:33 : ********* TS:7 *********
2023-11-21 12:38:49 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:38:53 : 		Table:bert
2023-11-21 12:38:53 : 		Table:Syn
2023-11-21 12:38:53 : 		Table:Bit error:0
2023-11-21 12:38:53 : 		Table:Time10
2023-11-21 12:38:56 : 		Table:bert
2023-11-21 12:38:56 : 		Table:Sync
2023-11-21 12:38:56 : 		Table:Bit error:0
2023-11-21 12:38:56 : 		Table:Time13
2023-11-21 12:38:56 : 		bert test Pass
2023-11-21 12:39:08 : ********* TS:8 *********
2023-11-21 12:39:23 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:39:27 : 		Table:bert
2023-11-21 12:39:27 : 		Table:Syn
2023-11-21 12:39:27 : 		Table:Bit error:0
2023-11-21 12:39:27 : 		Table:Time11
2023-11-21 12:39:30 : 		Table:bert
2023-11-21 12:39:30 : 		Table:Sync
2023-11-21 12:39:30 : 		Table:Bit error:0
2023-11-21 12:39:30 : 		Table:Time15
2023-11-21 12:39:30 : 		bert test Pass
2023-11-21 12:39:42 : ********* TS:9 *********
2023-11-21 12:39:58 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:40:02 : 		Table:bert
2023-11-21 12:40:02 : 		Table:Syn
2023-11-21 12:40:02 : 		Table:Bit error:0
2023-11-21 12:40:02 : 		Table:Time9
2023-11-21 12:40:05 : 		Table:bert
2023-11-21 12:40:05 : 		Table:Sync
2023-11-21 12:40:05 : 		Table:Bit error:0
2023-11-21 12:40:05 : 		Table:Time13
2023-11-21 12:40:05 : 		bert test Pass
2023-11-21 12:40:16 : ********* TS:10 *********
2023-11-21 12:40:33 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:40:36 : 		Table:bert
2023-11-21 12:40:36 : 		Table:Syn
2023-11-21 12:40:36 : 		Table:Bit error:0
2023-11-21 12:40:37 : 		Table:Time9
2023-11-21 12:40:40 : 		Table:bert
2023-11-21 12:40:40 : 		Table:Sync
2023-11-21 12:40:40 : 		Table:Bit error:0
2023-11-21 12:40:40 : 		Table:Time13
2023-11-21 12:40:40 : 		bert test Pass
2023-11-21 12:40:52 : ********* TS:11 *********
2023-11-21 12:41:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:41:11 : 		Table:bert
2023-11-21 12:41:11 : 		Table:Syn
2023-11-21 12:41:11 : 		Table:Bit error:0
2023-11-21 12:41:11 : 		Table:Time11
2023-11-21 12:41:15 : 		Table:bert
2023-11-21 12:41:15 : 		Table:Sync
2023-11-21 12:41:15 : 		Table:Bit error:0
2023-11-21 12:41:15 : 		Table:Time15
2023-11-21 12:41:15 : 		bert test Pass
2023-11-21 12:41:26 : ********* TS:12 *********
2023-11-21 12:41:42 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:41:45 : 		Table:bert
2023-11-21 12:41:45 : 		Table:Syn
2023-11-21 12:41:45 : 		Table:Bit error:0
2023-11-21 12:41:45 : 		Table:Time8
2023-11-21 12:41:49 : 		Table:bert
2023-11-21 12:41:49 : 		Table:Sync
2023-11-21 12:41:49 : 		Table:Bit error:0
2023-11-21 12:41:49 : 		Table:Time12
2023-11-21 12:41:49 : 		bert test Pass
2023-11-21 12:42:20 : Check setup status end 
2023-11-21 12:42:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:42:23 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 12:42:26 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:42:26 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 12:42:29 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:42:29 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 12:42:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:42:32 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 12:42:37 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:42:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:42:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:42:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:42:52 : 	TSI Mapping clear
2023-11-21 12:42:52 : ---test end---
2023-11-21 12:42:52 : ---------Round@     2-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 12:42:52
2023-11-21 12:42:52 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:42:52 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:42:53 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 12:42:53 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 12:43:24 : 	Scan voice ts 
2023-11-21 12:43:25 : 	Scan voice ts:1 enable
2023-11-21 12:43:25 : 	Scan voice ts:2 enable
2023-11-21 12:43:26 : 	Scan voice ts:3 enable
2023-11-21 12:43:27 : 	Scan voice ts:4 enable
2023-11-21 12:43:27 : 	Scan voice ts:5 enable
2023-11-21 12:43:28 : 	Scan voice ts:6 enable
2023-11-21 12:43:28 : 	Scan voice ts:7 enable
2023-11-21 12:43:29 : 	Scan voice ts:8 enable
2023-11-21 12:43:30 : 	Scan voice ts:9 enable
2023-11-21 12:43:30 : 	Scan voice ts:10 enable
2023-11-21 12:43:31 : 	Scan voice ts:11 enable
2023-11-21 12:43:31 : 	Scan voice ts:12 enable
2023-11-21 12:43:31 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 12:43:35 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 12:43:40 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 12:43:43 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:43:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:43:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:43:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 12:43:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:43:55 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 12:43:55 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 12:43:57 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:43:58 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 12:43:58 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 12:44:00 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:44:01 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 12:44:01 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 12:44:03 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 12:44:04 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 12:44:04 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 12:45:04 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:45:05 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 12:45:05 : Check setup status start 
2023-11-21 12:45:26 : ********* TS:1 *********
2023-11-21 12:45:31 : 	fxopPortStatus ringing=no
2023-11-21 12:45:33 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:46:15 : ********* TS:2 *********
2023-11-21 12:46:19 : 	fxopPortStatus ringing=no
2023-11-21 12:46:21 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:47:03 : ********* TS:3 *********
2023-11-21 12:47:07 : 	fxopPortStatus ringing=no
2023-11-21 12:47:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:47:51 : ********* TS:4 *********
2023-11-21 12:47:56 : 	fxopPortStatus ringing=no
2023-11-21 12:47:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:48:40 : ********* TS:5 *********
2023-11-21 12:48:45 : 	fxopPortStatus ringing=no
2023-11-21 12:48:47 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:49:29 : ********* TS:6 *********
2023-11-21 12:49:34 : 	fxopPortStatus ringing=no
2023-11-21 12:49:35 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:50:18 : ********* TS:7 *********
2023-11-21 12:50:22 : 	fxopPortStatus ringing=no
2023-11-21 12:50:24 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:51:06 : ********* TS:8 *********
2023-11-21 12:51:11 : 	fxopPortStatus ringing=no
2023-11-21 12:51:12 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:51:55 : ********* TS:9 *********
2023-11-21 12:52:00 : 	fxopPortStatus ringing=no
2023-11-21 12:52:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:52:43 : ********* TS:10 *********
2023-11-21 12:52:48 : 	fxopPortStatus ringing=no
2023-11-21 12:52:49 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:53:31 : ********* TS:11 *********
2023-11-21 12:53:36 : 	fxopPortStatus ringing=no
2023-11-21 12:53:38 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:54:20 : ********* TS:12 *********
2023-11-21 12:54:24 : 	fxopPortStatus ringing=no
2023-11-21 12:54:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 12:55:09 : ********* TS:1 *********
2023-11-21 12:55:25 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:55:28 : 		Table:bert
2023-11-21 12:55:28 : 		Table:Syn
2023-11-21 12:55:28 : 		Table:Bit error:0
2023-11-21 12:55:28 : 		Table:Time8
2023-11-21 12:55:32 : 		Table:bert
2023-11-21 12:55:32 : 		Table:Sync
2023-11-21 12:55:32 : 		Table:Bit error:0
2023-11-21 12:55:32 : 		Table:Time12
2023-11-21 12:55:32 : 		bert test Pass
2023-11-21 12:55:43 : ********* TS:2 *********
2023-11-21 12:55:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:56:03 : 		Table:bert
2023-11-21 12:56:03 : 		Table:Syn
2023-11-21 12:56:03 : 		Table:Bit error:0
2023-11-21 12:56:03 : 		Table:Time10
2023-11-21 12:56:07 : 		Table:bert
2023-11-21 12:56:07 : 		Table:Sync
2023-11-21 12:56:07 : 		Table:Bit error:0
2023-11-21 12:56:07 : 		Table:Time14
2023-11-21 12:56:07 : 		bert test Pass
2023-11-21 12:56:18 : ********* TS:3 *********
2023-11-21 12:56:34 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:56:38 : 		Table:bert
2023-11-21 12:56:38 : 		Table:Syn
2023-11-21 12:56:38 : 		Table:Bit error:0
2023-11-21 12:56:38 : 		Table:Time11
2023-11-21 12:56:42 : 		Table:bert
2023-11-21 12:56:42 : 		Table:Sync
2023-11-21 12:56:42 : 		Table:Bit error:0
2023-11-21 12:56:42 : 		Table:Time15
2023-11-21 12:56:42 : 		bert test Pass
2023-11-21 12:56:53 : ********* TS:4 *********
2023-11-21 12:57:10 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:57:13 : 		Table:bert
2023-11-21 12:57:13 : 		Table:Syn
2023-11-21 12:57:13 : 		Table:Bit error:0
2023-11-21 12:57:13 : 		Table:Time12
2023-11-21 12:57:17 : 		Table:bert
2023-11-21 12:57:17 : 		Table:Sync
2023-11-21 12:57:17 : 		Table:Bit error:0
2023-11-21 12:57:17 : 		Table:Time12
2023-11-21 12:57:17 : 		bert test Pass
2023-11-21 12:57:28 : ********* TS:5 *********
2023-11-21 12:57:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:57:47 : 		Table:bert
2023-11-21 12:57:47 : 		Table:Syn
2023-11-21 12:57:47 : 		Table:Bit error:0
2023-11-21 12:57:47 : 		Table:Time10
2023-11-21 12:57:51 : 		Table:bert
2023-11-21 12:57:51 : 		Table:Sync
2023-11-21 12:57:51 : 		Table:Bit error:0
2023-11-21 12:57:51 : 		Table:Time13
2023-11-21 12:57:51 : 		bert test Pass
2023-11-21 12:58:02 : ********* TS:6 *********
2023-11-21 12:58:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:58:22 : 		Table:bert
2023-11-21 12:58:22 : 		Table:Syn
2023-11-21 12:58:22 : 		Table:Bit error:0
2023-11-21 12:58:22 : 		Table:Time11
2023-11-21 12:58:25 : 		Table:bert
2023-11-21 12:58:25 : 		Table:Sync
2023-11-21 12:58:25 : 		Table:Bit error:0
2023-11-21 12:58:25 : 		Table:Time15
2023-11-21 12:58:25 : 		bert test Pass
2023-11-21 12:58:37 : ********* TS:7 *********
2023-11-21 12:58:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:58:57 : 		Table:bert
2023-11-21 12:58:57 : 		Table:Syn
2023-11-21 12:58:57 : 		Table:Bit error:0
2023-11-21 12:58:57 : 		Table:Time9
2023-11-21 12:59:00 : 		Table:bert
2023-11-21 12:59:00 : 		Table:Sync
2023-11-21 12:59:00 : 		Table:Bit error:0
2023-11-21 12:59:00 : 		Table:Time13
2023-11-21 12:59:00 : 		bert test Pass
2023-11-21 12:59:11 : ********* TS:8 *********
2023-11-21 12:59:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 12:59:31 : 		Table:bert
2023-11-21 12:59:31 : 		Table:Syn
2023-11-21 12:59:31 : 		Table:Bit error:0
2023-11-21 12:59:31 : 		Table:Time10
2023-11-21 12:59:34 : 		Table:bert
2023-11-21 12:59:34 : 		Table:Sync
2023-11-21 12:59:34 : 		Table:Bit error:0
2023-11-21 12:59:34 : 		Table:Time14
2023-11-21 12:59:34 : 		bert test Pass
2023-11-21 12:59:46 : ********* TS:9 *********
2023-11-21 13:00:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:00:05 : 		Table:bert
2023-11-21 13:00:05 : 		Table:Syn
2023-11-21 13:00:05 : 		Table:Bit error:0
2023-11-21 13:00:05 : 		Table:Time11
2023-11-21 13:00:09 : 		Table:bert
2023-11-21 13:00:09 : 		Table:Sync
2023-11-21 13:00:09 : 		Table:Bit error:0
2023-11-21 13:00:09 : 		Table:Time15
2023-11-21 13:00:09 : 		bert test Pass
2023-11-21 13:00:21 : ********* TS:10 *********
2023-11-21 13:00:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:00:41 : 		Table:bert
2023-11-21 13:00:41 : 		Table:Syn
2023-11-21 13:00:41 : 		Table:Bit error:0
2023-11-21 13:00:41 : 		Table:Time12
2023-11-21 13:00:44 : 		Table:bert
2023-11-21 13:00:44 : 		Table:Sync
2023-11-21 13:00:44 : 		Table:Bit error:0
2023-11-21 13:00:44 : 		Table:Time12
2023-11-21 13:00:44 : 		bert test Pass
2023-11-21 13:00:56 : ********* TS:11 *********
2023-11-21 13:01:13 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:01:16 : 		Table:bert
2023-11-21 13:01:16 : 		Table:Syn
2023-11-21 13:01:16 : 		Table:Bit error:0
2023-11-21 13:01:16 : 		Table:Time9
2023-11-21 13:01:20 : 		Table:bert
2023-11-21 13:01:20 : 		Table:Sync
2023-11-21 13:01:20 : 		Table:Bit error:0
2023-11-21 13:01:20 : 		Table:Time13
2023-11-21 13:01:20 : 		bert test Pass
2023-11-21 13:01:31 : ********* TS:12 *********
2023-11-21 13:01:47 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:01:51 : 		Table:bert
2023-11-21 13:01:51 : 		Table:Syn
2023-11-21 13:01:51 : 		Table:Bit error:0
2023-11-21 13:01:51 : 		Table:Time10
2023-11-21 13:01:54 : 		Table:bert
2023-11-21 13:01:54 : 		Table:Sync
2023-11-21 13:01:54 : 		Table:Bit error:0
2023-11-21 13:01:54 : 		Table:Time14
2023-11-21 13:01:54 : 		bert test Pass
2023-11-21 13:02:27 : Check setup status end 
2023-11-21 13:02:29 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:02:29 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 13:02:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:02:33 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 13:02:36 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:02:36 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 13:02:39 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:02:39 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 13:02:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:02:50 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:02:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:03:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:03:00 : 	TSI Mapping clear
2023-11-21 13:03:00 : ---test end---
2023-11-21 13:03:00 : ---------Round@     2-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 01:03:00
2023-11-21 13:03:00 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 13:03:01 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 13:03:02 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 13:03:02 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 13:03:33 : 	Scan voice ts 
2023-11-21 13:03:34 : 	Scan voice ts:1 enable
2023-11-21 13:03:34 : 	Scan voice ts:2 enable
2023-11-21 13:03:35 : 	Scan voice ts:3 enable
2023-11-21 13:03:36 : 	Scan voice ts:4 enable
2023-11-21 13:03:36 : 	Scan voice ts:5 enable
2023-11-21 13:03:37 : 	Scan voice ts:6 enable
2023-11-21 13:03:38 : 	Scan voice ts:7 enable
2023-11-21 13:03:38 : 	Scan voice ts:8 enable
2023-11-21 13:03:39 : 	Scan voice ts:9 enable
2023-11-21 13:03:39 : 	Scan voice ts:10 enable
2023-11-21 13:03:40 : 	Scan voice ts:11 enable
2023-11-21 13:03:41 : 	Scan voice ts:12 enable
2023-11-21 13:03:41 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 13:03:45 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 13:03:51 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 13:03:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:03:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:04:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:04:04 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:04:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:04:07 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 13:04:07 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 13:04:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:04:11 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 13:04:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 13:04:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:04:14 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 13:04:14 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 13:04:16 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:04:17 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 13:04:17 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 13:05:18 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 13:05:18 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 13:05:18 : Check setup status start 
2023-11-21 13:05:40 : ********* TS:1 *********
2023-11-21 13:05:44 : 	fxopPortStatus ringing=no
2023-11-21 13:05:46 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:06:30 : ********* TS:2 *********
2023-11-21 13:06:34 : 	fxopPortStatus ringing=no
2023-11-21 13:06:36 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:07:20 : ********* TS:3 *********
2023-11-21 13:07:25 : 	fxopPortStatus ringing=no
2023-11-21 13:07:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:08:09 : ********* TS:4 *********
2023-11-21 13:08:14 : 	fxopPortStatus ringing=no
2023-11-21 13:08:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:08:58 : ********* TS:5 *********
2023-11-21 13:09:03 : 	fxopPortStatus ringing=no
2023-11-21 13:09:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:09:47 : ********* TS:6 *********
2023-11-21 13:09:52 : 	fxopPortStatus ringing=no
2023-11-21 13:09:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:10:36 : ********* TS:7 *********
2023-11-21 13:10:41 : 	fxopPortStatus ringing=no
2023-11-21 13:10:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:11:26 : ********* TS:8 *********
2023-11-21 13:11:31 : 	fxopPortStatus ringing=no
2023-11-21 13:11:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:12:17 : ********* TS:9 *********
2023-11-21 13:12:21 : 	fxopPortStatus ringing=no
2023-11-21 13:12:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:13:07 : ********* TS:10 *********
2023-11-21 13:13:11 : 	fxopPortStatus ringing=no
2023-11-21 13:13:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:13:57 : ********* TS:11 *********
2023-11-21 13:14:01 : 	fxopPortStatus ringing=no
2023-11-21 13:14:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:14:47 : ********* TS:12 *********
2023-11-21 13:14:52 : 	fxopPortStatus ringing=no
2023-11-21 13:14:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:15:36 : ********* TS:1 *********
2023-11-21 13:15:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:15:56 : 		Table:bert
2023-11-21 13:15:56 : 		Table:Syn
2023-11-21 13:15:56 : 		Table:Bit error:0
2023-11-21 13:15:56 : 		Table:Time12
2023-11-21 13:16:00 : 		Table:bert
2023-11-21 13:16:00 : 		Table:Sync
2023-11-21 13:16:00 : 		Table:Bit error:0
2023-11-21 13:16:00 : 		Table:Time16
2023-11-21 13:16:00 : 		bert test Pass
2023-11-21 13:16:12 : ********* TS:2 *********
2023-11-21 13:16:28 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:16:32 : 		Table:bert
2023-11-21 13:16:32 : 		Table:Syn
2023-11-21 13:16:32 : 		Table:Bit error:0
2023-11-21 13:16:32 : 		Table:Time9
2023-11-21 13:16:35 : 		Table:bert
2023-11-21 13:16:35 : 		Table:Sync
2023-11-21 13:16:35 : 		Table:Bit error:0
2023-11-21 13:16:35 : 		Table:Time13
2023-11-21 13:16:35 : 		bert test Pass
2023-11-21 13:16:47 : ********* TS:3 *********
2023-11-21 13:17:03 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:17:07 : 		Table:bert
2023-11-21 13:17:07 : 		Table:Syn
2023-11-21 13:17:07 : 		Table:Bit error:0
2023-11-21 13:17:07 : 		Table:Time10
2023-11-21 13:17:10 : 		Table:bert
2023-11-21 13:17:10 : 		Table:Sync
2023-11-21 13:17:10 : 		Table:Bit error:0
2023-11-21 13:17:10 : 		Table:Time13
2023-11-21 13:17:10 : 		bert test Pass
2023-11-21 13:17:21 : ********* TS:4 *********
2023-11-21 13:17:38 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:17:42 : 		Table:bert
2023-11-21 13:17:42 : 		Table:Syn
2023-11-21 13:17:42 : 		Table:Bit error:0
2023-11-21 13:17:42 : 		Table:Time11
2023-11-21 13:17:46 : 		Table:bert
2023-11-21 13:17:46 : 		Table:Sync
2023-11-21 13:17:46 : 		Table:Bit error:0
2023-11-21 13:17:46 : 		Table:Time15
2023-11-21 13:17:46 : 		bert test Pass
2023-11-21 13:17:56 : ********* TS:5 *********
2023-11-21 13:18:13 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:18:17 : 		Table:bert
2023-11-21 13:18:17 : 		Table:Syn
2023-11-21 13:18:17 : 		Table:Bit error:0
2023-11-21 13:18:17 : 		Table:Time12
2023-11-21 13:18:21 : 		Table:bert
2023-11-21 13:18:21 : 		Table:Sync
2023-11-21 13:18:21 : 		Table:Bit error:0
2023-11-21 13:18:21 : 		Table:Time16
2023-11-21 13:18:21 : 		bert test Pass
2023-11-21 13:18:32 : ********* TS:6 *********
2023-11-21 13:18:47 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:18:51 : 		Table:bert
2023-11-21 13:18:51 : 		Table:Syn
2023-11-21 13:18:51 : 		Table:Bit error:0
2023-11-21 13:18:51 : 		Table:Time8
2023-11-21 13:18:55 : 		Table:bert
2023-11-21 13:18:55 : 		Table:Sync
2023-11-21 13:18:55 : 		Table:Bit error:0
2023-11-21 13:18:55 : 		Table:Time12
2023-11-21 13:18:55 : 		bert test Pass
2023-11-21 13:19:06 : ********* TS:7 *********
2023-11-21 13:19:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:19:26 : 		Table:bert
2023-11-21 13:19:26 : 		Table:Syn
2023-11-21 13:19:26 : 		Table:Bit error:0
2023-11-21 13:19:26 : 		Table:Time10
2023-11-21 13:19:30 : 		Table:bert
2023-11-21 13:19:30 : 		Table:Sync
2023-11-21 13:19:30 : 		Table:Bit error:0
2023-11-21 13:19:30 : 		Table:Time14
2023-11-21 13:19:30 : 		bert test Pass
2023-11-21 13:19:41 : ********* TS:8 *********
2023-11-21 13:19:57 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:20:01 : 		Table:bert
2023-11-21 13:20:01 : 		Table:Syn
2023-11-21 13:20:01 : 		Table:Bit error:0
2023-11-21 13:20:01 : 		Table:Time12
2023-11-21 13:20:05 : 		Table:bert
2023-11-21 13:20:05 : 		Table:Sync
2023-11-21 13:20:05 : 		Table:Bit error:0
2023-11-21 13:20:05 : 		Table:Time15
2023-11-21 13:20:05 : 		bert test Pass
2023-11-21 13:20:16 : ********* TS:9 *********
2023-11-21 13:20:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:20:36 : 		Table:bert
2023-11-21 13:20:36 : 		Table:Syn
2023-11-21 13:20:36 : 		Table:Bit error:0
2023-11-21 13:20:36 : 		Table:Time8
2023-11-21 13:20:40 : 		Table:bert
2023-11-21 13:20:40 : 		Table:Sync
2023-11-21 13:20:40 : 		Table:Bit error:0
2023-11-21 13:20:40 : 		Table:Time12
2023-11-21 13:20:40 : 		bert test Pass
2023-11-21 13:20:51 : ********* TS:10 *********
2023-11-21 13:21:07 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:21:11 : 		Table:bert
2023-11-21 13:21:11 : 		Table:Syn
2023-11-21 13:21:11 : 		Table:Bit error:0
2023-11-21 13:21:11 : 		Table:Time10
2023-11-21 13:21:14 : 		Table:bert
2023-11-21 13:21:15 : 		Table:Sync
2023-11-21 13:21:15 : 		Table:Bit error:0
2023-11-21 13:21:15 : 		Table:Time14
2023-11-21 13:21:15 : 		bert test Pass
2023-11-21 13:21:26 : ********* TS:11 *********
2023-11-21 13:21:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:21:46 : 		Table:bert
2023-11-21 13:21:46 : 		Table:Syn
2023-11-21 13:21:46 : 		Table:Bit error:0
2023-11-21 13:21:46 : 		Table:Time9
2023-11-21 13:21:50 : 		Table:bert
2023-11-21 13:21:50 : 		Table:Sync
2023-11-21 13:21:50 : 		Table:Bit error:0
2023-11-21 13:21:50 : 		Table:Time13
2023-11-21 13:21:50 : 		bert test Pass
2023-11-21 13:22:01 : ********* TS:12 *********
2023-11-21 13:22:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 13:22:21 : 		Table:bert
2023-11-21 13:22:21 : 		Table:Syn
2023-11-21 13:22:21 : 		Table:Bit error:0
2023-11-21 13:22:21 : 		Table:Time11
2023-11-21 13:22:25 : 		Table:bert
2023-11-21 13:22:25 : 		Table:Sync
2023-11-21 13:22:25 : 		Table:Bit error:0
2023-11-21 13:22:25 : 		Table:Time15
2023-11-21 13:22:25 : 		bert test Pass
2023-11-21 13:22:56 : Check setup status end 
2023-11-21 13:22:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:22:59 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 13:23:02 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:23:02 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 13:23:05 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:23:05 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 13:23:09 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:23:09 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 13:23:14 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:23:19 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:23:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:23:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:23:30 : 	TSI Mapping clear
2023-11-21 13:23:30 : ---test end---
2023-11-21 13:23:30 : ---------Round@     2-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 01:23:30
2023-11-21 13:23:30 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 13:23:31 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 13:23:32 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 13:23:32 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 13:24:03 : 	Scan voice ts 
2023-11-21 13:24:04 : 	Scan voice ts:1 enable
2023-11-21 13:24:04 : 	Scan voice ts:2 enable
2023-11-21 13:24:05 : 	Scan voice ts:3 enable
2023-11-21 13:24:06 : 	Scan voice ts:4 enable
2023-11-21 13:24:06 : 	Scan voice ts:5 enable
2023-11-21 13:24:07 : 	Scan voice ts:6 enable
2023-11-21 13:24:07 : 	Scan voice ts:7 enable
2023-11-21 13:24:08 : 	Scan voice ts:8 enable
2023-11-21 13:24:09 : 	Scan voice ts:9 enable
2023-11-21 13:24:09 : 	Scan voice ts:10 enable
2023-11-21 13:24:10 : 	Scan voice ts:11 enable
2023-11-21 13:24:11 : 	Scan voice ts:12 enable
2023-11-21 13:24:11 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 13:24:15 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 13:24:20 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 13:24:23 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:24:26 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:24:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:24:33 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 13:24:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:24:36 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 13:24:36 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 13:24:39 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:24:40 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:24552
2023-11-21 13:24:40 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 13:24:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:24:43 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 13:24:43 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 13:24:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 13:24:46 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:24553
2023-11-21 13:24:46 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 13:26:06 : !!! reget !!! times:1   at 13:26:06
2023-11-21 13:26:26 : !!! reget !!! times:2   at 13:26:26
2023-11-21 13:26:46 : !!! reget !!! times:3   at 13:26:46
2023-11-21 13:27:06 : !!! reget !!! times:4   at 13:27:06
2023-11-21 13:27:26 : !!! reget !!! times:5   at 13:27:26
2023-11-21 13:27:27 : net-snmp can do retry by itself. Give '-r 3' to tell it retry 3 times.
2023-11-21 13:27:27 : Force close Run process with retry 1 0 IS FAIL
2023-11-21 13:27:47 : !!! reget !!! times:1   at 13:27:47
2023-11-21 13:28:07 : !!! reget !!! times:2   at 13:28:07
2023-11-21 13:28:27 : !!! reget !!! times:3   at 13:28:27
2023-11-21 13:28:47 : !!! reget !!! times:4   at 13:28:47
2023-11-21 13:29:07 : !!! reget !!! times:5   at 13:29:07
2023-11-21 13:29:07 : net-snmp can do retry by itself. Give '-r 3' to tell it retry 3 times.
2023-11-21 13:29:07 : Force close Run process with retry 1 0 IS FAIL
2023-11-21 13:29:27 : !!! reget !!! times:1   at 13:29:27
2023-11-21 13:29:47 : !!! reget !!! times:2   at 13:29:47
2023-11-21 13:30:07 : !!! reget !!! times:3   at 13:30:07
2023-11-21 13:30:27 : !!! reget !!! times:4   at 13:30:27
2023-11-21 13:30:47 : !!! reget !!! times:5   at 13:30:47
2023-11-21 13:30:47 : net-snmp can do retry by itself. Give '-r 3' to tell it retry 3 times.
2023-11-21 13:30:47 : Force close Run process with retry 1 0 IS FAIL
2023-11-21 13:31:07 : !!! reget !!! times:1   at 13:31:07
2023-11-21 13:31:27 : !!! reget !!! times:2   at 13:31:27
2023-11-21 13:31:47 : !!! reget !!! times:3   at 13:31:47
2023-11-21 13:32:07 : !!! reget !!! times:4   at 13:32:07
2023-11-21 13:32:27 : !!! reget !!! times:5   at 13:32:27
2023-11-21 13:32:27 : net-snmp can do retry by itself. Give '-r 3' to tell it retry 3 times.
2023-11-21 13:32:27 : Force close Run process with retry 1 0 IS FAIL
2023-11-21 13:32:47 : !!! reget !!! times:1   at 13:32:47
2023-11-21 13:33:07 : !!! reget !!! times:2   at 13:33:07
2023-11-21 13:33:27 : !!! reget !!! times:3   at 13:33:27
2023-11-21 13:33:47 : !!! reget !!! times:4   at 13:33:47
2023-11-21 13:34:07 : !!! reget !!! times:5   at 13:34:07
2023-11-21 13:34:07 : net-snmp can do retry by itself. Give '-r 3' to tell it retry 3 times.
2023-11-21 13:34:07 : Force close Run process with retry 1 0 IS FAIL
2023-11-21 13:34:27 : !!! reget !!! times:1   at 13:34:27
2023-11-21 13:34:47 : !!! reget !!! times:2   at 13:34:47
2023-11-21 13:35:07 : !!! reget !!! times:3   at 13:35:07
2023-11-21 13:35:27 : !!! reget !!! times:4   at 13:35:27
2023-11-21 13:35:47 : !!! reget !!! times:5   at 13:35:47
2023-11-21 13:35:47 : net-snmp can do retry by itself. Give '-r 3' to tell it retry 3 times.
2023-11-21 13:35:47 : Force close Run process with retry 1 0 IS FAIL
2023-11-21 13:36:07 : !!! reget !!! times:1   at 13:36:07
2023-11-21 13:36:27 : !!! reget !!! times:2   at 13:36:27
2023-11-21 13:36:47 : !!! reget !!! times:3   at 13:36:47
2023-11-21 13:37:07 : !!! reget !!! times:4   at 13:37:07
2023-11-21 13:37:27 : !!! reget !!! times:5   at 13:37:27
2023-11-21 13:37:27 : Force close Run process
2023-11-21 13:53:19 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 13:53:19 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 13:53:19 : Check setup status start 
2023-11-21 13:53:40 : ********* TS:1 *********
2023-11-21 13:53:45 : 	fxopPortStatus ringing=no
2023-11-21 13:53:47 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:54:30 : ********* TS:2 *********
2023-11-21 13:54:35 : 	fxopPortStatus ringing=no
2023-11-21 13:54:36 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:55:21 : ********* TS:3 *********
2023-11-21 13:55:26 : 	fxopPortStatus ringing=no
2023-11-21 13:55:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:56:12 : ********* TS:4 *********
2023-11-21 13:56:17 : 	fxopPortStatus ringing=no
2023-11-21 13:56:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:57:03 : ********* TS:5 *********
2023-11-21 13:57:07 : 	fxopPortStatus ringing=no
2023-11-21 13:57:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:57:52 : ********* TS:6 *********
2023-11-21 13:57:57 : 	fxopPortStatus ringing=no
2023-11-21 13:57:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:58:42 : ********* TS:7 *********
2023-11-21 13:58:46 : 	fxopPortStatus ringing=no
2023-11-21 13:58:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 13:59:32 : ********* TS:8 *********
2023-11-21 13:59:36 : 	fxopPortStatus ringing=no
2023-11-21 13:59:38 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:00:21 : ********* TS:9 *********
2023-11-21 14:00:25 : 	fxopPortStatus ringing=no
2023-11-21 14:00:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:01:09 : ********* TS:10 *********
2023-11-21 14:01:14 : 	fxopPortStatus ringing=no
2023-11-21 14:01:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:01:58 : ********* TS:11 *********
2023-11-21 14:02:02 : 	fxopPortStatus ringing=no
2023-11-21 14:02:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:03:00 : !!! reget !!! times:1   at 14:03:00
2023-11-21 14:03:20 : !!! reget !!! times:2   at 14:03:20
2023-11-21 14:03:40 : !!! reget !!! times:3   at 14:03:40
2023-11-21 14:04:00 : !!! reget !!! times:4   at 14:04:00
2023-11-21 14:04:06 : ********* TS:12 *********
2023-11-21 14:04:11 : 	fxopPortStatus ringing=no
2023-11-21 14:04:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:04:55 : ********* TS:1 *********
2023-11-21 14:05:10 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:05:14 : 		Table:bert
2023-11-21 14:05:14 : 		Table:Syn
2023-11-21 14:05:14 : 		Table:Bit error:0
2023-11-21 14:05:14 : 		Table:Time12
2023-11-21 14:05:18 : 		Table:bert
2023-11-21 14:05:18 : 		Table:Sync
2023-11-21 14:05:18 : 		Table:Bit error:0
2023-11-21 14:05:18 : 		Table:Time16
2023-11-21 14:05:18 : 		bert test Pass
2023-11-21 14:05:30 : ********* TS:2 *********
2023-11-21 14:05:45 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:05:49 : 		Table:bert
2023-11-21 14:05:49 : 		Table:Syn
2023-11-21 14:05:49 : 		Table:Bit error:0
2023-11-21 14:05:49 : 		Table:Time9
2023-11-21 14:05:53 : 		Table:bert
2023-11-21 14:05:53 : 		Table:Sync
2023-11-21 14:05:53 : 		Table:Bit error:0
2023-11-21 14:05:53 : 		Table:Time12
2023-11-21 14:05:53 : 		bert test Pass
2023-11-21 14:06:04 : ********* TS:3 *********
2023-11-21 14:06:20 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:06:24 : 		Table:bert
2023-11-21 14:06:24 : 		Table:Syn
2023-11-21 14:06:24 : 		Table:Bit error:0
2023-11-21 14:06:24 : 		Table:Time10
2023-11-21 14:06:28 : 		Table:bert
2023-11-21 14:06:28 : 		Table:Sync
2023-11-21 14:06:28 : 		Table:Bit error:0
2023-11-21 14:06:28 : 		Table:Time14
2023-11-21 14:06:28 : 		bert test Pass
2023-11-21 14:06:39 : ********* TS:4 *********
2023-11-21 14:06:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:06:59 : 		Table:bert
2023-11-21 14:06:59 : 		Table:Syn
2023-11-21 14:06:59 : 		Table:Bit error:0
2023-11-21 14:06:59 : 		Table:Time12
2023-11-21 14:07:03 : 		Table:bert
2023-11-21 14:07:03 : 		Table:Sync
2023-11-21 14:07:03 : 		Table:Bit error:0
2023-11-21 14:07:03 : 		Table:Time16
2023-11-21 14:07:03 : 		bert test Pass
2023-11-21 14:07:13 : ********* TS:5 *********
2023-11-21 14:07:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:07:33 : 		Table:bert
2023-11-21 14:07:33 : 		Table:Syn
2023-11-21 14:07:33 : 		Table:Bit error:0
2023-11-21 14:07:33 : 		Table:Time8
2023-11-21 14:07:37 : 		Table:bert
2023-11-21 14:07:37 : 		Table:Sync
2023-11-21 14:07:37 : 		Table:Bit error:0
2023-11-21 14:07:37 : 		Table:Time12
2023-11-21 14:07:37 : 		bert test Pass
2023-11-21 14:07:48 : ********* TS:6 *********
2023-11-21 14:08:04 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:08:08 : 		Table:bert
2023-11-21 14:08:08 : 		Table:Syn
2023-11-21 14:08:08 : 		Table:Bit error:0
2023-11-21 14:08:08 : 		Table:Time10
2023-11-21 14:08:12 : 		Table:bert
2023-11-21 14:08:12 : 		Table:Sync
2023-11-21 14:08:12 : 		Table:Bit error:0
2023-11-21 14:08:12 : 		Table:Time14
2023-11-21 14:08:12 : 		bert test Pass
2023-11-21 14:08:23 : ********* TS:7 *********
2023-11-21 14:08:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:08:43 : 		Table:bert
2023-11-21 14:08:43 : 		Table:Syn
2023-11-21 14:08:43 : 		Table:Bit error:0
2023-11-21 14:08:43 : 		Table:Time11
2023-11-21 14:08:47 : 		Table:bert
2023-11-21 14:08:47 : 		Table:Sync
2023-11-21 14:08:47 : 		Table:Bit error:0
2023-11-21 14:08:47 : 		Table:Time14
2023-11-21 14:08:47 : 		bert test Pass
2023-11-21 14:08:58 : ********* TS:8 *********
2023-11-21 14:09:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:09:18 : 		Table:bert
2023-11-21 14:09:18 : 		Table:Syn
2023-11-21 14:09:18 : 		Table:Bit error:0
2023-11-21 14:09:18 : 		Table:Time12
2023-11-21 14:09:22 : 		Table:bert
2023-11-21 14:09:22 : 		Table:Sync
2023-11-21 14:09:22 : 		Table:Bit error:0
2023-11-21 14:09:22 : 		Table:Time12
2023-11-21 14:09:22 : 		bert test Pass
2023-11-21 14:09:34 : ********* TS:9 *********
2023-11-21 14:09:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:09:53 : 		Table:bert
2023-11-21 14:09:53 : 		Table:Syn
2023-11-21 14:09:53 : 		Table:Bit error:0
2023-11-21 14:09:53 : 		Table:Time9
2023-11-21 14:09:57 : 		Table:bert
2023-11-21 14:09:57 : 		Table:Sync
2023-11-21 14:09:57 : 		Table:Bit error:0
2023-11-21 14:09:57 : 		Table:Time13
2023-11-21 14:09:57 : 		bert test Pass
2023-11-21 14:10:08 : ********* TS:10 *********
2023-11-21 14:10:25 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:10:29 : 		Table:bert
2023-11-21 14:10:29 : 		Table:Syn
2023-11-21 14:10:29 : 		Table:Bit error:0
2023-11-21 14:10:29 : 		Table:Time9
2023-11-21 14:10:33 : 		Table:bert
2023-11-21 14:10:33 : 		Table:Sync
2023-11-21 14:10:33 : 		Table:Bit error:0
2023-11-21 14:10:33 : 		Table:Time13
2023-11-21 14:10:33 : 		bert test Pass
2023-11-21 14:10:44 : ********* TS:11 *********
2023-11-21 14:11:00 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:11:04 : 		Table:bert
2023-11-21 14:11:04 : 		Table:Syn
2023-11-21 14:11:04 : 		Table:Bit error:0
2023-11-21 14:11:04 : 		Table:Time10
2023-11-21 14:11:08 : 		Table:bert
2023-11-21 14:11:08 : 		Table:Sync
2023-11-21 14:11:08 : 		Table:Bit error:0
2023-11-21 14:11:08 : 		Table:Time14
2023-11-21 14:11:08 : 		bert test Pass
2023-11-21 14:11:19 : ********* TS:12 *********
2023-11-21 14:11:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:11:38 : 		Table:bert
2023-11-21 14:11:38 : 		Table:Syn
2023-11-21 14:11:38 : 		Table:Bit error:0
2023-11-21 14:11:38 : 		Table:Time12
2023-11-21 14:11:42 : 		Table:bert
2023-11-21 14:11:42 : 		Table:Sync
2023-11-21 14:11:42 : 		Table:Bit error:0
2023-11-21 14:11:42 : 		Table:Time15
2023-11-21 14:11:42 : 		bert test Pass
2023-11-21 14:12:15 : Check setup status end 
2023-11-21 14:12:18 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:12:18 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 14:12:21 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:12:21 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 14:12:24 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:12:24 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 14:12:27 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:12:27 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 14:12:33 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:12:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:12:44 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:12:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:12:49 : 	TSI Mapping clear
2023-11-21 14:12:49 : ---test end---
2023-11-21 14:12:52 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:12:52 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:12:55 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:12:55 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:12:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:12:59 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:13:02 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:13:02 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:13:08 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:13:14 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:13:19 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:13:24 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:13:24 : 	TSI Mapping clear
2023-11-21 14:13:24 : ---------Round@     3-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 02:13:24
2023-11-21 14:13:24 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:13:24 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:13:25 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:13:26 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:13:56 : 	Scan voice ts 
2023-11-21 14:13:57 : 	Scan voice ts:1 enable
2023-11-21 14:13:57 : 	Scan voice ts:2 enable
2023-11-21 14:13:58 : 	Scan voice ts:3 enable
2023-11-21 14:13:59 : 	Scan voice ts:4 enable
2023-11-21 14:13:59 : 	Scan voice ts:5 enable
2023-11-21 14:14:00 : 	Scan voice ts:6 enable
2023-11-21 14:14:01 : 	Scan voice ts:7 enable
2023-11-21 14:14:01 : 	Scan voice ts:8 enable
2023-11-21 14:14:02 : 	Scan voice ts:9 enable
2023-11-21 14:14:03 : 	Scan voice ts:10 enable
2023-11-21 14:14:03 : 	Scan voice ts:11 enable
2023-11-21 14:14:04 : 	Scan voice ts:12 enable
2023-11-21 14:14:04 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 14:14:09 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 14:14:15 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 14:14:18 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:14:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:14:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:14:28 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:14:31 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:14:31 : DUT 1 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:14:31 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:14:34 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:14:35 : DUT 2 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:14:35 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:14:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:14:38 : DUT 2 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:14:38 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:14:41 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:14:41 : DUT 1 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:14:41 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:15:42 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:15:43 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:15:43 : Check setup status start 
2023-11-21 14:16:05 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:16:05 : 		Tone value set :D
2023-11-21 14:16:06 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 14:16:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:16:12 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:16:16 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:16:21 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:16:25 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:16:30 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:16:30 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 14:17:14 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:17:14 : 		Tone value set :n4
2023-11-21 14:17:15 : 		Tone Expected value:"444--444--444--444"
2023-11-21 14:17:17 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:17:21 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:17:25 : 		Tone result:        "444--444--444--444"
2023-11-21 14:17:30 : 		Tone result:        "444--444--444--444"
2023-11-21 14:17:34 : 		Tone result:        "444--444--444--444"
2023-11-21 14:17:38 : 		Tone result:        "444--444--444--444"
2023-11-21 14:17:38 : 		tone test pass "444--444--444--444"
2023-11-21 14:18:24 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:18:24 : 		Tone value set :n8
2023-11-21 14:18:26 : 		Tone Expected value:"888--888--888--888"
2023-11-21 14:18:27 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:18:31 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:18:35 : 		Tone result:        "888--888--888--888"
2023-11-21 14:18:40 : 		Tone result:        "888--888--888--888"
2023-11-21 14:18:44 : 		Tone result:        "888--888--888--888"
2023-11-21 14:18:48 : 		Tone result:        "888--888--888--888"
2023-11-21 14:18:48 : 		tone test pass "888--888--888--888"
2023-11-21 14:19:34 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:19:34 : 		Tone value set :pound
2023-11-21 14:19:35 : 		Tone Expected value:"###--###--###--###"
2023-11-21 14:19:36 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:19:40 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:19:45 : 		Tone result:        "###--###--###--###"
2023-11-21 14:19:49 : 		Tone result:        "###--###--###--###"
2023-11-21 14:19:53 : 		Tone result:        "###--###--###--###"
2023-11-21 14:19:58 : 		Tone result:        "###--###--###--###"
2023-11-21 14:19:58 : 		tone test pass "###--###--###--###"
2023-11-21 14:20:20 : Check setup status end 
2023-11-21 14:20:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:20:23 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:20:26 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:20:26 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:20:30 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:20:30 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:20:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:20:33 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:20:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:20:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:20:50 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:20:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:20:55 : 	TSI Mapping clear
2023-11-21 14:20:55 : ---test end---
2023-11-21 14:20:55 : ---------Round@     3-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 02:20:55
2023-11-21 14:20:55 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:20:56 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:20:56 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:20:57 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:21:27 : 	Scan voice ts 
2023-11-21 14:21:28 : 	Scan voice ts:1 enable
2023-11-21 14:21:29 : 	Scan voice ts:2 enable
2023-11-21 14:21:30 : 	Scan voice ts:3 enable
2023-11-21 14:21:30 : 	Scan voice ts:4 enable
2023-11-21 14:21:31 : 	Scan voice ts:5 enable
2023-11-21 14:21:32 : 	Scan voice ts:6 enable
2023-11-21 14:21:33 : 	Scan voice ts:7 enable
2023-11-21 14:21:33 : 	Scan voice ts:8 enable
2023-11-21 14:21:34 : 	Scan voice ts:9 enable
2023-11-21 14:21:34 : 	Scan voice ts:10 enable
2023-11-21 14:21:35 : 	Scan voice ts:11 enable
2023-11-21 14:21:36 : 	Scan voice ts:12 enable
2023-11-21 14:21:36 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 14:21:40 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 14:21:46 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 14:21:49 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:21:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:21:56 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:21:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:22:02 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:22:02 : DUT 1 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:22:02 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:22:05 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:22:06 : DUT 2 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:22:06 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:22:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:22:09 : DUT 2 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:22:09 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:22:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:22:13 : DUT 1 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:22:13 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:23:13 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:23:14 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:23:14 : Check setup status start 
2023-11-21 14:23:37 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:23:37 : 		Tone value set :D
2023-11-21 14:23:38 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 14:23:39 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:23:43 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:23:48 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:23:52 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:23:56 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:24:00 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:24:00 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 14:24:43 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:24:43 : 		Tone value set :n4
2023-11-21 14:24:45 : 		Tone Expected value:"444--444--444--444"
2023-11-21 14:24:46 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:24:50 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:24:54 : 		Tone result:        "444--444--444--444"
2023-11-21 14:24:58 : 		Tone result:        "444--444--444--444"
2023-11-21 14:25:03 : 		Tone result:        "444--444--444--444"
2023-11-21 14:25:07 : 		Tone result:        "444--444--444--444"
2023-11-21 14:25:07 : 		tone test pass "444--444--444--444"
2023-11-21 14:25:52 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:25:52 : 		Tone value set :n8
2023-11-21 14:25:53 : 		Tone Expected value:"888--888--888--888"
2023-11-21 14:25:54 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:25:59 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:26:03 : 		Tone result:        "888--888--888--888"
2023-11-21 14:26:07 : 		Tone result:        "888--888--888--888"
2023-11-21 14:26:11 : 		Tone result:        "888--888--888--888"
2023-11-21 14:26:15 : 		Tone result:        "888--888--888--888"
2023-11-21 14:26:15 : 		tone test pass "888--888--888--888"
2023-11-21 14:27:01 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:27:01 : 		Tone value set :pound
2023-11-21 14:27:02 : 		Tone Expected value:"###--###--###--###"
2023-11-21 14:27:04 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:27:08 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:27:12 : 		Tone result:        "###--###--###--###"
2023-11-21 14:27:17 : 		Tone result:        "###--###--###--###"
2023-11-21 14:27:21 : 		Tone result:        "###--###--###--###"
2023-11-21 14:27:26 : 		Tone result:        "###--###--###--###"
2023-11-21 14:27:26 : 		tone test pass "###--###--###--###"
2023-11-21 14:27:48 : Check setup status end 
2023-11-21 14:27:50 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:27:50 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:27:53 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:27:53 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:27:56 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:27:56 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:27:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:27:59 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:28:05 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:28:10 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:28:16 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:28:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:28:21 : 	TSI Mapping clear
2023-11-21 14:28:21 : ---test end---
2023-11-21 14:28:21 : ---------Round@     3-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 02:28:21
2023-11-21 14:28:21 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:28:21 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:28:22 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:28:23 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:28:53 : 	Scan voice ts 
2023-11-21 14:28:54 : 	Scan voice ts:1 enable
2023-11-21 14:28:54 : 	Scan voice ts:2 enable
2023-11-21 14:28:55 : 	Scan voice ts:3 enable
2023-11-21 14:28:56 : 	Scan voice ts:4 enable
2023-11-21 14:28:56 : 	Scan voice ts:5 enable
2023-11-21 14:28:57 : 	Scan voice ts:6 enable
2023-11-21 14:28:58 : 	Scan voice ts:7 enable
2023-11-21 14:28:58 : 	Scan voice ts:8 enable
2023-11-21 14:28:59 : 	Scan voice ts:9 enable
2023-11-21 14:29:00 : 	Scan voice ts:10 enable
2023-11-21 14:29:00 : 	Scan voice ts:11 enable
2023-11-21 14:29:01 : 	Scan voice ts:12 enable
2023-11-21 14:29:01 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 14:29:06 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 14:29:11 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 14:29:14 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:29:17 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:29:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:29:24 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:29:26 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:29:27 : DUT 1 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:29:27 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:29:29 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:29:30 : DUT 2 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:29:30 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:29:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:29:33 : DUT 2 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:29:33 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:29:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:29:36 : DUT 1 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:29:36 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:30:37 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:30:38 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:30:38 : Check setup status start 
2023-11-21 14:31:00 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:31:00 : 		Tone value set :D
2023-11-21 14:31:01 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 14:31:03 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:31:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:31:11 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:31:15 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:31:19 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:31:24 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:31:24 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 14:32:08 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:32:08 : 		Tone value set :n4
2023-11-21 14:32:10 : 		Tone Expected value:"444--444--444--444"
2023-11-21 14:32:11 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:32:15 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:32:19 : 		Tone result:        "444--444--444--444"
2023-11-21 14:32:23 : 		Tone result:        "444--444--444--444"
2023-11-21 14:32:28 : 		Tone result:        "444--444--444--444"
2023-11-21 14:32:32 : 		Tone result:        "444--444--444--444"
2023-11-21 14:32:32 : 		tone test pass "444--444--444--444"
2023-11-21 14:33:17 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:33:17 : 		Tone value set :n8
2023-11-21 14:33:18 : 		Tone Expected value:"888--888--888--888"
2023-11-21 14:33:19 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:33:23 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:33:27 : 		Tone result:        "888--888--888--888"
2023-11-21 14:33:32 : 		Tone result:        "888--888--888--888"
2023-11-21 14:33:36 : 		Tone result:        "888--888--888--888"
2023-11-21 14:33:40 : 		Tone result:        "888--888--888--888"
2023-11-21 14:33:40 : 		tone test pass "888--888--888--888"
2023-11-21 14:34:25 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:34:25 : 		Tone value set :pound
2023-11-21 14:34:26 : 		Tone Expected value:"###--###--###--###"
2023-11-21 14:34:27 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:34:31 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:34:36 : 		Tone result:        "###--###--###--###"
2023-11-21 14:34:40 : 		Tone result:        "###--###--###--###"
2023-11-21 14:34:44 : 		Tone result:        "###--###--###--###"
2023-11-21 14:34:49 : 		Tone result:        "###--###--###--###"
2023-11-21 14:34:49 : 		tone test pass "###--###--###--###"
2023-11-21 14:35:10 : Check setup status end 
2023-11-21 14:35:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:35:13 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:35:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:35:16 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:35:19 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:35:19 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:35:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:35:23 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:35:28 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:35:34 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:35:39 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:35:45 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:35:45 : 	TSI Mapping clear
2023-11-21 14:35:45 : ---test end---
2023-11-21 14:35:45 : ---------Round@     3-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 02:35:45
2023-11-21 14:35:45 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:35:45 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:35:46 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:35:46 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:36:17 : 	Scan voice ts 
2023-11-21 14:36:18 : 	Scan voice ts:1 enable
2023-11-21 14:36:18 : 	Scan voice ts:2 enable
2023-11-21 14:36:19 : 	Scan voice ts:3 enable
2023-11-21 14:36:20 : 	Scan voice ts:4 enable
2023-11-21 14:36:21 : 	Scan voice ts:5 enable
2023-11-21 14:36:21 : 	Scan voice ts:6 enable
2023-11-21 14:36:22 : 	Scan voice ts:7 enable
2023-11-21 14:36:22 : 	Scan voice ts:8 enable
2023-11-21 14:36:23 : 	Scan voice ts:9 enable
2023-11-21 14:36:24 : 	Scan voice ts:10 enable
2023-11-21 14:36:25 : 	Scan voice ts:11 enable
2023-11-21 14:36:25 : 	Scan voice ts:12 enable
2023-11-21 14:36:25 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 14:36:30 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 14:36:35 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 14:36:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:36:42 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 17	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:36:45 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:36:48 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 18	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:36:51 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:36:51 : DUT 1 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:36:51 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:36:54 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:36:55 : DUT 2 (AM3440_CCPA_pw_connect) bid:17 connect to ecid:55405
2023-11-21 14:36:55 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:36:57 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:36:58 : DUT 2 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:36:58 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 14:37:01 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:37:02 : DUT 1 (AM3440_CCPA_pw_connect) bid:18 connect to ecid:55406
2023-11-21 14:37:02 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 14:38:02 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:38:03 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:38:03 : Check setup status start 
2023-11-21 14:38:25 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:38:25 : 		Tone value set :D
2023-11-21 14:38:26 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 14:38:27 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:38:32 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:38:36 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:38:41 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:38:45 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:38:49 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 14:38:49 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 14:39:34 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:39:34 : 		Tone value set :n4
2023-11-21 14:39:35 : 		Tone Expected value:"444--444--444--444"
2023-11-21 14:39:37 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:39:41 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:39:45 : 		Tone result:        "444--444--444--444"
2023-11-21 14:39:49 : 		Tone result:        "444--444--444--444"
2023-11-21 14:39:54 : 		Tone result:        "444--444--444--444"
2023-11-21 14:39:58 : 		Tone result:        "444--444--444--444"
2023-11-21 14:39:58 : 		tone test pass "444--444--444--444"
2023-11-21 14:40:43 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:40:43 : 		Tone value set :n8
2023-11-21 14:40:44 : 		Tone Expected value:"888--888--888--888"
2023-11-21 14:40:46 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:40:50 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:40:55 : 		Tone result:        "888--888--888--888"
2023-11-21 14:40:59 : 		Tone result:        "888--888--888--888"
2023-11-21 14:41:03 : 		Tone result:        "888--888--888--888"
2023-11-21 14:41:08 : 		Tone result:        "888--888--888--888"
2023-11-21 14:41:08 : 		tone test pass "888--888--888--888"
2023-11-21 14:41:54 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 14:41:54 : 		Tone value set :pound
2023-11-21 14:41:54 : 		Tone Expected value:"###--###--###--###"
2023-11-21 14:41:56 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:42:00 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 14:42:04 : 		Tone result:        "###--###--###--###"
2023-11-21 14:42:09 : 		Tone result:        "###--###--###--###"
2023-11-21 14:42:13 : 		Tone result:        "###--###--###--###"
2023-11-21 14:42:17 : 		Tone result:        "###--###--###--###"
2023-11-21 14:42:17 : 		tone test pass "###--###--###--###"
2023-11-21 14:42:41 : Check setup status end 
2023-11-21 14:42:43 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:42:43 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:42:47 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:42:47 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 17
2023-11-21 14:42:50 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:42:50 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:42:53 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:42:53 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 18
2023-11-21 14:42:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:04 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:09 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:14 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:14 : 	TSI Mapping clear
2023-11-21 14:43:14 : ---test end---
2023-11-21 14:43:17 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:43:17 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:43:20 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:43:20 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:43:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:43:23 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:43:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:43:27 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 14:43:33 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:44 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:43:49 : 	TSI Mapping clear
2023-11-21 14:43:49 : ---------Round@     4-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 02:43:49
2023-11-21 14:43:49 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:43:50 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:43:50 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 14:43:51 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 14:44:22 : 	Scan voice ts 
2023-11-21 14:44:22 : 	Scan voice ts:1 enable
2023-11-21 14:44:23 : 	Scan voice ts:2 enable
2023-11-21 14:44:24 : 	Scan voice ts:3 enable
2023-11-21 14:44:25 : 	Scan voice ts:4 enable
2023-11-21 14:44:25 : 	Scan voice ts:5 enable
2023-11-21 14:44:26 : 	Scan voice ts:6 enable
2023-11-21 14:44:27 : 	Scan voice ts:7 enable
2023-11-21 14:44:27 : 	Scan voice ts:8 enable
2023-11-21 14:44:28 : 	Scan voice ts:9 enable
2023-11-21 14:44:28 : 	Scan voice ts:10 enable
2023-11-21 14:44:29 : 	Scan voice ts:11 enable
2023-11-21 14:44:30 : 	Scan voice ts:12 enable
2023-11-21 14:44:30 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 14:44:34 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 14:44:39 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 14:44:43 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:44:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:44:50 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:44:53 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 14:44:56 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:44:57 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 14:44:57 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 14:44:59 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:45:00 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 14:45:00 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 14:45:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:45:03 : DUT 2 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 14:45:03 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 14:45:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 14:45:07 : DUT 1 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 14:45:07 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 14:46:07 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:46:08 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 14:46:08 : Check setup status start 
2023-11-21 14:46:30 : ********* TS:1 *********
2023-11-21 14:46:34 : 	fxopPortStatus ringing=no
2023-11-21 14:46:36 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:47:21 : ********* TS:2 *********
2023-11-21 14:47:26 : 	fxopPortStatus ringing=no
2023-11-21 14:47:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:48:13 : ********* TS:3 *********
2023-11-21 14:48:17 : 	fxopPortStatus ringing=no
2023-11-21 14:48:19 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:49:04 : ********* TS:4 *********
2023-11-21 14:49:09 : 	fxopPortStatus ringing=no
2023-11-21 14:49:11 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:49:56 : ********* TS:5 *********
2023-11-21 14:50:01 : 	fxopPortStatus ringing=no
2023-11-21 14:50:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:50:48 : ********* TS:6 *********
2023-11-21 14:50:53 : 	fxopPortStatus ringing=no
2023-11-21 14:50:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:51:38 : ********* TS:7 *********
2023-11-21 14:51:42 : 	fxopPortStatus ringing=no
2023-11-21 14:51:44 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:52:27 : ********* TS:8 *********
2023-11-21 14:52:32 : 	fxopPortStatus ringing=no
2023-11-21 14:52:33 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:53:18 : ********* TS:9 *********
2023-11-21 14:53:23 : 	fxopPortStatus ringing=no
2023-11-21 14:53:24 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:54:08 : ********* TS:10 *********
2023-11-21 14:54:13 : 	fxopPortStatus ringing=no
2023-11-21 14:54:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:54:59 : ********* TS:11 *********
2023-11-21 14:55:03 : 	fxopPortStatus ringing=no
2023-11-21 14:55:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:55:50 : ********* TS:12 *********
2023-11-21 14:55:55 : 	fxopPortStatus ringing=no
2023-11-21 14:55:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 14:56:42 : ********* TS:1 *********
2023-11-21 14:56:57 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:57:01 : 		Table:bert
2023-11-21 14:57:01 : 		Table:Syn
2023-11-21 14:57:01 : 		Table:Bit error:0
2023-11-21 14:57:01 : 		Table:Time12
2023-11-21 14:57:05 : 		Table:bert
2023-11-21 14:57:05 : 		Table:Sync
2023-11-21 14:57:05 : 		Table:Bit error:0
2023-11-21 14:57:05 : 		Table:Time15
2023-11-21 14:57:05 : 		bert test Pass
2023-11-21 14:57:16 : ********* TS:2 *********
2023-11-21 14:57:33 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:57:37 : 		Table:bert
2023-11-21 14:57:37 : 		Table:Syn
2023-11-21 14:57:37 : 		Table:Bit error:0
2023-11-21 14:57:37 : 		Table:Time9
2023-11-21 14:57:41 : 		Table:bert
2023-11-21 14:57:41 : 		Table:Sync
2023-11-21 14:57:41 : 		Table:Bit error:0
2023-11-21 14:57:41 : 		Table:Time13
2023-11-21 14:57:41 : 		bert test Pass
2023-11-21 14:57:52 : ********* TS:3 *********
2023-11-21 14:58:09 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:58:13 : 		Table:bert
2023-11-21 14:58:13 : 		Table:Syn
2023-11-21 14:58:13 : 		Table:Bit error:0
2023-11-21 14:58:13 : 		Table:Time13
2023-11-21 14:58:17 : 		Table:bert
2023-11-21 14:58:17 : 		Table:Sync
2023-11-21 14:58:17 : 		Table:Bit error:0
2023-11-21 14:58:17 : 		Table:Time13
2023-11-21 14:58:17 : 		bert test Pass
2023-11-21 14:58:28 : ********* TS:4 *********
2023-11-21 14:58:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:58:48 : 		Table:bert
2023-11-21 14:58:48 : 		Table:Syn
2023-11-21 14:58:48 : 		Table:Bit error:0
2023-11-21 14:58:48 : 		Table:Time9
2023-11-21 14:58:51 : 		Table:bert
2023-11-21 14:58:51 : 		Table:Sync
2023-11-21 14:58:51 : 		Table:Bit error:0
2023-11-21 14:58:51 : 		Table:Time13
2023-11-21 14:58:51 : 		bert test Pass
2023-11-21 14:59:03 : ********* TS:5 *********
2023-11-21 14:59:19 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:59:23 : 		Table:bert
2023-11-21 14:59:23 : 		Table:Syn
2023-11-21 14:59:23 : 		Table:Bit error:0
2023-11-21 14:59:23 : 		Table:Time11
2023-11-21 14:59:27 : 		Table:bert
2023-11-21 14:59:27 : 		Table:Sync
2023-11-21 14:59:27 : 		Table:Bit error:0
2023-11-21 14:59:27 : 		Table:Time15
2023-11-21 14:59:27 : 		bert test Pass
2023-11-21 14:59:38 : ********* TS:6 *********
2023-11-21 14:59:54 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 14:59:58 : 		Table:bert
2023-11-21 14:59:58 : 		Table:Syn
2023-11-21 14:59:58 : 		Table:Bit error:0
2023-11-21 14:59:58 : 		Table:Time12
2023-11-21 15:00:02 : 		Table:bert
2023-11-21 15:00:02 : 		Table:Sync
2023-11-21 15:00:02 : 		Table:Bit error:0
2023-11-21 15:00:02 : 		Table:Time15
2023-11-21 15:00:02 : 		bert test Pass
2023-11-21 15:00:13 : ********* TS:7 *********
2023-11-21 15:00:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:00:33 : 		Table:bert
2023-11-21 15:00:33 : 		Table:Syn
2023-11-21 15:00:33 : 		Table:Bit error:0
2023-11-21 15:00:33 : 		Table:Time12
2023-11-21 15:00:37 : 		Table:bert
2023-11-21 15:00:37 : 		Table:Sync
2023-11-21 15:00:37 : 		Table:Bit error:0
2023-11-21 15:00:37 : 		Table:Time16
2023-11-21 15:00:37 : 		bert test Pass
2023-11-21 15:00:48 : ********* TS:8 *********
2023-11-21 15:01:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:01:09 : 		Table:bert
2023-11-21 15:01:09 : 		Table:Syn
2023-11-21 15:01:09 : 		Table:Bit error:0
2023-11-21 15:01:09 : 		Table:Time13
2023-11-21 15:01:13 : 		Table:bert
2023-11-21 15:01:13 : 		Table:Sync
2023-11-21 15:01:13 : 		Table:Bit error:0
2023-11-21 15:01:13 : 		Table:Time16
2023-11-21 15:01:13 : 		bert test Pass
2023-11-21 15:01:25 : ********* TS:9 *********
2023-11-21 15:01:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:01:45 : 		Table:bert
2023-11-21 15:01:45 : 		Table:Syn
2023-11-21 15:01:45 : 		Table:Bit error:0
2023-11-21 15:01:45 : 		Table:Time12
2023-11-21 15:01:50 : 		Table:bert
2023-11-21 15:01:50 : 		Table:Sync
2023-11-21 15:01:50 : 		Table:Bit error:0
2023-11-21 15:01:50 : 		Table:Time16
2023-11-21 15:01:50 : 		bert test Pass
2023-11-21 15:02:01 : ********* TS:10 *********
2023-11-21 15:02:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:02:20 : 		Table:bert
2023-11-21 15:02:20 : 		Table:Syn
2023-11-21 15:02:20 : 		Table:Bit error:0
2023-11-21 15:02:20 : 		Table:Time9
2023-11-21 15:02:24 : 		Table:bert
2023-11-21 15:02:24 : 		Table:Sync
2023-11-21 15:02:24 : 		Table:Bit error:0
2023-11-21 15:02:24 : 		Table:Time13
2023-11-21 15:02:24 : 		bert test Pass
2023-11-21 15:02:35 : ********* TS:11 *********
2023-11-21 15:02:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:02:56 : 		Table:bert
2023-11-21 15:02:56 : 		Table:Syn
2023-11-21 15:02:56 : 		Table:Bit error:0
2023-11-21 15:02:56 : 		Table:Time10
2023-11-21 15:02:59 : 		Table:bert
2023-11-21 15:02:59 : 		Table:Sync
2023-11-21 15:02:59 : 		Table:Bit error:0
2023-11-21 15:02:59 : 		Table:Time14
2023-11-21 15:02:59 : 		bert test Pass
2023-11-21 15:03:11 : ********* TS:12 *********
2023-11-21 15:03:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:03:41 : 		Table:bert
2023-11-21 15:03:41 : 		Table:Syn
2023-11-21 15:03:41 : 		Table:Bit error:0
2023-11-21 15:03:41 : 		Table:Time18
2023-11-21 15:03:45 : 		Table:bert
2023-11-21 15:03:45 : 		Table:Sync
2023-11-21 15:03:45 : 		Table:Bit error:0
2023-11-21 15:03:45 : 		Table:Time22
2023-11-21 15:03:45 : 		bert test Pass
2023-11-21 15:04:17 : Check setup status end 
2023-11-21 15:04:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:04:20 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 15:04:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:04:23 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 15:04:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:04:27 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 15:04:30 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:04:30 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 15:04:37 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:04:43 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:04:48 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:04:54 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:04:54 : 	TSI Mapping clear
2023-11-21 15:04:54 : ---test end---
2023-11-21 15:04:54 : ---------Round@     4-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 03:04:54
2023-11-21 15:04:54 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 15:04:54 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 15:04:55 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 15:04:56 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 15:05:27 : 	Scan voice ts 
2023-11-21 15:05:27 : 	Scan voice ts:1 enable
2023-11-21 15:05:28 : 	Scan voice ts:2 enable
2023-11-21 15:05:29 : 	Scan voice ts:3 enable
2023-11-21 15:05:29 : 	Scan voice ts:4 enable
2023-11-21 15:05:30 : 	Scan voice ts:5 enable
2023-11-21 15:05:30 : 	Scan voice ts:6 enable
2023-11-21 15:05:31 : 	Scan voice ts:7 enable
2023-11-21 15:05:32 : 	Scan voice ts:8 enable
2023-11-21 15:05:32 : 	Scan voice ts:9 enable
2023-11-21 15:05:33 : 	Scan voice ts:10 enable
2023-11-21 15:05:34 : 	Scan voice ts:11 enable
2023-11-21 15:05:34 : 	Scan voice ts:12 enable
2023-11-21 15:05:34 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 15:05:39 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 15:05:45 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 15:05:48 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:05:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:05:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:05:58 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:06:00 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:06:01 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 15:06:01 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 15:06:04 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:06:04 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 15:06:04 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 15:06:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:06:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 15:06:08 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 15:06:10 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:06:11 : DUT 1 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 15:06:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 15:07:12 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 15:07:12 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 15:07:12 : Check setup status start 
2023-11-21 15:07:33 : ********* TS:1 *********
2023-11-21 15:07:38 : 	fxopPortStatus ringing=no
2023-11-21 15:07:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:08:25 : ********* TS:2 *********
2023-11-21 15:08:29 : 	fxopPortStatus ringing=no
2023-11-21 15:08:31 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:09:14 : ********* TS:3 *********
2023-11-21 15:09:18 : 	fxopPortStatus ringing=no
2023-11-21 15:09:20 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:10:06 : ********* TS:4 *********
2023-11-21 15:10:10 : 	fxopPortStatus ringing=no
2023-11-21 15:10:12 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:10:58 : ********* TS:5 *********
2023-11-21 15:11:02 : 	fxopPortStatus ringing=no
2023-11-21 15:11:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:11:50 : ********* TS:6 *********
2023-11-21 15:11:55 : 	fxopPortStatus ringing=no
2023-11-21 15:11:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:12:41 : ********* TS:7 *********
2023-11-21 15:12:46 : 	fxopPortStatus ringing=no
2023-11-21 15:12:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:13:32 : ********* TS:8 *********
2023-11-21 15:13:37 : 	fxopPortStatus ringing=no
2023-11-21 15:13:38 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:14:23 : ********* TS:9 *********
2023-11-21 15:14:28 : 	fxopPortStatus ringing=no
2023-11-21 15:14:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:15:15 : ********* TS:10 *********
2023-11-21 15:15:20 : 	fxopPortStatus ringing=no
2023-11-21 15:15:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:16:07 : ********* TS:11 *********
2023-11-21 15:16:12 : 	fxopPortStatus ringing=no
2023-11-21 15:16:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:16:59 : ********* TS:12 *********
2023-11-21 15:17:04 : 	fxopPortStatus ringing=no
2023-11-21 15:17:06 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:17:51 : ********* TS:1 *********
2023-11-21 15:18:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:18:10 : 		Table:bert
2023-11-21 15:18:10 : 		Table:Syn
2023-11-21 15:18:10 : 		Table:Bit error:0
2023-11-21 15:18:10 : 		Table:Time11
2023-11-21 15:18:14 : 		Table:bert
2023-11-21 15:18:14 : 		Table:Sync
2023-11-21 15:18:14 : 		Table:Bit error:0
2023-11-21 15:18:14 : 		Table:Time15
2023-11-21 15:18:14 : 		bert test Pass
2023-11-21 15:18:26 : ********* TS:2 *********
2023-11-21 15:18:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:18:47 : 		Table:bert
2023-11-21 15:18:47 : 		Table:Syn
2023-11-21 15:18:47 : 		Table:Bit error:0
2023-11-21 15:18:47 : 		Table:Time12
2023-11-21 15:18:51 : 		Table:bert
2023-11-21 15:18:51 : 		Table:Sync
2023-11-21 15:18:51 : 		Table:Bit error:0
2023-11-21 15:18:51 : 		Table:Time16
2023-11-21 15:18:51 : 		bert test Pass
2023-11-21 15:19:02 : ********* TS:3 *********
2023-11-21 15:19:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:19:22 : 		Table:bert
2023-11-21 15:19:22 : 		Table:Syn
2023-11-21 15:19:22 : 		Table:Bit error:0
2023-11-21 15:19:22 : 		Table:Time13
2023-11-21 15:19:26 : 		Table:bert
2023-11-21 15:19:26 : 		Table:Sync
2023-11-21 15:19:26 : 		Table:Bit error:0
2023-11-21 15:19:26 : 		Table:Time16
2023-11-21 15:19:26 : 		bert test Pass
2023-11-21 15:19:38 : ********* TS:4 *********
2023-11-21 15:19:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:19:59 : 		Table:bert
2023-11-21 15:19:59 : 		Table:Syn
2023-11-21 15:19:59 : 		Table:Bit error:0
2023-11-21 15:19:59 : 		Table:Time12
2023-11-21 15:20:04 : 		Table:bert
2023-11-21 15:20:04 : 		Table:Sync
2023-11-21 15:20:04 : 		Table:Bit error:0
2023-11-21 15:20:04 : 		Table:Time16
2023-11-21 15:20:04 : 		bert test Pass
2023-11-21 15:20:15 : ********* TS:5 *********
2023-11-21 15:20:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:20:35 : 		Table:bert
2023-11-21 15:20:35 : 		Table:Syn
2023-11-21 15:20:35 : 		Table:Bit error:0
2023-11-21 15:20:35 : 		Table:Time11
2023-11-21 15:20:39 : 		Table:bert
2023-11-21 15:20:39 : 		Table:Sync
2023-11-21 15:20:39 : 		Table:Bit error:0
2023-11-21 15:20:39 : 		Table:Time15
2023-11-21 15:20:39 : 		bert test Pass
2023-11-21 15:20:50 : ********* TS:6 *********
2023-11-21 15:21:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:21:10 : 		Table:bert
2023-11-21 15:21:10 : 		Table:Syn
2023-11-21 15:21:10 : 		Table:Bit error:0
2023-11-21 15:21:10 : 		Table:Time12
2023-11-21 15:21:14 : 		Table:bert
2023-11-21 15:21:14 : 		Table:Sync
2023-11-21 15:21:14 : 		Table:Bit error:0
2023-11-21 15:21:14 : 		Table:Time16
2023-11-21 15:21:14 : 		bert test Pass
2023-11-21 15:21:25 : ********* TS:7 *********
2023-11-21 15:21:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:21:45 : 		Table:bert
2023-11-21 15:21:45 : 		Table:Syn
2023-11-21 15:21:45 : 		Table:Bit error:0
2023-11-21 15:21:45 : 		Table:Time9
2023-11-21 15:21:49 : 		Table:bert
2023-11-21 15:21:49 : 		Table:Sync
2023-11-21 15:21:49 : 		Table:Bit error:0
2023-11-21 15:21:49 : 		Table:Time13
2023-11-21 15:21:49 : 		bert test Pass
2023-11-21 15:22:00 : ********* TS:8 *********
2023-11-21 15:22:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:22:20 : 		Table:bert
2023-11-21 15:22:20 : 		Table:Syn
2023-11-21 15:22:20 : 		Table:Bit error:0
2023-11-21 15:22:20 : 		Table:Time9
2023-11-21 15:22:24 : 		Table:bert
2023-11-21 15:22:24 : 		Table:Sync
2023-11-21 15:22:24 : 		Table:Bit error:0
2023-11-21 15:22:24 : 		Table:Time13
2023-11-21 15:22:24 : 		bert test Pass
2023-11-21 15:22:35 : ********* TS:9 *********
2023-11-21 15:22:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:22:55 : 		Table:bert
2023-11-21 15:22:55 : 		Table:Syn
2023-11-21 15:22:55 : 		Table:Bit error:0
2023-11-21 15:22:55 : 		Table:Time11
2023-11-21 15:22:59 : 		Table:bert
2023-11-21 15:22:59 : 		Table:Sync
2023-11-21 15:22:59 : 		Table:Bit error:0
2023-11-21 15:22:59 : 		Table:Time15
2023-11-21 15:22:59 : 		bert test Pass
2023-11-21 15:23:10 : ********* TS:10 *********
2023-11-21 15:23:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:23:31 : 		Table:bert
2023-11-21 15:23:31 : 		Table:Syn
2023-11-21 15:23:31 : 		Table:Bit error:0
2023-11-21 15:23:31 : 		Table:Time11
2023-11-21 15:23:35 : 		Table:bert
2023-11-21 15:23:35 : 		Table:Sync
2023-11-21 15:23:35 : 		Table:Bit error:0
2023-11-21 15:23:35 : 		Table:Time15
2023-11-21 15:23:35 : 		bert test Pass
2023-11-21 15:23:46 : ********* TS:11 *********
2023-11-21 15:24:02 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:24:06 : 		Table:bert
2023-11-21 15:24:06 : 		Table:Syn
2023-11-21 15:24:06 : 		Table:Bit error:0
2023-11-21 15:24:06 : 		Table:Time12
2023-11-21 15:24:11 : 		Table:bert
2023-11-21 15:24:11 : 		Table:Sync
2023-11-21 15:24:11 : 		Table:Bit error:0
2023-11-21 15:24:11 : 		Table:Time16
2023-11-21 15:24:11 : 		bert test Pass
2023-11-21 15:24:22 : ********* TS:12 *********
2023-11-21 15:24:38 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:24:43 : 		Table:bert
2023-11-21 15:24:43 : 		Table:Syn
2023-11-21 15:24:43 : 		Table:Bit error:0
2023-11-21 15:24:43 : 		Table:Time12
2023-11-21 15:24:47 : 		Table:bert
2023-11-21 15:24:47 : 		Table:Sync
2023-11-21 15:24:47 : 		Table:Bit error:0
2023-11-21 15:24:47 : 		Table:Time15
2023-11-21 15:24:47 : 		bert test Pass
2023-11-21 15:25:19 : Check setup status end 
2023-11-21 15:25:22 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:25:22 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 15:25:25 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:25:25 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 15:25:29 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:25:29 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 15:25:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:25:32 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 15:25:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:25:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:25:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:25:56 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:25:56 : 	TSI Mapping clear
2023-11-21 15:25:56 : ---test end---
2023-11-21 15:25:56 : ---------Round@     4-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 03:25:56
2023-11-21 15:25:56 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 15:25:57 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 15:25:57 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 15:25:58 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 15:26:29 : 	Scan voice ts 
2023-11-21 15:26:29 : 	Scan voice ts:1 enable
2023-11-21 15:26:30 : 	Scan voice ts:2 enable
2023-11-21 15:26:31 : 	Scan voice ts:3 enable
2023-11-21 15:26:32 : 	Scan voice ts:4 enable
2023-11-21 15:26:32 : 	Scan voice ts:5 enable
2023-11-21 15:26:33 : 	Scan voice ts:6 enable
2023-11-21 15:26:34 : 	Scan voice ts:7 enable
2023-11-21 15:26:34 : 	Scan voice ts:8 enable
2023-11-21 15:26:35 : 	Scan voice ts:9 enable
2023-11-21 15:26:36 : 	Scan voice ts:10 enable
2023-11-21 15:26:36 : 	Scan voice ts:11 enable
2023-11-21 15:26:37 : 	Scan voice ts:12 enable
2023-11-21 15:26:37 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 15:26:42 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 15:26:47 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 15:26:50 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:26:54 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:26:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:27:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:27:03 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:27:04 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 15:27:04 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 15:27:06 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:27:07 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 15:27:07 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 15:27:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:27:11 : DUT 2 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 15:27:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 15:27:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:27:15 : DUT 1 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 15:27:15 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 15:28:15 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 15:28:16 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 15:28:16 : Check setup status start 
2023-11-21 15:28:38 : ********* TS:1 *********
2023-11-21 15:28:42 : 	fxopPortStatus ringing=no
2023-11-21 15:28:44 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:29:30 : ********* TS:2 *********
2023-11-21 15:29:35 : 	fxopPortStatus ringing=no
2023-11-21 15:29:37 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:30:24 : ********* TS:3 *********
2023-11-21 15:30:29 : 	fxopPortStatus ringing=no
2023-11-21 15:30:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:31:15 : ********* TS:4 *********
2023-11-21 15:31:20 : 	fxopPortStatus ringing=no
2023-11-21 15:31:21 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:32:07 : ********* TS:5 *********
2023-11-21 15:32:12 : 	fxopPortStatus ringing=no
2023-11-21 15:32:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:32:59 : ********* TS:6 *********
2023-11-21 15:33:04 : 	fxopPortStatus ringing=no
2023-11-21 15:33:06 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:33:51 : ********* TS:7 *********
2023-11-21 15:33:56 : 	fxopPortStatus ringing=no
2023-11-21 15:33:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:34:43 : ********* TS:8 *********
2023-11-21 15:34:48 : 	fxopPortStatus ringing=no
2023-11-21 15:34:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:35:36 : ********* TS:9 *********
2023-11-21 15:35:41 : 	fxopPortStatus ringing=no
2023-11-21 15:35:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:36:28 : ********* TS:10 *********
2023-11-21 15:36:33 : 	fxopPortStatus ringing=no
2023-11-21 15:36:35 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:37:21 : ********* TS:11 *********
2023-11-21 15:37:26 : 	fxopPortStatus ringing=no
2023-11-21 15:37:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:38:13 : ********* TS:12 *********
2023-11-21 15:38:18 : 	fxopPortStatus ringing=no
2023-11-21 15:38:20 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:39:08 : ********* TS:1 *********
2023-11-21 15:39:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:39:28 : 		Table:bert
2023-11-21 15:39:28 : 		Table:Syn
2023-11-21 15:39:28 : 		Table:Bit error:0
2023-11-21 15:39:28 : 		Table:Time9
2023-11-21 15:39:32 : 		Table:bert
2023-11-21 15:39:32 : 		Table:Sync
2023-11-21 15:39:32 : 		Table:Bit error:0
2023-11-21 15:39:32 : 		Table:Time16
2023-11-21 15:39:32 : 		bert test Pass
2023-11-21 15:39:43 : ********* TS:2 *********
2023-11-21 15:39:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:40:04 : 		Table:bert
2023-11-21 15:40:04 : 		Table:Syn
2023-11-21 15:40:04 : 		Table:Bit error:0
2023-11-21 15:40:04 : 		Table:Time9
2023-11-21 15:40:08 : 		Table:bert
2023-11-21 15:40:08 : 		Table:Sync
2023-11-21 15:40:08 : 		Table:Bit error:0
2023-11-21 15:40:08 : 		Table:Time13
2023-11-21 15:40:08 : 		bert test Pass
2023-11-21 15:40:19 : ********* TS:3 *********
2023-11-21 15:40:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:40:39 : 		Table:bert
2023-11-21 15:40:39 : 		Table:Syn
2023-11-21 15:40:39 : 		Table:Bit error:0
2023-11-21 15:40:39 : 		Table:Time10
2023-11-21 15:40:44 : 		Table:bert
2023-11-21 15:40:44 : 		Table:Sync
2023-11-21 15:40:44 : 		Table:Bit error:0
2023-11-21 15:40:44 : 		Table:Time14
2023-11-21 15:40:44 : 		bert test Pass
2023-11-21 15:40:55 : ********* TS:4 *********
2023-11-21 15:41:11 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:41:15 : 		Table:bert
2023-11-21 15:41:15 : 		Table:Syn
2023-11-21 15:41:15 : 		Table:Bit error:0
2023-11-21 15:41:15 : 		Table:Time9
2023-11-21 15:41:19 : 		Table:bert
2023-11-21 15:41:19 : 		Table:Sync
2023-11-21 15:41:19 : 		Table:Bit error:0
2023-11-21 15:41:19 : 		Table:Time13
2023-11-21 15:41:19 : 		bert test Pass
2023-11-21 15:41:30 : ********* TS:5 *********
2023-11-21 15:41:47 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:41:51 : 		Table:bert
2023-11-21 15:41:51 : 		Table:Syn
2023-11-21 15:41:51 : 		Table:Bit error:0
2023-11-21 15:41:51 : 		Table:Time10
2023-11-21 15:41:55 : 		Table:bert
2023-11-21 15:41:55 : 		Table:Sync
2023-11-21 15:41:55 : 		Table:Bit error:0
2023-11-21 15:41:55 : 		Table:Time14
2023-11-21 15:41:55 : 		bert test Pass
2023-11-21 15:42:06 : ********* TS:6 *********
2023-11-21 15:42:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:42:26 : 		Table:bert
2023-11-21 15:42:26 : 		Table:Syn
2023-11-21 15:42:26 : 		Table:Bit error:0
2023-11-21 15:42:26 : 		Table:Time10
2023-11-21 15:42:31 : 		Table:bert
2023-11-21 15:42:31 : 		Table:Sync
2023-11-21 15:42:31 : 		Table:Bit error:0
2023-11-21 15:42:31 : 		Table:Time14
2023-11-21 15:42:31 : 		bert test Pass
2023-11-21 15:42:42 : ********* TS:7 *********
2023-11-21 15:42:58 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:43:02 : 		Table:bert
2023-11-21 15:43:02 : 		Table:Syn
2023-11-21 15:43:02 : 		Table:Bit error:0
2023-11-21 15:43:02 : 		Table:Time10
2023-11-21 15:43:06 : 		Table:bert
2023-11-21 15:43:06 : 		Table:Sync
2023-11-21 15:43:06 : 		Table:Bit error:0
2023-11-21 15:43:06 : 		Table:Time14
2023-11-21 15:43:06 : 		bert test Pass
2023-11-21 15:43:17 : ********* TS:8 *********
2023-11-21 15:43:34 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:43:38 : 		Table:bert
2023-11-21 15:43:38 : 		Table:Syn
2023-11-21 15:43:38 : 		Table:Bit error:0
2023-11-21 15:43:38 : 		Table:Time11
2023-11-21 15:43:43 : 		Table:bert
2023-11-21 15:43:43 : 		Table:Sync
2023-11-21 15:43:43 : 		Table:Bit error:0
2023-11-21 15:43:43 : 		Table:Time14
2023-11-21 15:43:43 : 		bert test Pass
2023-11-21 15:43:54 : ********* TS:9 *********
2023-11-21 15:44:11 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:44:15 : 		Table:bert
2023-11-21 15:44:15 : 		Table:Syn
2023-11-21 15:44:15 : 		Table:Bit error:0
2023-11-21 15:44:15 : 		Table:Time10
2023-11-21 15:44:19 : 		Table:bert
2023-11-21 15:44:19 : 		Table:Sync
2023-11-21 15:44:19 : 		Table:Bit error:0
2023-11-21 15:44:19 : 		Table:Time14
2023-11-21 15:44:19 : 		bert test Pass
2023-11-21 15:44:31 : ********* TS:10 *********
2023-11-21 15:44:47 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:44:51 : 		Table:bert
2023-11-21 15:44:51 : 		Table:Syn
2023-11-21 15:44:51 : 		Table:Bit error:0
2023-11-21 15:44:51 : 		Table:Time10
2023-11-21 15:44:56 : 		Table:bert
2023-11-21 15:44:56 : 		Table:Sync
2023-11-21 15:44:56 : 		Table:Bit error:0
2023-11-21 15:44:56 : 		Table:Time14
2023-11-21 15:44:56 : 		bert test Pass
2023-11-21 15:45:07 : ********* TS:11 *********
2023-11-21 15:45:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:45:28 : 		Table:bert
2023-11-21 15:45:28 : 		Table:Syn
2023-11-21 15:45:28 : 		Table:Bit error:0
2023-11-21 15:45:28 : 		Table:Time12
2023-11-21 15:45:33 : 		Table:bert
2023-11-21 15:45:33 : 		Table:Sync
2023-11-21 15:45:33 : 		Table:Bit error:0
2023-11-21 15:45:33 : 		Table:Time16
2023-11-21 15:45:33 : 		bert test Pass
2023-11-21 15:45:44 : ********* TS:12 *********
2023-11-21 15:46:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 15:46:05 : 		Table:bert
2023-11-21 15:46:05 : 		Table:Syn
2023-11-21 15:46:05 : 		Table:Bit error:0
2023-11-21 15:46:05 : 		Table:Time12
2023-11-21 15:46:09 : 		Table:bert
2023-11-21 15:46:09 : 		Table:Sync
2023-11-21 15:46:09 : 		Table:Bit error:0
2023-11-21 15:46:09 : 		Table:Time16
2023-11-21 15:46:09 : 		bert test Pass
2023-11-21 15:46:44 : Check setup status end 
2023-11-21 15:46:47 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:46:47 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 15:46:51 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:46:51 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 15:46:55 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:46:55 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 15:46:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:46:59 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 15:47:06 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:47:12 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:47:18 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:47:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:47:25 : 	TSI Mapping clear
2023-11-21 15:47:25 : ---test end---
2023-11-21 15:47:25 : ---------Round@     4-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 03:47:25
2023-11-21 15:47:25 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 15:47:26 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 15:47:27 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 15:47:27 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 15:47:58 : 	Scan voice ts 
2023-11-21 15:47:59 : 	Scan voice ts:1 enable
2023-11-21 15:47:59 : 	Scan voice ts:2 enable
2023-11-21 15:48:00 : 	Scan voice ts:3 enable
2023-11-21 15:48:00 : 	Scan voice ts:4 enable
2023-11-21 15:48:01 : 	Scan voice ts:5 enable
2023-11-21 15:48:02 : 	Scan voice ts:6 enable
2023-11-21 15:48:02 : 	Scan voice ts:7 enable
2023-11-21 15:48:03 : 	Scan voice ts:8 enable
2023-11-21 15:48:04 : 	Scan voice ts:9 enable
2023-11-21 15:48:04 : 	Scan voice ts:10 enable
2023-11-21 15:48:05 : 	Scan voice ts:11 enable
2023-11-21 15:48:06 : 	Scan voice ts:12 enable
2023-11-21 15:48:06 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 15:48:11 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 15:48:17 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 15:48:21 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:48:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:48:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:48:34 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 48	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 15:48:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:48:37 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 15:48:37 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 15:48:40 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:48:41 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:25940
2023-11-21 15:48:41 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 15:48:44 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:48:45 : DUT 2 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 15:48:45 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 15:48:48 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 15:48:49 : DUT 1 (AM3440_CCPA_pw_connect) bid:48 connect to ecid:25941
2023-11-21 15:48:49 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 15:49:50 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 15:49:50 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 15:49:50 : Check setup status start 
2023-11-21 15:50:13 : ********* TS:1 *********
2023-11-21 15:50:18 : 	fxopPortStatus ringing=no
2023-11-21 15:50:20 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:51:09 : ********* TS:2 *********
2023-11-21 15:51:14 : 	fxopPortStatus ringing=no
2023-11-21 15:51:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:52:02 : ********* TS:3 *********
2023-11-21 15:52:08 : 	fxopPortStatus ringing=no
2023-11-21 15:52:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:52:58 : ********* TS:4 *********
2023-11-21 15:53:03 : 	fxopPortStatus ringing=no
2023-11-21 15:53:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:53:55 : ********* TS:5 *********
2023-11-21 15:54:00 : 	fxopPortStatus ringing=no
2023-11-21 15:54:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:54:50 : ********* TS:6 *********
2023-11-21 15:54:55 : 	fxopPortStatus ringing=no
2023-11-21 15:54:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:55:47 : ********* TS:7 *********
2023-11-21 15:55:52 : 	fxopPortStatus ringing=no
2023-11-21 15:55:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:56:44 : ********* TS:8 *********
2023-11-21 15:56:49 : 	fxopPortStatus ringing=no
2023-11-21 15:56:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:57:41 : ********* TS:9 *********
2023-11-21 15:57:46 : 	fxopPortStatus ringing=no
2023-11-21 15:57:47 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:58:38 : ********* TS:10 *********
2023-11-21 15:58:43 : 	fxopPortStatus ringing=no
2023-11-21 15:58:45 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 15:59:34 : ********* TS:11 *********
2023-11-21 15:59:39 : 	fxopPortStatus ringing=no
2023-11-21 15:59:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:00:29 : ********* TS:12 *********
2023-11-21 16:00:34 : 	fxopPortStatus ringing=no
2023-11-21 16:00:36 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:01:29 : ********* TS:1 *********
2023-11-21 16:01:47 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:01:52 : 		Table:bert
2023-11-21 16:01:52 : 		Table:Syn
2023-11-21 16:01:52 : 		Table:Bit error:0
2023-11-21 16:01:52 : 		Table:Time11
2023-11-21 16:01:55 : 		Table:bert
2023-11-21 16:01:55 : 		Table:Sync
2023-11-21 16:01:55 : 		Table:Bit error:0
2023-11-21 16:01:55 : 		Table:Time15
2023-11-21 16:01:55 : 		bert test Pass
2023-11-21 16:02:07 : ********* TS:2 *********
2023-11-21 16:02:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:02:28 : 		Table:bert
2023-11-21 16:02:28 : 		Table:Syn
2023-11-21 16:02:28 : 		Table:Bit error:0
2023-11-21 16:02:28 : 		Table:Time10
2023-11-21 16:02:32 : 		Table:bert
2023-11-21 16:02:32 : 		Table:Sync
2023-11-21 16:02:32 : 		Table:Bit error:0
2023-11-21 16:02:32 : 		Table:Time14
2023-11-21 16:02:32 : 		bert test Pass
2023-11-21 16:02:44 : ********* TS:3 *********
2023-11-21 16:03:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:03:05 : 		Table:bert
2023-11-21 16:03:05 : 		Table:Syn
2023-11-21 16:03:05 : 		Table:Bit error:0
2023-11-21 16:03:05 : 		Table:Time12
2023-11-21 16:03:09 : 		Table:bert
2023-11-21 16:03:09 : 		Table:Sync
2023-11-21 16:03:09 : 		Table:Bit error:0
2023-11-21 16:03:09 : 		Table:Time12
2023-11-21 16:03:09 : 		bert test Pass
2023-11-21 16:03:20 : ********* TS:4 *********
2023-11-21 16:03:36 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:03:40 : 		Table:bert
2023-11-21 16:03:40 : 		Table:Syn
2023-11-21 16:03:40 : 		Table:Bit error:0
2023-11-21 16:03:40 : 		Table:Time9
2023-11-21 16:03:44 : 		Table:bert
2023-11-21 16:03:44 : 		Table:Sync
2023-11-21 16:03:44 : 		Table:Bit error:0
2023-11-21 16:03:44 : 		Table:Time13
2023-11-21 16:03:45 : 		bert test Pass
2023-11-21 16:03:56 : ********* TS:5 *********
2023-11-21 16:04:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:04:16 : 		Table:bert
2023-11-21 16:04:16 : 		Table:Syn
2023-11-21 16:04:16 : 		Table:Bit error:0
2023-11-21 16:04:16 : 		Table:Time9
2023-11-21 16:04:20 : 		Table:bert
2023-11-21 16:04:20 : 		Table:Sync
2023-11-21 16:04:20 : 		Table:Bit error:0
2023-11-21 16:04:20 : 		Table:Time13
2023-11-21 16:04:20 : 		bert test Pass
2023-11-21 16:04:32 : ********* TS:6 *********
2023-11-21 16:04:48 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:04:52 : 		Table:bert
2023-11-21 16:04:52 : 		Table:Syn
2023-11-21 16:04:52 : 		Table:Bit error:0
2023-11-21 16:04:52 : 		Table:Time9
2023-11-21 16:04:56 : 		Table:bert
2023-11-21 16:04:56 : 		Table:Sync
2023-11-21 16:04:56 : 		Table:Bit error:0
2023-11-21 16:04:56 : 		Table:Time13
2023-11-21 16:04:56 : 		bert test Pass
2023-11-21 16:05:07 : ********* TS:7 *********
2023-11-21 16:05:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:05:28 : 		Table:bert
2023-11-21 16:05:28 : 		Table:Syn
2023-11-21 16:05:28 : 		Table:Bit error:0
2023-11-21 16:05:28 : 		Table:Time10
2023-11-21 16:05:33 : 		Table:bert
2023-11-21 16:05:33 : 		Table:Sync
2023-11-21 16:05:33 : 		Table:Bit error:0
2023-11-21 16:05:33 : 		Table:Time17
2023-11-21 16:05:33 : 		bert test Pass
2023-11-21 16:05:44 : ********* TS:8 *********
2023-11-21 16:06:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:06:05 : 		Table:bert
2023-11-21 16:06:05 : 		Table:Syn
2023-11-21 16:06:05 : 		Table:Bit error:0
2023-11-21 16:06:05 : 		Table:Time12
2023-11-21 16:06:10 : 		Table:bert
2023-11-21 16:06:10 : 		Table:Sync
2023-11-21 16:06:10 : 		Table:Bit error:0
2023-11-21 16:06:10 : 		Table:Time16
2023-11-21 16:06:10 : 		bert test Pass
2023-11-21 16:06:21 : ********* TS:9 *********
2023-11-21 16:06:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:06:42 : 		Table:bert
2023-11-21 16:06:42 : 		Table:Syn
2023-11-21 16:06:42 : 		Table:Bit error:0
2023-11-21 16:06:42 : 		Table:Time12
2023-11-21 16:06:46 : 		Table:bert
2023-11-21 16:06:46 : 		Table:Sync
2023-11-21 16:06:46 : 		Table:Bit error:0
2023-11-21 16:06:46 : 		Table:Time15
2023-11-21 16:06:46 : 		bert test Pass
2023-11-21 16:06:57 : ********* TS:10 *********
2023-11-21 16:07:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:07:18 : 		Table:bert
2023-11-21 16:07:18 : 		Table:Syn
2023-11-21 16:07:18 : 		Table:Bit error:0
2023-11-21 16:07:18 : 		Table:Time11
2023-11-21 16:07:22 : 		Table:bert
2023-11-21 16:07:22 : 		Table:Sync
2023-11-21 16:07:22 : 		Table:Bit error:0
2023-11-21 16:07:22 : 		Table:Time15
2023-11-21 16:07:22 : 		bert test Pass
2023-11-21 16:07:33 : ********* TS:11 *********
2023-11-21 16:07:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:07:53 : 		Table:bert
2023-11-21 16:07:53 : 		Table:Syn
2023-11-21 16:07:53 : 		Table:Bit error:0
2023-11-21 16:07:53 : 		Table:Time12
2023-11-21 16:07:57 : 		Table:bert
2023-11-21 16:07:57 : 		Table:Sync
2023-11-21 16:07:57 : 		Table:Bit error:0
2023-11-21 16:07:57 : 		Table:Time16
2023-11-21 16:07:57 : 		bert test Pass
2023-11-21 16:08:09 : ********* TS:12 *********
2023-11-21 16:08:25 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:08:30 : 		Table:bert
2023-11-21 16:08:30 : 		Table:Syn
2023-11-21 16:08:30 : 		Table:Bit error:0
2023-11-21 16:08:30 : 		Table:Time12
2023-11-21 16:08:34 : 		Table:bert
2023-11-21 16:08:34 : 		Table:Sync
2023-11-21 16:08:34 : 		Table:Bit error:0
2023-11-21 16:08:34 : 		Table:Time16
2023-11-21 16:08:34 : 		bert test Pass
2023-11-21 16:09:11 : Check setup status end 
2023-11-21 16:09:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:09:14 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 16:09:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:09:17 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-21 16:09:22 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:09:22 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 16:09:26 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:09:26 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 48
2023-11-21 16:09:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:09:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:09:44 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:09:50 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:09:50 : 	TSI Mapping clear
2023-11-21 16:09:50 : ---test end---
2023-11-21 16:09:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:09:54 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:09:58 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:09:58 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:10:03 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:10:03 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:10:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:10:07 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:10:13 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:10:19 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:10:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:10:31 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:10:31 : 	TSI Mapping clear
2023-11-21 16:10:31 : ---------Round@     5-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 04:10:31
2023-11-21 16:10:31 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:10:32 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:10:33 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:10:34 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:11:05 : 	Scan voice ts 
2023-11-21 16:11:05 : 	Scan voice ts:1 enable
2023-11-21 16:11:06 : 	Scan voice ts:2 enable
2023-11-21 16:11:07 : 	Scan voice ts:3 enable
2023-11-21 16:11:07 : 	Scan voice ts:4 enable
2023-11-21 16:11:08 : 	Scan voice ts:5 enable
2023-11-21 16:11:09 : 	Scan voice ts:6 enable
2023-11-21 16:11:10 : 	Scan voice ts:7 enable
2023-11-21 16:11:10 : 	Scan voice ts:8 enable
2023-11-21 16:11:11 : 	Scan voice ts:9 enable
2023-11-21 16:11:12 : 	Scan voice ts:10 enable
2023-11-21 16:11:13 : 	Scan voice ts:11 enable
2023-11-21 16:11:14 : 	Scan voice ts:12 enable
2023-11-21 16:11:14 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 16:11:19 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 16:11:25 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 16:11:28 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:11:33 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:11:36 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:11:41 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:11:44 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:11:45 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:11:45 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:11:48 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:11:49 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:11:49 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:11:52 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:11:53 : DUT 2 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:11:53 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:11:56 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:11:57 : DUT 1 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:11:57 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:12:58 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:12:59 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:12:59 : Check setup status start 
2023-11-21 16:13:24 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:13:24 : 		Tone value set :D
2023-11-21 16:13:25 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 16:13:27 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:13:31 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:13:36 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:13:40 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:13:45 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:13:49 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:13:49 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 16:14:41 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:14:41 : 		Tone value set :n4
2023-11-21 16:14:42 : 		Tone Expected value:"444--444--444--444"
2023-11-21 16:14:43 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:14:47 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:14:52 : 		Tone result:        "444--444--444--444"
2023-11-21 16:14:56 : 		Tone result:        "444--444--444--444"
2023-11-21 16:15:01 : 		Tone result:        "444--444--444--444"
2023-11-21 16:15:05 : 		Tone result:        "444--444--444--444"
2023-11-21 16:15:05 : 		tone test pass "444--444--444--444"
2023-11-21 16:15:56 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:15:56 : 		Tone value set :n8
2023-11-21 16:15:57 : 		Tone Expected value:"888--888--888--888"
2023-11-21 16:15:59 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:16:03 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:16:07 : 		Tone result:        "888--888--888--888"
2023-11-21 16:16:12 : 		Tone result:        "888--888--888--888"
2023-11-21 16:16:17 : 		Tone result:        "888--888--888--888"
2023-11-21 16:16:21 : 		Tone result:        "888--888--888--888"
2023-11-21 16:16:21 : 		tone test pass "888--888--888--888"
2023-11-21 16:17:12 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:17:12 : 		Tone value set :pound
2023-11-21 16:17:12 : 		Tone Expected value:"###--###--###--###"
2023-11-21 16:17:14 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:17:18 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:17:23 : 		Tone result:        "###--###--###--###"
2023-11-21 16:17:27 : 		Tone result:        "###--###--###--###"
2023-11-21 16:17:31 : 		Tone result:        "###--###--###--###"
2023-11-21 16:17:36 : 		Tone result:        "###--###--###--###"
2023-11-21 16:17:36 : 		tone test pass "###--###--###--###"
2023-11-21 16:18:02 : Check setup status end 
2023-11-21 16:18:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:18:06 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:18:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:18:09 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:18:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:18:13 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:18:17 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:18:17 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:18:25 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:18:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:18:37 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:18:44 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:18:44 : 	TSI Mapping clear
2023-11-21 16:18:44 : ---test end---
2023-11-21 16:18:44 : ---------Round@     5-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 04:18:44
2023-11-21 16:18:44 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:18:45 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:18:46 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:18:47 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:19:17 : 	Scan voice ts 
2023-11-21 16:19:18 : 	Scan voice ts:1 enable
2023-11-21 16:19:19 : 	Scan voice ts:2 enable
2023-11-21 16:19:19 : 	Scan voice ts:3 enable
2023-11-21 16:19:20 : 	Scan voice ts:4 enable
2023-11-21 16:19:21 : 	Scan voice ts:5 enable
2023-11-21 16:19:22 : 	Scan voice ts:6 enable
2023-11-21 16:19:23 : 	Scan voice ts:7 enable
2023-11-21 16:19:24 : 	Scan voice ts:8 enable
2023-11-21 16:19:24 : 	Scan voice ts:9 enable
2023-11-21 16:19:25 : 	Scan voice ts:10 enable
2023-11-21 16:19:26 : 	Scan voice ts:11 enable
2023-11-21 16:19:27 : 	Scan voice ts:12 enable
2023-11-21 16:19:27 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 16:19:32 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 16:19:38 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 16:19:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:19:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:19:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:19:55 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:19:58 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:19:59 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:19:59 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:20:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:20:04 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:20:04 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:20:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:20:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:20:08 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:20:11 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:20:12 : DUT 1 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:20:12 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:21:13 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:21:14 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:21:14 : Check setup status start 
2023-11-21 16:21:38 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:21:38 : 		Tone value set :D
2023-11-21 16:21:39 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 16:21:41 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:21:45 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:21:50 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:21:55 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:21:59 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:22:04 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:22:04 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 16:22:55 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:22:55 : 		Tone value set :n4
2023-11-21 16:22:56 : 		Tone Expected value:"444--444--444--444"
2023-11-21 16:22:57 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:23:02 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:23:07 : 		Tone result:        "444--444--444--444"
2023-11-21 16:23:11 : 		Tone result:        "444--444--444--444"
2023-11-21 16:23:17 : 		Tone result:        "444--444--444--444"
2023-11-21 16:23:21 : 		Tone result:        "444--444--444--444"
2023-11-21 16:23:21 : 		tone test pass "444--444--444--444"
2023-11-21 16:24:13 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:24:13 : 		Tone value set :n8
2023-11-21 16:24:14 : 		Tone Expected value:"888--888--888--888"
2023-11-21 16:24:16 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:24:20 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:24:25 : 		Tone result:        "888--888--888--888"
2023-11-21 16:24:29 : 		Tone result:        "888--888--888--888"
2023-11-21 16:24:33 : 		Tone result:        "888--888--888--888"
2023-11-21 16:24:38 : 		Tone result:        "888--888--888--888"
2023-11-21 16:24:38 : 		tone test pass "888--888--888--888"
2023-11-21 16:25:28 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:25:28 : 		Tone value set :pound
2023-11-21 16:25:29 : 		Tone Expected value:"###--###--###--###"
2023-11-21 16:25:31 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:25:35 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:25:40 : 		Tone result:        "###--###--###--###"
2023-11-21 16:25:44 : 		Tone result:        "###--###--###--###"
2023-11-21 16:25:49 : 		Tone result:        "###--###--###--###"
2023-11-21 16:25:53 : 		Tone result:        "###--###--###--###"
2023-11-21 16:25:53 : 		tone test pass "###--###--###--###"
2023-11-21 16:26:17 : Check setup status end 
2023-11-21 16:26:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:26:20 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:26:24 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:26:24 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:26:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:26:27 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:26:31 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:26:31 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:26:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:26:46 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:26:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:26:58 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:26:58 : 	TSI Mapping clear
2023-11-21 16:26:58 : ---test end---
2023-11-21 16:26:58 : ---------Round@     5-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 04:26:58
2023-11-21 16:26:58 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:26:59 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:27:00 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:27:01 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:27:32 : 	Scan voice ts 
2023-11-21 16:27:33 : 	Scan voice ts:1 enable
2023-11-21 16:27:33 : 	Scan voice ts:2 enable
2023-11-21 16:27:34 : 	Scan voice ts:3 enable
2023-11-21 16:27:35 : 	Scan voice ts:4 enable
2023-11-21 16:27:36 : 	Scan voice ts:5 enable
2023-11-21 16:27:36 : 	Scan voice ts:6 enable
2023-11-21 16:27:37 : 	Scan voice ts:7 enable
2023-11-21 16:27:38 : 	Scan voice ts:8 enable
2023-11-21 16:27:39 : 	Scan voice ts:9 enable
2023-11-21 16:27:40 : 	Scan voice ts:10 enable
2023-11-21 16:27:41 : 	Scan voice ts:11 enable
2023-11-21 16:27:42 : 	Scan voice ts:12 enable
2023-11-21 16:27:42 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 16:27:47 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 16:27:53 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 16:27:57 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:28:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:28:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:28:10 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:28:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:28:14 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:28:14 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:28:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:28:18 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:28:18 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:28:22 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:28:22 : DUT 2 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:28:22 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:28:26 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:28:27 : DUT 1 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:28:27 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:29:27 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:29:28 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:29:28 : Check setup status start 
2023-11-21 16:29:54 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:29:54 : 		Tone value set :D
2023-11-21 16:29:55 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 16:29:56 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:30:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:30:05 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:30:10 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:30:14 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:30:19 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:30:19 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 16:31:10 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:31:10 : 		Tone value set :n4
2023-11-21 16:31:11 : 		Tone Expected value:"444--444--444--444"
2023-11-21 16:31:12 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:31:17 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:31:21 : 		Tone result:        "444--444--444--444"
2023-11-21 16:31:26 : 		Tone result:        "444--444--444--444"
2023-11-21 16:31:31 : 		Tone result:        "444--444--444--444"
2023-11-21 16:31:35 : 		Tone result:        "444--444--444--444"
2023-11-21 16:31:35 : 		tone test pass "444--444--444--444"
2023-11-21 16:32:26 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:32:26 : 		Tone value set :n8
2023-11-21 16:32:27 : 		Tone Expected value:"888--888--888--888"
2023-11-21 16:32:28 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:32:33 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:32:38 : 		Tone result:        "888--888--888--888"
2023-11-21 16:32:42 : 		Tone result:        "888--888--888--888"
2023-11-21 16:32:47 : 		Tone result:        "888--888--888--888"
2023-11-21 16:32:51 : 		Tone result:        "888--888--888--888"
2023-11-21 16:32:51 : 		tone test pass "888--888--888--888"
2023-11-21 16:33:42 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:33:42 : 		Tone value set :pound
2023-11-21 16:33:42 : 		Tone Expected value:"###--###--###--###"
2023-11-21 16:33:44 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:33:48 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:33:53 : 		Tone result:        "###--###--###--###"
2023-11-21 16:33:58 : 		Tone result:        "###--###--###--###"
2023-11-21 16:34:02 : 		Tone result:        "###--###--###--###"
2023-11-21 16:34:07 : 		Tone result:        "###--###--###--###"
2023-11-21 16:34:07 : 		tone test pass "###--###--###--###"
2023-11-21 16:34:32 : Check setup status end 
2023-11-21 16:34:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:34:36 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:34:39 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:34:39 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:34:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:34:42 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:34:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:34:46 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:34:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:34:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:35:05 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:35:11 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:35:11 : 	TSI Mapping clear
2023-11-21 16:35:11 : ---test end---
2023-11-21 16:35:11 : ---------Round@     5-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 04:35:11
2023-11-21 16:35:11 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:35:12 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:35:12 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:35:13 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:35:44 : 	Scan voice ts 
2023-11-21 16:35:45 : 	Scan voice ts:1 enable
2023-11-21 16:35:46 : 	Scan voice ts:2 enable
2023-11-21 16:35:47 : 	Scan voice ts:3 enable
2023-11-21 16:35:48 : 	Scan voice ts:4 enable
2023-11-21 16:35:48 : 	Scan voice ts:5 enable
2023-11-21 16:35:49 : 	Scan voice ts:6 enable
2023-11-21 16:35:50 : 	Scan voice ts:7 enable
2023-11-21 16:35:51 : 	Scan voice ts:8 enable
2023-11-21 16:35:52 : 	Scan voice ts:9 enable
2023-11-21 16:35:52 : 	Scan voice ts:10 enable
2023-11-21 16:35:53 : 	Scan voice ts:11 enable
2023-11-21 16:35:54 : 	Scan voice ts:12 enable
2023-11-21 16:35:54 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 16:36:00 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 16:36:05 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 16:36:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:36:14 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:36:18 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:36:22 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 41	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:36:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:36:26 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:36:26 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:36:28 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:36:29 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:43966
2023-11-21 16:36:29 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:36:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:36:34 : DUT 2 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:36:34 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 16:36:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:36:38 : DUT 1 (AM3440_CCPA_pw_connect) bid:41 connect to ecid:43967
2023-11-21 16:36:38 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 16:37:39 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:37:40 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:37:40 : Check setup status start 
2023-11-21 16:38:04 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:38:04 : 		Tone value set :D
2023-11-21 16:38:05 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 16:38:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:38:11 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:38:15 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:38:20 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:38:25 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:38:29 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 16:38:29 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 16:39:18 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:39:18 : 		Tone value set :n4
2023-11-21 16:39:19 : 		Tone Expected value:"444--444--444--444"
2023-11-21 16:39:20 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:39:24 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:39:29 : 		Tone result:        "444--444--444--444"
2023-11-21 16:39:33 : 		Tone result:        "444--444--444--444"
2023-11-21 16:39:37 : 		Tone result:        "444--444--444--444"
2023-11-21 16:39:42 : 		Tone result:        "444--444--444--444"
2023-11-21 16:39:42 : 		tone test pass "444--444--444--444"
2023-11-21 16:40:30 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:40:30 : 		Tone value set :n8
2023-11-21 16:40:31 : 		Tone Expected value:"888--888--888--888"
2023-11-21 16:40:32 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:40:37 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:40:41 : 		Tone result:        "888--888--888--888"
2023-11-21 16:40:45 : 		Tone result:        "888--888--888--888"
2023-11-21 16:40:50 : 		Tone result:        "888--888--888--888"
2023-11-21 16:40:55 : 		Tone result:        "888--888--888--888"
2023-11-21 16:40:55 : 		tone test pass "888--888--888--888"
2023-11-21 16:41:45 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 16:41:45 : 		Tone value set :pound
2023-11-21 16:41:46 : 		Tone Expected value:"###--###--###--###"
2023-11-21 16:41:47 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:41:52 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 16:41:56 : 		Tone result:        "###--###--###--###"
2023-11-21 16:42:01 : 		Tone result:        "###--###--###--###"
2023-11-21 16:42:05 : 		Tone result:        "###--###--###--###"
2023-11-21 16:42:10 : 		Tone result:        "###--###--###--###"
2023-11-21 16:42:10 : 		tone test pass "###--###--###--###"
2023-11-21 16:42:34 : Check setup status end 
2023-11-21 16:42:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:42:36 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:42:40 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:42:40 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 16:42:44 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:42:44 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:42:47 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:42:47 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 41
2023-11-21 16:42:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:42:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:43:05 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:43:11 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:43:11 : 	TSI Mapping clear
2023-11-21 16:43:11 : ---test end---
2023-11-21 16:43:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:43:14 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:43:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:43:18 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:43:22 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:43:22 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:43:25 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:43:25 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 16:43:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:43:37 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:43:42 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:43:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:43:49 : 	TSI Mapping clear
2023-11-21 16:43:49 : ---------Round@     6-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 04:43:49
2023-11-21 16:43:49 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:43:49 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:43:51 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 16:43:51 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 16:44:22 : 	Scan voice ts 
2023-11-21 16:44:23 : 	Scan voice ts:1 enable
2023-11-21 16:44:23 : 	Scan voice ts:2 enable
2023-11-21 16:44:24 : 	Scan voice ts:3 enable
2023-11-21 16:44:25 : 	Scan voice ts:4 enable
2023-11-21 16:44:26 : 	Scan voice ts:5 enable
2023-11-21 16:44:26 : 	Scan voice ts:6 enable
2023-11-21 16:44:27 : 	Scan voice ts:7 enable
2023-11-21 16:44:28 : 	Scan voice ts:8 enable
2023-11-21 16:44:29 : 	Scan voice ts:9 enable
2023-11-21 16:44:30 : 	Scan voice ts:10 enable
2023-11-21 16:44:30 : 	Scan voice ts:11 enable
2023-11-21 16:44:31 : 	Scan voice ts:12 enable
2023-11-21 16:44:31 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 16:44:36 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 16:44:41 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 16:44:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:44:48 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:44:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:44:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 16:44:57 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:44:58 : DUT 1 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 16:44:58 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 16:45:00 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:45:01 : DUT 2 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 16:45:01 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 16:45:04 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:45:05 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 16:45:05 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 16:45:08 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 16:45:09 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 16:45:09 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 16:46:09 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:46:10 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 16:46:10 : Check setup status start 
2023-11-21 16:46:34 : ********* TS:1 *********
2023-11-21 16:46:39 : 	fxopPortStatus ringing=no
2023-11-21 16:46:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:47:27 : ********* TS:2 *********
2023-11-21 16:47:32 : 	fxopPortStatus ringing=no
2023-11-21 16:47:33 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:48:18 : ********* TS:3 *********
2023-11-21 16:48:23 : 	fxopPortStatus ringing=no
2023-11-21 16:48:25 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:49:10 : ********* TS:4 *********
2023-11-21 16:49:15 : 	fxopPortStatus ringing=no
2023-11-21 16:49:17 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:50:02 : ********* TS:5 *********
2023-11-21 16:50:07 : 	fxopPortStatus ringing=no
2023-11-21 16:50:08 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:50:53 : ********* TS:6 *********
2023-11-21 16:50:58 : 	fxopPortStatus ringing=no
2023-11-21 16:51:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:51:45 : ********* TS:7 *********
2023-11-21 16:51:50 : 	fxopPortStatus ringing=no
2023-11-21 16:51:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:52:37 : ********* TS:8 *********
2023-11-21 16:52:41 : 	fxopPortStatus ringing=no
2023-11-21 16:52:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:53:31 : ********* TS:9 *********
2023-11-21 16:53:36 : 	fxopPortStatus ringing=no
2023-11-21 16:53:37 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:54:23 : ********* TS:10 *********
2023-11-21 16:54:28 : 	fxopPortStatus ringing=no
2023-11-21 16:54:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:55:14 : ********* TS:11 *********
2023-11-21 16:55:19 : 	fxopPortStatus ringing=no
2023-11-21 16:55:21 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:56:06 : ********* TS:12 *********
2023-11-21 16:56:11 : 	fxopPortStatus ringing=no
2023-11-21 16:56:12 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 16:56:57 : ********* TS:1 *********
2023-11-21 16:57:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:57:18 : 		Table:bert
2023-11-21 16:57:18 : 		Table:Syn
2023-11-21 16:57:18 : 		Table:Bit error:0
2023-11-21 16:57:18 : 		Table:Time12
2023-11-21 16:57:22 : 		Table:bert
2023-11-21 16:57:22 : 		Table:Sync
2023-11-21 16:57:22 : 		Table:Bit error:0
2023-11-21 16:57:22 : 		Table:Time16
2023-11-21 16:57:22 : 		bert test Pass
2023-11-21 16:57:33 : ********* TS:2 *********
2023-11-21 16:57:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:57:54 : 		Table:bert
2023-11-21 16:57:54 : 		Table:Syn
2023-11-21 16:57:54 : 		Table:Bit error:0
2023-11-21 16:57:54 : 		Table:Time12
2023-11-21 16:57:58 : 		Table:bert
2023-11-21 16:57:58 : 		Table:Sync
2023-11-21 16:57:58 : 		Table:Bit error:0
2023-11-21 16:57:58 : 		Table:Time16
2023-11-21 16:57:58 : 		bert test Pass
2023-11-21 16:58:09 : ********* TS:3 *********
2023-11-21 16:58:26 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:58:29 : 		Table:bert
2023-11-21 16:58:29 : 		Table:Syn
2023-11-21 16:58:29 : 		Table:Bit error:0
2023-11-21 16:58:29 : 		Table:Time12
2023-11-21 16:58:33 : 		Table:bert
2023-11-21 16:58:33 : 		Table:Sync
2023-11-21 16:58:33 : 		Table:Bit error:0
2023-11-21 16:58:33 : 		Table:Time16
2023-11-21 16:58:33 : 		bert test Pass
2023-11-21 16:58:44 : ********* TS:4 *********
2023-11-21 16:59:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:59:05 : 		Table:bert
2023-11-21 16:59:05 : 		Table:Syn
2023-11-21 16:59:05 : 		Table:Bit error:0
2023-11-21 16:59:05 : 		Table:Time9
2023-11-21 16:59:09 : 		Table:bert
2023-11-21 16:59:09 : 		Table:Sync
2023-11-21 16:59:09 : 		Table:Bit error:0
2023-11-21 16:59:09 : 		Table:Time13
2023-11-21 16:59:09 : 		bert test Pass
2023-11-21 16:59:20 : ********* TS:5 *********
2023-11-21 16:59:36 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 16:59:40 : 		Table:bert
2023-11-21 16:59:40 : 		Table:Syn
2023-11-21 16:59:40 : 		Table:Bit error:0
2023-11-21 16:59:40 : 		Table:Time10
2023-11-21 16:59:44 : 		Table:bert
2023-11-21 16:59:44 : 		Table:Sync
2023-11-21 16:59:45 : 		Table:Bit error:0
2023-11-21 16:59:45 : 		Table:Time13
2023-11-21 16:59:45 : 		bert test Pass
2023-11-21 16:59:56 : ********* TS:6 *********
2023-11-21 17:00:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:00:16 : 		Table:bert
2023-11-21 17:00:16 : 		Table:Syn
2023-11-21 17:00:16 : 		Table:Bit error:0
2023-11-21 17:00:16 : 		Table:Time9
2023-11-21 17:00:20 : 		Table:bert
2023-11-21 17:00:20 : 		Table:Sync
2023-11-21 17:00:20 : 		Table:Bit error:0
2023-11-21 17:00:20 : 		Table:Time13
2023-11-21 17:00:20 : 		bert test Pass
2023-11-21 17:00:32 : ********* TS:7 *********
2023-11-21 17:00:47 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:00:51 : 		Table:bert
2023-11-21 17:00:51 : 		Table:Syn
2023-11-21 17:00:51 : 		Table:Bit error:0
2023-11-21 17:00:51 : 		Table:Time10
2023-11-21 17:00:55 : 		Table:bert
2023-11-21 17:00:55 : 		Table:Sync
2023-11-21 17:00:55 : 		Table:Bit error:0
2023-11-21 17:00:55 : 		Table:Time14
2023-11-21 17:00:55 : 		bert test Pass
2023-11-21 17:01:06 : ********* TS:8 *********
2023-11-21 17:01:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:01:25 : 		Table:bert
2023-11-21 17:01:25 : 		Table:Syn
2023-11-21 17:01:25 : 		Table:Bit error:0
2023-11-21 17:01:25 : 		Table:Time11
2023-11-21 17:01:29 : 		Table:bert
2023-11-21 17:01:29 : 		Table:Sync
2023-11-21 17:01:29 : 		Table:Bit error:0
2023-11-21 17:01:29 : 		Table:Time15
2023-11-21 17:01:29 : 		bert test Pass
2023-11-21 17:01:41 : ********* TS:9 *********
2023-11-21 17:01:57 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:02:01 : 		Table:bert
2023-11-21 17:02:01 : 		Table:Syn
2023-11-21 17:02:01 : 		Table:Bit error:0
2023-11-21 17:02:01 : 		Table:Time8
2023-11-21 17:02:05 : 		Table:bert
2023-11-21 17:02:05 : 		Table:Sync
2023-11-21 17:02:05 : 		Table:Bit error:0
2023-11-21 17:02:05 : 		Table:Time12
2023-11-21 17:02:05 : 		bert test Pass
2023-11-21 17:02:16 : ********* TS:10 *********
2023-11-21 17:02:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:02:36 : 		Table:bert
2023-11-21 17:02:36 : 		Table:Syn
2023-11-21 17:02:36 : 		Table:Bit error:0
2023-11-21 17:02:36 : 		Table:Time10
2023-11-21 17:02:40 : 		Table:bert
2023-11-21 17:02:40 : 		Table:Sync
2023-11-21 17:02:40 : 		Table:Bit error:0
2023-11-21 17:02:40 : 		Table:Time13
2023-11-21 17:02:40 : 		bert test Pass
2023-11-21 17:02:51 : ********* TS:11 *********
2023-11-21 17:03:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:03:12 : 		Table:bert
2023-11-21 17:03:12 : 		Table:Syn
2023-11-21 17:03:12 : 		Table:Bit error:0
2023-11-21 17:03:12 : 		Table:Time9
2023-11-21 17:03:16 : 		Table:bert
2023-11-21 17:03:16 : 		Table:Sync
2023-11-21 17:03:16 : 		Table:Bit error:0
2023-11-21 17:03:16 : 		Table:Time13
2023-11-21 17:03:16 : 		bert test Pass
2023-11-21 17:03:28 : ********* TS:12 *********
2023-11-21 17:03:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:03:48 : 		Table:bert
2023-11-21 17:03:48 : 		Table:Syn
2023-11-21 17:03:48 : 		Table:Bit error:0
2023-11-21 17:03:48 : 		Table:Time10
2023-11-21 17:03:52 : 		Table:bert
2023-11-21 17:03:52 : 		Table:Sync
2023-11-21 17:03:52 : 		Table:Bit error:0
2023-11-21 17:03:52 : 		Table:Time14
2023-11-21 17:03:52 : 		bert test Pass
2023-11-21 17:04:24 : Check setup status end 
2023-11-21 17:04:27 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:04:27 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 17:04:30 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:04:30 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 17:04:34 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:04:34 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 17:04:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:04:37 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 17:04:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:04:49 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:04:54 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:05:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:05:00 : 	TSI Mapping clear
2023-11-21 17:05:00 : ---test end---
2023-11-21 17:05:00 : ---------Round@     6-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 05:05:00
2023-11-21 17:05:00 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 17:05:01 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 17:05:02 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 17:05:02 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 17:05:33 : 	Scan voice ts 
2023-11-21 17:05:34 : 	Scan voice ts:1 enable
2023-11-21 17:05:34 : 	Scan voice ts:2 enable
2023-11-21 17:05:35 : 	Scan voice ts:3 enable
2023-11-21 17:05:35 : 	Scan voice ts:4 enable
2023-11-21 17:05:36 : 	Scan voice ts:5 enable
2023-11-21 17:05:37 : 	Scan voice ts:6 enable
2023-11-21 17:05:37 : 	Scan voice ts:7 enable
2023-11-21 17:05:38 : 	Scan voice ts:8 enable
2023-11-21 17:05:38 : 	Scan voice ts:9 enable
2023-11-21 17:05:39 : 	Scan voice ts:10 enable
2023-11-21 17:05:40 : 	Scan voice ts:11 enable
2023-11-21 17:05:40 : 	Scan voice ts:12 enable
2023-11-21 17:05:40 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 17:05:45 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 17:05:51 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 17:05:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:05:58 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:06:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:06:04 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:06:07 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:06:08 : DUT 1 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 17:06:08 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 17:06:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:06:11 : DUT 2 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 17:06:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 17:06:14 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:06:15 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 17:06:15 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 17:06:17 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:06:18 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 17:06:18 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 17:07:19 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 17:07:19 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 17:07:19 : Check setup status start 
2023-11-21 17:07:41 : ********* TS:1 *********
2023-11-21 17:07:46 : 	fxopPortStatus ringing=no
2023-11-21 17:07:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:08:33 : ********* TS:2 *********
2023-11-21 17:08:37 : 	fxopPortStatus ringing=no
2023-11-21 17:08:39 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:09:25 : ********* TS:3 *********
2023-11-21 17:09:30 : 	fxopPortStatus ringing=no
2023-11-21 17:09:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:10:17 : ********* TS:4 *********
2023-11-21 17:10:22 : 	fxopPortStatus ringing=no
2023-11-21 17:10:24 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:11:10 : ********* TS:5 *********
2023-11-21 17:11:14 : 	fxopPortStatus ringing=no
2023-11-21 17:11:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:12:01 : ********* TS:6 *********
2023-11-21 17:12:05 : 	fxopPortStatus ringing=no
2023-11-21 17:12:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:12:52 : ********* TS:7 *********
2023-11-21 17:12:56 : 	fxopPortStatus ringing=no
2023-11-21 17:12:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:13:45 : ********* TS:8 *********
2023-11-21 17:13:50 : 	fxopPortStatus ringing=no
2023-11-21 17:13:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:14:40 : ********* TS:9 *********
2023-11-21 17:14:44 : 	fxopPortStatus ringing=no
2023-11-21 17:14:46 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:15:31 : ********* TS:10 *********
2023-11-21 17:15:36 : 	fxopPortStatus ringing=no
2023-11-21 17:15:38 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:16:24 : ********* TS:11 *********
2023-11-21 17:16:29 : 	fxopPortStatus ringing=no
2023-11-21 17:16:31 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:17:16 : ********* TS:12 *********
2023-11-21 17:17:21 : 	fxopPortStatus ringing=no
2023-11-21 17:17:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:18:08 : ********* TS:1 *********
2023-11-21 17:18:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:18:28 : 		Table:bert
2023-11-21 17:18:28 : 		Table:Syn
2023-11-21 17:18:28 : 		Table:Bit error:0
2023-11-21 17:18:28 : 		Table:Time12
2023-11-21 17:18:32 : 		Table:bert
2023-11-21 17:18:32 : 		Table:Sync
2023-11-21 17:18:32 : 		Table:Bit error:0
2023-11-21 17:18:32 : 		Table:Time16
2023-11-21 17:18:32 : 		bert test Pass
2023-11-21 17:18:43 : ********* TS:2 *********
2023-11-21 17:18:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:19:03 : 		Table:bert
2023-11-21 17:19:03 : 		Table:Syn
2023-11-21 17:19:03 : 		Table:Bit error:0
2023-11-21 17:19:03 : 		Table:Time12
2023-11-21 17:19:07 : 		Table:bert
2023-11-21 17:19:07 : 		Table:Sync
2023-11-21 17:19:07 : 		Table:Bit error:0
2023-11-21 17:19:07 : 		Table:Time12
2023-11-21 17:19:07 : 		bert test Pass
2023-11-21 17:19:18 : ********* TS:3 *********
2023-11-21 17:19:34 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:19:38 : 		Table:bert
2023-11-21 17:19:38 : 		Table:Syn
2023-11-21 17:19:38 : 		Table:Bit error:0
2023-11-21 17:19:38 : 		Table:Time10
2023-11-21 17:19:42 : 		Table:bert
2023-11-21 17:19:42 : 		Table:Sync
2023-11-21 17:19:42 : 		Table:Bit error:0
2023-11-21 17:19:42 : 		Table:Time14
2023-11-21 17:19:42 : 		bert test Pass
2023-11-21 17:19:53 : ********* TS:4 *********
2023-11-21 17:20:09 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:20:13 : 		Table:bert
2023-11-21 17:20:13 : 		Table:Syn
2023-11-21 17:20:13 : 		Table:Bit error:0
2023-11-21 17:20:13 : 		Table:Time11
2023-11-21 17:20:17 : 		Table:bert
2023-11-21 17:20:17 : 		Table:Sync
2023-11-21 17:20:17 : 		Table:Bit error:0
2023-11-21 17:20:17 : 		Table:Time14
2023-11-21 17:20:17 : 		bert test Pass
2023-11-21 17:20:28 : ********* TS:5 *********
2023-11-21 17:20:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:20:48 : 		Table:bert
2023-11-21 17:20:48 : 		Table:Syn
2023-11-21 17:20:48 : 		Table:Bit error:0
2023-11-21 17:20:48 : 		Table:Time11
2023-11-21 17:20:52 : 		Table:bert
2023-11-21 17:20:52 : 		Table:Sync
2023-11-21 17:20:52 : 		Table:Bit error:0
2023-11-21 17:20:52 : 		Table:Time15
2023-11-21 17:20:52 : 		bert test Pass
2023-11-21 17:21:03 : ********* TS:6 *********
2023-11-21 17:21:20 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:21:24 : 		Table:bert
2023-11-21 17:21:24 : 		Table:Syn
2023-11-21 17:21:24 : 		Table:Bit error:0
2023-11-21 17:21:24 : 		Table:Time12
2023-11-21 17:21:28 : 		Table:bert
2023-11-21 17:21:28 : 		Table:Sync
2023-11-21 17:21:28 : 		Table:Bit error:0
2023-11-21 17:21:28 : 		Table:Time16
2023-11-21 17:21:28 : 		bert test Pass
2023-11-21 17:21:39 : ********* TS:7 *********
2023-11-21 17:21:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:21:59 : 		Table:bert
2023-11-21 17:21:59 : 		Table:Syn
2023-11-21 17:21:59 : 		Table:Bit error:0
2023-11-21 17:21:59 : 		Table:Time8
2023-11-21 17:22:03 : 		Table:bert
2023-11-21 17:22:03 : 		Table:Sync
2023-11-21 17:22:03 : 		Table:Bit error:0
2023-11-21 17:22:03 : 		Table:Time16
2023-11-21 17:22:03 : 		bert test Pass
2023-11-21 17:22:14 : ********* TS:8 *********
2023-11-21 17:22:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:22:34 : 		Table:bert
2023-11-21 17:22:34 : 		Table:Syn
2023-11-21 17:22:34 : 		Table:Bit error:0
2023-11-21 17:22:34 : 		Table:Time9
2023-11-21 17:22:39 : 		Table:bert
2023-11-21 17:22:39 : 		Table:Sync
2023-11-21 17:22:39 : 		Table:Bit error:0
2023-11-21 17:22:39 : 		Table:Time13
2023-11-21 17:22:39 : 		bert test Pass
2023-11-21 17:22:50 : ********* TS:9 *********
2023-11-21 17:23:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:23:10 : 		Table:bert
2023-11-21 17:23:10 : 		Table:Syn
2023-11-21 17:23:10 : 		Table:Bit error:0
2023-11-21 17:23:10 : 		Table:Time10
2023-11-21 17:23:14 : 		Table:bert
2023-11-21 17:23:14 : 		Table:Sync
2023-11-21 17:23:14 : 		Table:Bit error:0
2023-11-21 17:23:14 : 		Table:Time13
2023-11-21 17:23:14 : 		bert test Pass
2023-11-21 17:23:25 : ********* TS:10 *********
2023-11-21 17:23:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:23:45 : 		Table:bert
2023-11-21 17:23:45 : 		Table:Syn
2023-11-21 17:23:45 : 		Table:Bit error:0
2023-11-21 17:23:45 : 		Table:Time10
2023-11-21 17:23:49 : 		Table:bert
2023-11-21 17:23:49 : 		Table:Sync
2023-11-21 17:23:49 : 		Table:Bit error:0
2023-11-21 17:23:49 : 		Table:Time14
2023-11-21 17:23:49 : 		bert test Pass
2023-11-21 17:24:01 : ********* TS:11 *********
2023-11-21 17:24:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:24:20 : 		Table:bert
2023-11-21 17:24:20 : 		Table:Syn
2023-11-21 17:24:20 : 		Table:Bit error:0
2023-11-21 17:24:20 : 		Table:Time11
2023-11-21 17:24:24 : 		Table:bert
2023-11-21 17:24:24 : 		Table:Sync
2023-11-21 17:24:24 : 		Table:Bit error:0
2023-11-21 17:24:24 : 		Table:Time15
2023-11-21 17:24:24 : 		bert test Pass
2023-11-21 17:24:36 : ********* TS:12 *********
2023-11-21 17:24:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:24:56 : 		Table:bert
2023-11-21 17:24:56 : 		Table:Syn
2023-11-21 17:24:56 : 		Table:Bit error:0
2023-11-21 17:24:56 : 		Table:Time12
2023-11-21 17:25:00 : 		Table:bert
2023-11-21 17:25:00 : 		Table:Sync
2023-11-21 17:25:00 : 		Table:Bit error:0
2023-11-21 17:25:00 : 		Table:Time16
2023-11-21 17:25:00 : 		bert test Pass
2023-11-21 17:25:34 : Check setup status end 
2023-11-21 17:25:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:25:37 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 17:25:40 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:25:40 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 17:25:44 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:25:44 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 17:25:47 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:25:47 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 17:25:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:26:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:26:07 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:26:13 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:26:13 : 	TSI Mapping clear
2023-11-21 17:26:13 : ---test end---
2023-11-21 17:26:13 : ---------Round@     6-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 05:26:13
2023-11-21 17:26:13 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 17:26:13 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 17:26:14 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 17:26:15 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 17:26:46 : 	Scan voice ts 
2023-11-21 17:26:46 : 	Scan voice ts:1 enable
2023-11-21 17:26:47 : 	Scan voice ts:2 enable
2023-11-21 17:26:48 : 	Scan voice ts:3 enable
2023-11-21 17:26:48 : 	Scan voice ts:4 enable
2023-11-21 17:26:49 : 	Scan voice ts:5 enable
2023-11-21 17:26:50 : 	Scan voice ts:6 enable
2023-11-21 17:26:50 : 	Scan voice ts:7 enable
2023-11-21 17:26:51 : 	Scan voice ts:8 enable
2023-11-21 17:26:52 : 	Scan voice ts:9 enable
2023-11-21 17:26:53 : 	Scan voice ts:10 enable
2023-11-21 17:26:53 : 	Scan voice ts:11 enable
2023-11-21 17:26:54 : 	Scan voice ts:12 enable
2023-11-21 17:26:54 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 17:26:59 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 17:27:05 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 17:27:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:27:12 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:27:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:27:19 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:27:22 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:27:22 : DUT 1 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 17:27:22 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 17:27:25 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:27:26 : DUT 2 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 17:27:26 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 17:27:29 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:27:29 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 17:27:29 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 17:27:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:27:32 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 17:27:32 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 17:28:33 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 17:28:34 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 17:28:34 : Check setup status start 
2023-11-21 17:28:55 : ********* TS:1 *********
2023-11-21 17:29:00 : 	fxopPortStatus ringing=no
2023-11-21 17:29:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:29:48 : ********* TS:2 *********
2023-11-21 17:29:52 : 	fxopPortStatus ringing=no
2023-11-21 17:29:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:30:40 : ********* TS:3 *********
2023-11-21 17:30:45 : 	fxopPortStatus ringing=no
2023-11-21 17:30:47 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:31:34 : ********* TS:4 *********
2023-11-21 17:31:39 : 	fxopPortStatus ringing=no
2023-11-21 17:31:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:32:27 : ********* TS:5 *********
2023-11-21 17:32:31 : 	fxopPortStatus ringing=no
2023-11-21 17:32:33 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:33:20 : ********* TS:6 *********
2023-11-21 17:33:25 : 	fxopPortStatus ringing=no
2023-11-21 17:33:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:34:13 : ********* TS:7 *********
2023-11-21 17:34:17 : 	fxopPortStatus ringing=no
2023-11-21 17:34:19 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:35:06 : ********* TS:8 *********
2023-11-21 17:35:10 : 	fxopPortStatus ringing=no
2023-11-21 17:35:12 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:35:58 : ********* TS:9 *********
2023-11-21 17:36:03 : 	fxopPortStatus ringing=no
2023-11-21 17:36:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:36:49 : ********* TS:10 *********
2023-11-21 17:36:54 : 	fxopPortStatus ringing=no
2023-11-21 17:36:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:37:43 : ********* TS:11 *********
2023-11-21 17:37:48 : 	fxopPortStatus ringing=no
2023-11-21 17:37:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:38:36 : ********* TS:12 *********
2023-11-21 17:38:41 : 	fxopPortStatus ringing=no
2023-11-21 17:38:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:39:29 : ********* TS:1 *********
2023-11-21 17:39:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:39:50 : 		Table:bert
2023-11-21 17:39:50 : 		Table:Syn
2023-11-21 17:39:50 : 		Table:Bit error:0
2023-11-21 17:39:50 : 		Table:Time12
2023-11-21 17:39:53 : 		Table:bert
2023-11-21 17:39:53 : 		Table:Sync
2023-11-21 17:39:53 : 		Table:Bit error:0
2023-11-21 17:39:53 : 		Table:Time16
2023-11-21 17:39:53 : 		bert test Pass
2023-11-21 17:40:05 : ********* TS:2 *********
2023-11-21 17:40:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:40:24 : 		Table:bert
2023-11-21 17:40:24 : 		Table:Syn
2023-11-21 17:40:24 : 		Table:Bit error:0
2023-11-21 17:40:24 : 		Table:Time9
2023-11-21 17:40:28 : 		Table:bert
2023-11-21 17:40:28 : 		Table:Sync
2023-11-21 17:40:28 : 		Table:Bit error:0
2023-11-21 17:40:28 : 		Table:Time13
2023-11-21 17:40:28 : 		bert test Pass
2023-11-21 17:40:39 : ********* TS:3 *********
2023-11-21 17:40:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:40:59 : 		Table:bert
2023-11-21 17:40:59 : 		Table:Syn
2023-11-21 17:40:59 : 		Table:Bit error:0
2023-11-21 17:40:59 : 		Table:Time10
2023-11-21 17:41:03 : 		Table:bert
2023-11-21 17:41:03 : 		Table:Sync
2023-11-21 17:41:03 : 		Table:Bit error:0
2023-11-21 17:41:03 : 		Table:Time14
2023-11-21 17:41:03 : 		bert test Pass
2023-11-21 17:41:14 : ********* TS:4 *********
2023-11-21 17:41:30 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:41:34 : 		Table:bert
2023-11-21 17:41:34 : 		Table:Syn
2023-11-21 17:41:34 : 		Table:Bit error:0
2023-11-21 17:41:34 : 		Table:Time12
2023-11-21 17:41:38 : 		Table:bert
2023-11-21 17:41:38 : 		Table:Sync
2023-11-21 17:41:38 : 		Table:Bit error:0
2023-11-21 17:41:38 : 		Table:Time16
2023-11-21 17:41:38 : 		bert test Pass
2023-11-21 17:41:49 : ********* TS:5 *********
2023-11-21 17:42:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:42:09 : 		Table:bert
2023-11-21 17:42:09 : 		Table:Syn
2023-11-21 17:42:09 : 		Table:Bit error:0
2023-11-21 17:42:09 : 		Table:Time9
2023-11-21 17:42:13 : 		Table:bert
2023-11-21 17:42:13 : 		Table:Sync
2023-11-21 17:42:13 : 		Table:Bit error:0
2023-11-21 17:42:13 : 		Table:Time12
2023-11-21 17:42:13 : 		bert test Pass
2023-11-21 17:42:24 : ********* TS:6 *********
2023-11-21 17:42:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:42:45 : 		Table:bert
2023-11-21 17:42:45 : 		Table:Syn
2023-11-21 17:42:45 : 		Table:Bit error:0
2023-11-21 17:42:45 : 		Table:Time9
2023-11-21 17:42:49 : 		Table:bert
2023-11-21 17:42:49 : 		Table:Sync
2023-11-21 17:42:49 : 		Table:Bit error:0
2023-11-21 17:42:49 : 		Table:Time13
2023-11-21 17:42:49 : 		bert test Pass
2023-11-21 17:43:00 : ********* TS:7 *********
2023-11-21 17:43:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:43:21 : 		Table:bert
2023-11-21 17:43:21 : 		Table:Syn
2023-11-21 17:43:21 : 		Table:Bit error:0
2023-11-21 17:43:21 : 		Table:Time9
2023-11-21 17:43:24 : 		Table:bert
2023-11-21 17:43:24 : 		Table:Sync
2023-11-21 17:43:25 : 		Table:Bit error:0
2023-11-21 17:43:25 : 		Table:Time13
2023-11-21 17:43:25 : 		bert test Pass
2023-11-21 17:43:36 : ********* TS:8 *********
2023-11-21 17:43:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:43:56 : 		Table:bert
2023-11-21 17:43:56 : 		Table:Syn
2023-11-21 17:43:56 : 		Table:Bit error:0
2023-11-21 17:43:56 : 		Table:Time9
2023-11-21 17:44:00 : 		Table:bert
2023-11-21 17:44:00 : 		Table:Sync
2023-11-21 17:44:00 : 		Table:Bit error:0
2023-11-21 17:44:00 : 		Table:Time13
2023-11-21 17:44:00 : 		bert test Pass
2023-11-21 17:44:11 : ********* TS:9 *********
2023-11-21 17:44:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:44:31 : 		Table:bert
2023-11-21 17:44:31 : 		Table:Syn
2023-11-21 17:44:31 : 		Table:Bit error:0
2023-11-21 17:44:31 : 		Table:Time10
2023-11-21 17:44:35 : 		Table:bert
2023-11-21 17:44:35 : 		Table:Sync
2023-11-21 17:44:35 : 		Table:Bit error:0
2023-11-21 17:44:35 : 		Table:Time14
2023-11-21 17:44:35 : 		bert test Pass
2023-11-21 17:44:46 : ********* TS:10 *********
2023-11-21 17:45:02 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:45:06 : 		Table:bert
2023-11-21 17:45:06 : 		Table:Syn
2023-11-21 17:45:06 : 		Table:Bit error:0
2023-11-21 17:45:06 : 		Table:Time11
2023-11-21 17:45:10 : 		Table:bert
2023-11-21 17:45:10 : 		Table:Sync
2023-11-21 17:45:10 : 		Table:Bit error:0
2023-11-21 17:45:10 : 		Table:Time15
2023-11-21 17:45:10 : 		bert test Pass
2023-11-21 17:45:21 : ********* TS:11 *********
2023-11-21 17:45:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:45:41 : 		Table:bert
2023-11-21 17:45:41 : 		Table:Syn
2023-11-21 17:45:41 : 		Table:Bit error:0
2023-11-21 17:45:41 : 		Table:Time8
2023-11-21 17:45:45 : 		Table:bert
2023-11-21 17:45:45 : 		Table:Sync
2023-11-21 17:45:45 : 		Table:Bit error:0
2023-11-21 17:45:45 : 		Table:Time12
2023-11-21 17:45:45 : 		bert test Pass
2023-11-21 17:45:57 : ********* TS:12 *********
2023-11-21 17:46:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 17:46:16 : 		Table:bert
2023-11-21 17:46:16 : 		Table:Syn
2023-11-21 17:46:16 : 		Table:Bit error:0
2023-11-21 17:46:16 : 		Table:Time10
2023-11-21 17:46:20 : 		Table:bert
2023-11-21 17:46:20 : 		Table:Sync
2023-11-21 17:46:20 : 		Table:Bit error:0
2023-11-21 17:46:20 : 		Table:Time14
2023-11-21 17:46:20 : 		bert test Pass
2023-11-21 17:46:53 : Check setup status end 
2023-11-21 17:46:56 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:46:56 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 17:47:00 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:47:00 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 17:47:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:47:03 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 17:47:07 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:47:07 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 17:47:13 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:47:19 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:47:24 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:47:29 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:47:29 : 	TSI Mapping clear
2023-11-21 17:47:29 : ---test end---
2023-11-21 17:47:29 : ---------Round@     6-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 05:47:29
2023-11-21 17:47:29 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 17:47:30 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 17:47:30 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 17:47:31 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 17:48:02 : 	Scan voice ts 
2023-11-21 17:48:02 : 	Scan voice ts:1 enable
2023-11-21 17:48:03 : 	Scan voice ts:2 enable
2023-11-21 17:48:03 : 	Scan voice ts:3 enable
2023-11-21 17:48:04 : 	Scan voice ts:4 enable
2023-11-21 17:48:05 : 	Scan voice ts:5 enable
2023-11-21 17:48:05 : 	Scan voice ts:6 enable
2023-11-21 17:48:06 : 	Scan voice ts:7 enable
2023-11-21 17:48:06 : 	Scan voice ts:8 enable
2023-11-21 17:48:07 : 	Scan voice ts:9 enable
2023-11-21 17:48:08 : 	Scan voice ts:10 enable
2023-11-21 17:48:08 : 	Scan voice ts:11 enable
2023-11-21 17:48:09 : 	Scan voice ts:12 enable
2023-11-21 17:48:09 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 17:48:14 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 17:48:19 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 17:48:22 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:48:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 26	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:48:29 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:48:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 17:48:35 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:48:35 : DUT 1 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 17:48:35 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 17:48:38 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:48:39 : DUT 2 (AM3440_CCPA_pw_connect) bid:26 connect to ecid:63717
2023-11-21 17:48:39 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 17:48:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:48:43 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 17:48:43 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 17:48:45 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 17:48:46 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:63718
2023-11-21 17:48:46 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 17:49:47 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 17:49:48 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 17:49:48 : Check setup status start 
2023-11-21 17:50:10 : ********* TS:1 *********
2023-11-21 17:50:15 : 	fxopPortStatus ringing=no
2023-11-21 17:50:17 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:51:03 : ********* TS:2 *********
2023-11-21 17:51:08 : 	fxopPortStatus ringing=no
2023-11-21 17:51:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:51:54 : ********* TS:3 *********
2023-11-21 17:51:59 : 	fxopPortStatus ringing=no
2023-11-21 17:52:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:52:46 : ********* TS:4 *********
2023-11-21 17:52:51 : 	fxopPortStatus ringing=no
2023-11-21 17:52:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:53:40 : ********* TS:5 *********
2023-11-21 17:53:45 : 	fxopPortStatus ringing=no
2023-11-21 17:53:47 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:54:35 : ********* TS:6 *********
2023-11-21 17:54:40 : 	fxopPortStatus ringing=no
2023-11-21 17:54:42 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:55:28 : ********* TS:7 *********
2023-11-21 17:55:33 : 	fxopPortStatus ringing=no
2023-11-21 17:55:34 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:56:21 : ********* TS:8 *********
2023-11-21 17:56:26 : 	fxopPortStatus ringing=no
2023-11-21 17:56:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:57:11 : ********* TS:9 *********
2023-11-21 17:57:16 : 	fxopPortStatus ringing=no
2023-11-21 17:57:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:58:04 : ********* TS:10 *********
2023-11-21 17:58:08 : 	fxopPortStatus ringing=no
2023-11-21 17:58:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:58:54 : ********* TS:11 *********
2023-11-21 17:58:59 : 	fxopPortStatus ringing=no
2023-11-21 17:59:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 17:59:46 : ********* TS:12 *********
2023-11-21 17:59:50 : 	fxopPortStatus ringing=no
2023-11-21 17:59:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:00:38 : ********* TS:1 *********
2023-11-21 18:00:54 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:00:59 : 		Table:bert
2023-11-21 18:00:59 : 		Table:Syn
2023-11-21 18:00:59 : 		Table:Bit error:0
2023-11-21 18:00:59 : 		Table:Time13
2023-11-21 18:01:03 : 		Table:bert
2023-11-21 18:01:03 : 		Table:Sync
2023-11-21 18:01:03 : 		Table:Bit error:0
2023-11-21 18:01:03 : 		Table:Time16
2023-11-21 18:01:03 : 		bert test Pass
2023-11-21 18:01:14 : ********* TS:2 *********
2023-11-21 18:01:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:01:35 : 		Table:bert
2023-11-21 18:01:35 : 		Table:Syn
2023-11-21 18:01:35 : 		Table:Bit error:0
2023-11-21 18:01:35 : 		Table:Time12
2023-11-21 18:01:39 : 		Table:bert
2023-11-21 18:01:39 : 		Table:Sync
2023-11-21 18:01:39 : 		Table:Bit error:0
2023-11-21 18:01:39 : 		Table:Time16
2023-11-21 18:01:39 : 		bert test Pass
2023-11-21 18:01:50 : ********* TS:3 *********
2023-11-21 18:02:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:02:10 : 		Table:bert
2023-11-21 18:02:10 : 		Table:Syn
2023-11-21 18:02:10 : 		Table:Bit error:0
2023-11-21 18:02:10 : 		Table:Time8
2023-11-21 18:02:14 : 		Table:bert
2023-11-21 18:02:14 : 		Table:Sync
2023-11-21 18:02:14 : 		Table:Bit error:0
2023-11-21 18:02:14 : 		Table:Time16
2023-11-21 18:02:14 : 		bert test Pass
2023-11-21 18:02:26 : ********* TS:4 *********
2023-11-21 18:02:42 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:02:46 : 		Table:bert
2023-11-21 18:02:46 : 		Table:Syn
2023-11-21 18:02:46 : 		Table:Bit error:0
2023-11-21 18:02:46 : 		Table:Time8
2023-11-21 18:02:50 : 		Table:bert
2023-11-21 18:02:50 : 		Table:Sync
2023-11-21 18:02:50 : 		Table:Bit error:0
2023-11-21 18:02:50 : 		Table:Time12
2023-11-21 18:02:50 : 		bert test Pass
2023-11-21 18:03:01 : ********* TS:5 *********
2023-11-21 18:03:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:03:22 : 		Table:bert
2023-11-21 18:03:22 : 		Table:Syn
2023-11-21 18:03:22 : 		Table:Bit error:0
2023-11-21 18:03:22 : 		Table:Time8
2023-11-21 18:03:26 : 		Table:bert
2023-11-21 18:03:26 : 		Table:Sync
2023-11-21 18:03:26 : 		Table:Bit error:0
2023-11-21 18:03:26 : 		Table:Time12
2023-11-21 18:03:26 : 		bert test Pass
2023-11-21 18:03:38 : ********* TS:6 *********
2023-11-21 18:03:54 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:03:58 : 		Table:bert
2023-11-21 18:03:58 : 		Table:Syn
2023-11-21 18:03:58 : 		Table:Bit error:0
2023-11-21 18:03:58 : 		Table:Time9
2023-11-21 18:04:01 : 		Table:bert
2023-11-21 18:04:01 : 		Table:Sync
2023-11-21 18:04:01 : 		Table:Bit error:0
2023-11-21 18:04:01 : 		Table:Time12
2023-11-21 18:04:01 : 		bert test Pass
2023-11-21 18:04:13 : ********* TS:7 *********
2023-11-21 18:04:30 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:04:34 : 		Table:bert
2023-11-21 18:04:34 : 		Table:Syn
2023-11-21 18:04:34 : 		Table:Bit error:0
2023-11-21 18:04:34 : 		Table:Time9
2023-11-21 18:04:37 : 		Table:bert
2023-11-21 18:04:37 : 		Table:Sync
2023-11-21 18:04:37 : 		Table:Bit error:0
2023-11-21 18:04:37 : 		Table:Time13
2023-11-21 18:04:37 : 		bert test Pass
2023-11-21 18:04:49 : ********* TS:8 *********
2023-11-21 18:05:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:05:09 : 		Table:bert
2023-11-21 18:05:09 : 		Table:Syn
2023-11-21 18:05:09 : 		Table:Bit error:0
2023-11-21 18:05:09 : 		Table:Time10
2023-11-21 18:05:13 : 		Table:bert
2023-11-21 18:05:13 : 		Table:Sync
2023-11-21 18:05:13 : 		Table:Bit error:0
2023-11-21 18:05:13 : 		Table:Time14
2023-11-21 18:05:13 : 		bert test Pass
2023-11-21 18:05:24 : ********* TS:9 *********
2023-11-21 18:05:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:05:44 : 		Table:bert
2023-11-21 18:05:44 : 		Table:Syn
2023-11-21 18:05:44 : 		Table:Bit error:0
2023-11-21 18:05:44 : 		Table:Time11
2023-11-21 18:05:48 : 		Table:bert
2023-11-21 18:05:48 : 		Table:Sync
2023-11-21 18:05:48 : 		Table:Bit error:0
2023-11-21 18:05:48 : 		Table:Time14
2023-11-21 18:05:48 : 		bert test Pass
2023-11-21 18:05:59 : ********* TS:10 *********
2023-11-21 18:06:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:06:19 : 		Table:bert
2023-11-21 18:06:19 : 		Table:Syn
2023-11-21 18:06:19 : 		Table:Bit error:0
2023-11-21 18:06:19 : 		Table:Time12
2023-11-21 18:06:23 : 		Table:bert
2023-11-21 18:06:23 : 		Table:Sync
2023-11-21 18:06:23 : 		Table:Bit error:0
2023-11-21 18:06:23 : 		Table:Time16
2023-11-21 18:06:23 : 		bert test Pass
2023-11-21 18:06:34 : ********* TS:11 *********
2023-11-21 18:06:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:06:53 : 		Table:bert
2023-11-21 18:06:53 : 		Table:Syn
2023-11-21 18:06:53 : 		Table:Bit error:0
2023-11-21 18:06:53 : 		Table:Time9
2023-11-21 18:06:58 : 		Table:bert
2023-11-21 18:06:58 : 		Table:Sync
2023-11-21 18:06:58 : 		Table:Bit error:0
2023-11-21 18:06:58 : 		Table:Time13
2023-11-21 18:06:58 : 		bert test Pass
2023-11-21 18:07:08 : ********* TS:12 *********
2023-11-21 18:07:25 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:07:29 : 		Table:bert
2023-11-21 18:07:29 : 		Table:Syn
2023-11-21 18:07:29 : 		Table:Bit error:0
2023-11-21 18:07:29 : 		Table:Time10
2023-11-21 18:07:33 : 		Table:bert
2023-11-21 18:07:33 : 		Table:Sync
2023-11-21 18:07:33 : 		Table:Bit error:0
2023-11-21 18:07:33 : 		Table:Time14
2023-11-21 18:07:33 : 		bert test Pass
2023-11-21 18:08:07 : Check setup status end 
2023-11-21 18:08:10 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:10 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 18:08:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:13 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 26
2023-11-21 18:08:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:16 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 18:08:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:20 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 18:08:26 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:08:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:08:37 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:08:43 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:08:43 : 	TSI Mapping clear
2023-11-21 18:08:43 : ---test end---
2023-11-21 18:08:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:46 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:08:50 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:50 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:08:53 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:53 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:08:57 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:08:57 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:09:03 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:09:08 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:09:14 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:09:19 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:09:19 : 	TSI Mapping clear
2023-11-21 18:09:19 : ---------Round@     7-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 06:09:19
2023-11-21 18:09:19 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:09:20 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:09:20 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:09:21 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:09:52 : 	Scan voice ts 
2023-11-21 18:09:53 : 	Scan voice ts:1 enable
2023-11-21 18:09:53 : 	Scan voice ts:2 enable
2023-11-21 18:09:54 : 	Scan voice ts:3 enable
2023-11-21 18:09:55 : 	Scan voice ts:4 enable
2023-11-21 18:09:55 : 	Scan voice ts:5 enable
2023-11-21 18:09:56 : 	Scan voice ts:6 enable
2023-11-21 18:09:57 : 	Scan voice ts:7 enable
2023-11-21 18:09:57 : 	Scan voice ts:8 enable
2023-11-21 18:09:58 : 	Scan voice ts:9 enable
2023-11-21 18:09:58 : 	Scan voice ts:10 enable
2023-11-21 18:09:59 : 	Scan voice ts:11 enable
2023-11-21 18:10:00 : 	Scan voice ts:12 enable
2023-11-21 18:10:00 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 18:10:04 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 18:10:10 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 18:10:14 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:10:17 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:10:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:10:24 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:10:26 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:10:27 : DUT 1 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:10:27 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:10:30 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:10:31 : DUT 2 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:10:31 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:10:34 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:10:34 : DUT 2 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:10:34 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:10:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:10:38 : DUT 1 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:10:38 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:11:38 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:11:39 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:11:39 : Check setup status start 
2023-11-21 18:12:02 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:12:02 : 		Tone value set :D
2023-11-21 18:12:03 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 18:12:04 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:12:08 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:12:12 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:12:16 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:12:21 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:12:26 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:12:26 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 18:13:13 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:13:13 : 		Tone value set :n4
2023-11-21 18:13:14 : 		Tone Expected value:"444--444--444--444"
2023-11-21 18:13:16 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:13:20 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:13:25 : 		Tone result:        "444--444--444--444"
2023-11-21 18:13:29 : 		Tone result:        "444--444--444--444"
2023-11-21 18:13:33 : 		Tone result:        "444--444--444--444"
2023-11-21 18:13:38 : 		Tone result:        "444--444--444--444"
2023-11-21 18:13:38 : 		tone test pass "444--444--444--444"
2023-11-21 18:14:24 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:14:24 : 		Tone value set :n8
2023-11-21 18:14:25 : 		Tone Expected value:"888--888--888--888"
2023-11-21 18:14:26 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:14:31 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:14:35 : 		Tone result:        "888--888--888--888"
2023-11-21 18:14:39 : 		Tone result:        "888--888--888--888"
2023-11-21 18:14:43 : 		Tone result:        "888--888--888--888"
2023-11-21 18:14:48 : 		Tone result:        "888--888--888--888"
2023-11-21 18:14:48 : 		tone test pass "888--888--888--888"
2023-11-21 18:15:34 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:15:34 : 		Tone value set :pound
2023-11-21 18:15:35 : 		Tone Expected value:"###--###--###--###"
2023-11-21 18:15:37 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:15:41 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:15:45 : 		Tone result:        "###--###--###--###"
2023-11-21 18:15:50 : 		Tone result:        "###--###--###--###"
2023-11-21 18:15:54 : 		Tone result:        "###--###--###--###"
2023-11-21 18:15:59 : 		Tone result:        "###--###--###--###"
2023-11-21 18:15:59 : 		tone test pass "###--###--###--###"
2023-11-21 18:16:24 : Check setup status end 
2023-11-21 18:16:27 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:16:27 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:16:31 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:16:31 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:16:35 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:16:35 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:16:39 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:16:39 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:16:46 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:16:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:16:58 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:17:04 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:17:04 : 	TSI Mapping clear
2023-11-21 18:17:04 : ---test end---
2023-11-21 18:17:04 : ---------Round@     7-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 06:17:04
2023-11-21 18:17:04 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:17:05 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:17:05 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:17:06 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:17:37 : 	Scan voice ts 
2023-11-21 18:17:37 : 	Scan voice ts:1 enable
2023-11-21 18:17:38 : 	Scan voice ts:2 enable
2023-11-21 18:17:39 : 	Scan voice ts:3 enable
2023-11-21 18:17:39 : 	Scan voice ts:4 enable
2023-11-21 18:17:40 : 	Scan voice ts:5 enable
2023-11-21 18:17:41 : 	Scan voice ts:6 enable
2023-11-21 18:17:42 : 	Scan voice ts:7 enable
2023-11-21 18:17:42 : 	Scan voice ts:8 enable
2023-11-21 18:17:43 : 	Scan voice ts:9 enable
2023-11-21 18:17:44 : 	Scan voice ts:10 enable
2023-11-21 18:17:44 : 	Scan voice ts:11 enable
2023-11-21 18:17:45 : 	Scan voice ts:12 enable
2023-11-21 18:17:45 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 18:17:49 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 18:17:55 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 18:17:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:18:02 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:18:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:18:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:18:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:18:13 : DUT 1 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:18:13 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:18:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:18:17 : DUT 2 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:18:17 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:18:19 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:18:19 : DUT 2 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:18:19 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:18:21 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:18:22 : DUT 1 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:18:22 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:19:23 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:19:23 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:19:23 : Check setup status start 
2023-11-21 18:19:47 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:19:47 : 		Tone value set :D
2023-11-21 18:19:48 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 18:19:50 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:19:55 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:19:59 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:20:03 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:20:08 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:20:12 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:20:12 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 18:21:00 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:21:00 : 		Tone value set :n4
2023-11-21 18:21:01 : 		Tone Expected value:"444--444--444--444"
2023-11-21 18:21:03 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:21:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:21:11 : 		Tone result:        "444--444--444--444"
2023-11-21 18:21:16 : 		Tone result:        "444--444--444--444"
2023-11-21 18:21:20 : 		Tone result:        "444--444--444--444"
2023-11-21 18:21:25 : 		Tone result:        "444--444--444--444"
2023-11-21 18:21:25 : 		tone test pass "444--444--444--444"
2023-11-21 18:22:15 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:22:15 : 		Tone value set :n8
2023-11-21 18:22:16 : 		Tone Expected value:"888--888--888--888"
2023-11-21 18:22:17 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:22:22 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:22:26 : 		Tone result:        "888--888--888--888"
2023-11-21 18:22:31 : 		Tone result:        "888--888--888--888"
2023-11-21 18:22:36 : 		Tone result:        "888--888--888--888"
2023-11-21 18:22:40 : 		Tone result:        "888--888--888--888"
2023-11-21 18:22:40 : 		tone test pass "888--888--888--888"
2023-11-21 18:23:28 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:23:28 : 		Tone value set :pound
2023-11-21 18:23:29 : 		Tone Expected value:"###--###--###--###"
2023-11-21 18:23:31 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:23:35 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:23:40 : 		Tone result:        "###--###--###--###"
2023-11-21 18:23:44 : 		Tone result:        "###--###--###--###"
2023-11-21 18:23:48 : 		Tone result:        "###--###--###--###"
2023-11-21 18:23:52 : 		Tone result:        "###--###--###--###"
2023-11-21 18:23:53 : 		tone test pass "###--###--###--###"
2023-11-21 18:24:15 : Check setup status end 
2023-11-21 18:24:18 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:24:18 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:24:22 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:24:22 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:24:25 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:24:25 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:24:29 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:24:29 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:24:34 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:24:40 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:24:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:24:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:24:51 : 	TSI Mapping clear
2023-11-21 18:24:51 : ---test end---
2023-11-21 18:24:51 : ---------Round@     7-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 06:24:51
2023-11-21 18:24:51 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:24:52 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:24:52 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:24:53 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:25:24 : 	Scan voice ts 
2023-11-21 18:25:24 : 	Scan voice ts:1 enable
2023-11-21 18:25:25 : 	Scan voice ts:2 enable
2023-11-21 18:25:26 : 	Scan voice ts:3 enable
2023-11-21 18:25:26 : 	Scan voice ts:4 enable
2023-11-21 18:25:27 : 	Scan voice ts:5 enable
2023-11-21 18:25:28 : 	Scan voice ts:6 enable
2023-11-21 18:25:28 : 	Scan voice ts:7 enable
2023-11-21 18:25:29 : 	Scan voice ts:8 enable
2023-11-21 18:25:29 : 	Scan voice ts:9 enable
2023-11-21 18:25:30 : 	Scan voice ts:10 enable
2023-11-21 18:25:31 : 	Scan voice ts:11 enable
2023-11-21 18:25:32 : 	Scan voice ts:12 enable
2023-11-21 18:25:32 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 18:25:36 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 18:25:42 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 18:25:46 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:25:50 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:25:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:25:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:25:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:26:00 : DUT 1 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:26:00 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:26:02 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:26:03 : DUT 2 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:26:03 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:26:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:26:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:26:08 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:26:10 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:26:11 : DUT 1 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:26:11 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:27:11 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:27:12 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:27:12 : Check setup status start 
2023-11-21 18:27:36 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:27:36 : 		Tone value set :D
2023-11-21 18:27:36 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 18:27:38 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:27:42 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:27:46 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:27:50 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:27:55 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:27:59 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:27:59 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 18:28:44 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:28:44 : 		Tone value set :n4
2023-11-21 18:28:46 : 		Tone Expected value:"444--444--444--444"
2023-11-21 18:28:47 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:28:51 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:28:55 : 		Tone result:        "444--444--444--444"
2023-11-21 18:29:00 : 		Tone result:        "444--444--444--444"
2023-11-21 18:29:04 : 		Tone result:        "444--444--444--444"
2023-11-21 18:29:09 : 		Tone result:        "444--444--444--444"
2023-11-21 18:29:09 : 		tone test pass "444--444--444--444"
2023-11-21 18:30:01 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:30:01 : 		Tone value set :n8
2023-11-21 18:30:02 : 		Tone Expected value:"888--888--888--888"
2023-11-21 18:30:04 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:30:08 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:30:13 : 		Tone result:        "888--888--888--888"
2023-11-21 18:30:17 : 		Tone result:        "888--888--888--888"
2023-11-21 18:30:22 : 		Tone result:        "888--888--888--888"
2023-11-21 18:30:27 : 		Tone result:        "888--888--888--888"
2023-11-21 18:30:27 : 		tone test pass "888--888--888--888"
2023-11-21 18:31:19 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:31:19 : 		Tone value set :pound
2023-11-21 18:31:20 : 		Tone Expected value:"###--###--###--###"
2023-11-21 18:31:22 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:31:26 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:31:31 : 		Tone result:        "###--###--###--###"
2023-11-21 18:31:35 : 		Tone result:        "###--###--###--###"
2023-11-21 18:31:39 : 		Tone result:        "###--###--###--###"
2023-11-21 18:31:44 : 		Tone result:        "###--###--###--###"
2023-11-21 18:31:44 : 		tone test pass "###--###--###--###"
2023-11-21 18:32:09 : Check setup status end 
2023-11-21 18:32:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:32:12 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:32:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:32:16 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:32:21 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:32:21 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:32:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:32:25 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:32:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:32:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:32:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:32:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:32:53 : 	TSI Mapping clear
2023-11-21 18:32:53 : ---test end---
2023-11-21 18:32:53 : ---------Round@     7-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 06:32:53
2023-11-21 18:32:53 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:32:54 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:32:55 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:32:55 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:33:26 : 	Scan voice ts 
2023-11-21 18:33:27 : 	Scan voice ts:1 enable
2023-11-21 18:33:28 : 	Scan voice ts:2 enable
2023-11-21 18:33:29 : 	Scan voice ts:3 enable
2023-11-21 18:33:29 : 	Scan voice ts:4 enable
2023-11-21 18:33:30 : 	Scan voice ts:5 enable
2023-11-21 18:33:31 : 	Scan voice ts:6 enable
2023-11-21 18:33:32 : 	Scan voice ts:7 enable
2023-11-21 18:33:33 : 	Scan voice ts:8 enable
2023-11-21 18:33:34 : 	Scan voice ts:9 enable
2023-11-21 18:33:34 : 	Scan voice ts:10 enable
2023-11-21 18:33:35 : 	Scan voice ts:11 enable
2023-11-21 18:33:36 : 	Scan voice ts:12 enable
2023-11-21 18:33:36 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 18:33:41 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 18:33:46 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 18:33:50 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:33:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 14	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:33:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:34:01 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 15	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:34:05 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:34:05 : DUT 1 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:34:05 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:34:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:34:10 : DUT 2 (AM3440_CCPA_pw_connect) bid:14 connect to ecid:63619
2023-11-21 18:34:10 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:34:14 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:34:15 : DUT 2 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:34:15 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 18:34:18 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:34:19 : DUT 1 (AM3440_CCPA_pw_connect) bid:15 connect to ecid:63620
2023-11-21 18:34:19 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 18:35:20 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:35:21 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:35:21 : Check setup status start 
2023-11-21 18:35:46 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:35:46 : 		Tone value set :D
2023-11-21 18:35:48 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 18:35:50 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:35:55 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:35:59 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:36:04 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:36:08 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 18:36:08 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 18:36:57 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:36:57 : 		Tone value set :n4
2023-11-21 18:36:59 : 		Tone Expected value:"444--444--444--444"
2023-11-21 18:37:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:37:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:37:09 : 		Tone result:        "444--444--444--444"
2023-11-21 18:37:14 : 		Tone result:        "444--444--444--444"
2023-11-21 18:37:18 : 		Tone result:        "444--444--444--444"
2023-11-21 18:37:22 : 		Tone result:        "444--444--444--444"
2023-11-21 18:37:23 : 		tone test pass "444--444--444--444"
2023-11-21 18:38:12 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:38:12 : 		Tone value set :n8
2023-11-21 18:38:13 : 		Tone Expected value:"888--888--888--888"
2023-11-21 18:38:15 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:38:19 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:38:24 : 		Tone result:        "888--888--888--888"
2023-11-21 18:38:28 : 		Tone result:        "888--888--888--888"
2023-11-21 18:38:33 : 		Tone result:        "888--888--888--888"
2023-11-21 18:38:38 : 		Tone result:        "888--888--888--888"
2023-11-21 18:38:38 : 		tone test pass "888--888--888--888"
2023-11-21 18:39:29 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 18:39:29 : 		Tone value set :pound
2023-11-21 18:39:30 : 		Tone Expected value:"###--###--###--###"
2023-11-21 18:39:32 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:39:37 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 18:39:41 : 		Tone result:        "###--###--###--###"
2023-11-21 18:39:46 : 		Tone result:        "###--###--###--###"
2023-11-21 18:39:51 : 		Tone result:        "###--###--###--###"
2023-11-21 18:39:55 : 		Tone result:        "###--###--###--###"
2023-11-21 18:39:55 : 		tone test pass "###--###--###--###"
2023-11-21 18:40:20 : Check setup status end 
2023-11-21 18:40:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:40:23 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:40:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:40:27 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 14
2023-11-21 18:40:32 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:40:32 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:40:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:40:36 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 15
2023-11-21 18:40:43 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:40:49 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:40:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:41:02 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:41:02 : 	TSI Mapping clear
2023-11-21 18:41:02 : ---test end---
2023-11-21 18:41:05 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:41:05 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:41:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:41:10 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:41:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:41:14 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:41:19 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:41:19 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 18:41:26 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:41:33 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:41:39 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:41:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:41:46 : 	TSI Mapping clear
2023-11-21 18:41:46 : ---------Round@     8-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 06:41:46
2023-11-21 18:41:46 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:41:47 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:41:47 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 18:41:48 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 18:42:19 : 	Scan voice ts 
2023-11-21 18:42:19 : 	Scan voice ts:1 enable
2023-11-21 18:42:20 : 	Scan voice ts:2 enable
2023-11-21 18:42:21 : 	Scan voice ts:3 enable
2023-11-21 18:42:22 : 	Scan voice ts:4 enable
2023-11-21 18:42:23 : 	Scan voice ts:5 enable
2023-11-21 18:42:23 : 	Scan voice ts:6 enable
2023-11-21 18:42:24 : 	Scan voice ts:7 enable
2023-11-21 18:42:25 : 	Scan voice ts:8 enable
2023-11-21 18:42:26 : 	Scan voice ts:9 enable
2023-11-21 18:42:27 : 	Scan voice ts:10 enable
2023-11-21 18:42:28 : 	Scan voice ts:11 enable
2023-11-21 18:42:29 : 	Scan voice ts:12 enable
2023-11-21 18:42:29 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 18:42:34 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 18:42:40 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 18:42:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:42:48 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:42:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:42:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 18:42:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:43:00 : DUT 1 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 18:43:00 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 18:43:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:43:04 : DUT 2 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 18:43:04 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 18:43:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:43:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 18:43:08 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 18:43:11 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 18:43:12 : DUT 1 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 18:43:12 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 18:44:13 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:44:13 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 18:44:13 : Check setup status start 
2023-11-21 18:44:36 : ********* TS:1 *********
2023-11-21 18:44:41 : 	fxopPortStatus ringing=no
2023-11-21 18:44:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:45:32 : ********* TS:2 *********
2023-11-21 18:45:37 : 	fxopPortStatus ringing=no
2023-11-21 18:45:39 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:46:31 : ********* TS:3 *********
2023-11-21 18:46:36 : 	fxopPortStatus ringing=no
2023-11-21 18:46:38 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:47:28 : ********* TS:4 *********
2023-11-21 18:47:33 : 	fxopPortStatus ringing=no
2023-11-21 18:47:35 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:48:25 : ********* TS:5 *********
2023-11-21 18:48:30 : 	fxopPortStatus ringing=no
2023-11-21 18:48:31 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:49:19 : ********* TS:6 *********
2023-11-21 18:49:24 : 	fxopPortStatus ringing=no
2023-11-21 18:49:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:50:15 : ********* TS:7 *********
2023-11-21 18:50:20 : 	fxopPortStatus ringing=no
2023-11-21 18:50:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:51:12 : ********* TS:8 *********
2023-11-21 18:51:17 : 	fxopPortStatus ringing=no
2023-11-21 18:51:19 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:52:11 : ********* TS:9 *********
2023-11-21 18:52:16 : 	fxopPortStatus ringing=no
2023-11-21 18:52:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:53:09 : ********* TS:10 *********
2023-11-21 18:53:14 : 	fxopPortStatus ringing=no
2023-11-21 18:53:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:54:07 : ********* TS:11 *********
2023-11-21 18:54:12 : 	fxopPortStatus ringing=no
2023-11-21 18:54:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:55:06 : ********* TS:12 *********
2023-11-21 18:55:11 : 	fxopPortStatus ringing=no
2023-11-21 18:55:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 18:56:03 : ********* TS:1 *********
2023-11-21 18:56:19 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:56:24 : 		Table:bert
2023-11-21 18:56:24 : 		Table:Syn
2023-11-21 18:56:24 : 		Table:Bit error:0
2023-11-21 18:56:24 : 		Table:Time11
2023-11-21 18:56:28 : 		Table:bert
2023-11-21 18:56:28 : 		Table:Sync
2023-11-21 18:56:28 : 		Table:Bit error:0
2023-11-21 18:56:28 : 		Table:Time15
2023-11-21 18:56:28 : 		bert test Pass
2023-11-21 18:56:39 : ********* TS:2 *********
2023-11-21 18:56:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:57:00 : 		Table:bert
2023-11-21 18:57:00 : 		Table:Syn
2023-11-21 18:57:00 : 		Table:Bit error:0
2023-11-21 18:57:00 : 		Table:Time12
2023-11-21 18:57:04 : 		Table:bert
2023-11-21 18:57:04 : 		Table:Sync
2023-11-21 18:57:04 : 		Table:Bit error:0
2023-11-21 18:57:04 : 		Table:Time16
2023-11-21 18:57:04 : 		bert test Pass
2023-11-21 18:57:15 : ********* TS:3 *********
2023-11-21 18:57:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:57:36 : 		Table:bert
2023-11-21 18:57:36 : 		Table:Syn
2023-11-21 18:57:36 : 		Table:Bit error:0
2023-11-21 18:57:36 : 		Table:Time11
2023-11-21 18:57:40 : 		Table:bert
2023-11-21 18:57:40 : 		Table:Sync
2023-11-21 18:57:40 : 		Table:Bit error:0
2023-11-21 18:57:40 : 		Table:Time15
2023-11-21 18:57:40 : 		bert test Pass
2023-11-21 18:57:52 : ********* TS:4 *********
2023-11-21 18:58:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:58:12 : 		Table:bert
2023-11-21 18:58:12 : 		Table:Syn
2023-11-21 18:58:12 : 		Table:Bit error:0
2023-11-21 18:58:12 : 		Table:Time12
2023-11-21 18:58:18 : 		Table:bert
2023-11-21 18:58:18 : 		Table:Sync
2023-11-21 18:58:18 : 		Table:Bit error:0
2023-11-21 18:58:18 : 		Table:Time16
2023-11-21 18:58:18 : 		bert test Pass
2023-11-21 18:58:29 : ********* TS:5 *********
2023-11-21 18:58:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:58:50 : 		Table:bert
2023-11-21 18:58:50 : 		Table:Syn
2023-11-21 18:58:50 : 		Table:Bit error:0
2023-11-21 18:58:50 : 		Table:Time9
2023-11-21 18:58:55 : 		Table:bert
2023-11-21 18:58:55 : 		Table:Sync
2023-11-21 18:58:55 : 		Table:Bit error:0
2023-11-21 18:58:55 : 		Table:Time13
2023-11-21 18:58:55 : 		bert test Pass
2023-11-21 18:59:06 : ********* TS:6 *********
2023-11-21 18:59:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 18:59:27 : 		Table:bert
2023-11-21 18:59:27 : 		Table:Syn
2023-11-21 18:59:27 : 		Table:Bit error:0
2023-11-21 18:59:27 : 		Table:Time9
2023-11-21 18:59:32 : 		Table:bert
2023-11-21 18:59:32 : 		Table:Sync
2023-11-21 18:59:32 : 		Table:Bit error:0
2023-11-21 18:59:32 : 		Table:Time17
2023-11-21 18:59:32 : 		bert test Pass
2023-11-21 18:59:43 : ********* TS:7 *********
2023-11-21 19:00:00 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:00:04 : 		Table:bert
2023-11-21 19:00:04 : 		Table:Syn
2023-11-21 19:00:04 : 		Table:Bit error:0
2023-11-21 19:00:04 : 		Table:Time12
2023-11-21 19:00:08 : 		Table:bert
2023-11-21 19:00:08 : 		Table:Sync
2023-11-21 19:00:08 : 		Table:Bit error:0
2023-11-21 19:00:08 : 		Table:Time16
2023-11-21 19:00:08 : 		bert test Pass
2023-11-21 19:00:19 : ********* TS:8 *********
2023-11-21 19:00:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:00:40 : 		Table:bert
2023-11-21 19:00:40 : 		Table:Syn
2023-11-21 19:00:40 : 		Table:Bit error:0
2023-11-21 19:00:40 : 		Table:Time12
2023-11-21 19:00:44 : 		Table:bert
2023-11-21 19:00:44 : 		Table:Sync
2023-11-21 19:00:44 : 		Table:Bit error:0
2023-11-21 19:00:44 : 		Table:Time16
2023-11-21 19:00:44 : 		bert test Pass
2023-11-21 19:00:56 : ********* TS:9 *********
2023-11-21 19:01:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:01:16 : 		Table:bert
2023-11-21 19:01:16 : 		Table:Syn
2023-11-21 19:01:16 : 		Table:Bit error:0
2023-11-21 19:01:16 : 		Table:Time11
2023-11-21 19:01:21 : 		Table:bert
2023-11-21 19:01:21 : 		Table:Sync
2023-11-21 19:01:21 : 		Table:Bit error:0
2023-11-21 19:01:21 : 		Table:Time15
2023-11-21 19:01:21 : 		bert test Pass
2023-11-21 19:01:32 : ********* TS:10 *********
2023-11-21 19:01:48 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:01:53 : 		Table:bert
2023-11-21 19:01:53 : 		Table:Syn
2023-11-21 19:01:53 : 		Table:Bit error:0
2023-11-21 19:01:53 : 		Table:Time11
2023-11-21 19:01:57 : 		Table:bert
2023-11-21 19:01:57 : 		Table:Sync
2023-11-21 19:01:57 : 		Table:Bit error:0
2023-11-21 19:01:57 : 		Table:Time15
2023-11-21 19:01:57 : 		bert test Pass
2023-11-21 19:02:09 : ********* TS:11 *********
2023-11-21 19:02:25 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:02:30 : 		Table:bert
2023-11-21 19:02:30 : 		Table:Syn
2023-11-21 19:02:30 : 		Table:Bit error:0
2023-11-21 19:02:30 : 		Table:Time9
2023-11-21 19:02:35 : 		Table:bert
2023-11-21 19:02:35 : 		Table:Sync
2023-11-21 19:02:35 : 		Table:Bit error:0
2023-11-21 19:02:35 : 		Table:Time17
2023-11-21 19:02:35 : 		bert test Pass
2023-11-21 19:02:46 : ********* TS:12 *********
2023-11-21 19:03:03 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:03:08 : 		Table:bert
2023-11-21 19:03:08 : 		Table:Syn
2023-11-21 19:03:08 : 		Table:Bit error:0
2023-11-21 19:03:08 : 		Table:Time12
2023-11-21 19:03:12 : 		Table:bert
2023-11-21 19:03:12 : 		Table:Sync
2023-11-21 19:03:12 : 		Table:Bit error:0
2023-11-21 19:03:12 : 		Table:Time16
2023-11-21 19:03:12 : 		bert test Pass
2023-11-21 19:03:50 : Check setup status end 
2023-11-21 19:03:53 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:03:53 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 19:03:58 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:03:58 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 19:04:02 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:04:02 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 19:04:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:04:06 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 19:04:13 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:04:20 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:04:27 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:04:34 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:04:34 : 	TSI Mapping clear
2023-11-21 19:04:34 : ---test end---
2023-11-21 19:04:34 : ---------Round@     8-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 07:04:34
2023-11-21 19:04:34 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 19:04:34 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 19:04:35 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 19:04:36 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 19:05:08 : 	Scan voice ts 
2023-11-21 19:05:09 : 	Scan voice ts:1 enable
2023-11-21 19:05:10 : 	Scan voice ts:2 enable
2023-11-21 19:05:11 : 	Scan voice ts:3 enable
2023-11-21 19:05:11 : 	Scan voice ts:4 enable
2023-11-21 19:05:12 : 	Scan voice ts:5 enable
2023-11-21 19:05:13 : 	Scan voice ts:6 enable
2023-11-21 19:05:14 : 	Scan voice ts:7 enable
2023-11-21 19:05:14 : 	Scan voice ts:8 enable
2023-11-21 19:05:15 : 	Scan voice ts:9 enable
2023-11-21 19:05:16 : 	Scan voice ts:10 enable
2023-11-21 19:05:17 : 	Scan voice ts:11 enable
2023-11-21 19:05:18 : 	Scan voice ts:12 enable
2023-11-21 19:05:18 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 19:05:23 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 19:05:29 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 19:05:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:05:36 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:05:40 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:05:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:05:47 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:05:48 : DUT 1 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 19:05:48 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 19:05:52 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:05:53 : DUT 2 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 19:05:53 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 19:05:55 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:05:56 : DUT 2 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 19:05:56 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 19:06:00 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:06:01 : DUT 1 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 19:06:01 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 19:07:02 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 19:07:02 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 19:07:02 : Check setup status start 
2023-11-21 19:07:27 : ********* TS:1 *********
2023-11-21 19:07:32 : 	fxopPortStatus ringing=no
2023-11-21 19:07:34 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:08:24 : ********* TS:2 *********
2023-11-21 19:08:29 : 	fxopPortStatus ringing=no
2023-11-21 19:08:31 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:09:21 : ********* TS:3 *********
2023-11-21 19:09:26 : 	fxopPortStatus ringing=no
2023-11-21 19:09:28 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:10:22 : ********* TS:4 *********
2023-11-21 19:10:27 : 	fxopPortStatus ringing=no
2023-11-21 19:10:29 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:11:20 : ********* TS:5 *********
2023-11-21 19:11:25 : 	fxopPortStatus ringing=no
2023-11-21 19:11:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:12:16 : ********* TS:6 *********
2023-11-21 19:12:21 : 	fxopPortStatus ringing=no
2023-11-21 19:12:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:13:12 : ********* TS:7 *********
2023-11-21 19:13:18 : 	fxopPortStatus ringing=no
2023-11-21 19:13:20 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:14:08 : ********* TS:8 *********
2023-11-21 19:14:14 : 	fxopPortStatus ringing=no
2023-11-21 19:14:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:15:06 : ********* TS:9 *********
2023-11-21 19:15:11 : 	fxopPortStatus ringing=no
2023-11-21 19:15:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:16:04 : ********* TS:10 *********
2023-11-21 19:16:09 : 	fxopPortStatus ringing=no
2023-11-21 19:16:11 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:17:03 : ********* TS:11 *********
2023-11-21 19:17:08 : 	fxopPortStatus ringing=no
2023-11-21 19:17:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:18:00 : ********* TS:12 *********
2023-11-21 19:18:05 : 	fxopPortStatus ringing=no
2023-11-21 19:18:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:18:58 : ********* TS:1 *********
2023-11-21 19:19:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:19:19 : 		Table:bert
2023-11-21 19:19:19 : 		Table:Syn
2023-11-21 19:19:19 : 		Table:Bit error:0
2023-11-21 19:19:19 : 		Table:Time12
2023-11-21 19:19:24 : 		Table:bert
2023-11-21 19:19:24 : 		Table:Sync
2023-11-21 19:19:24 : 		Table:Bit error:0
2023-11-21 19:19:24 : 		Table:Time16
2023-11-21 19:19:24 : 		bert test Pass
2023-11-21 19:19:36 : ********* TS:2 *********
2023-11-21 19:19:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:19:57 : 		Table:bert
2023-11-21 19:19:57 : 		Table:Syn
2023-11-21 19:19:57 : 		Table:Bit error:0
2023-11-21 19:19:57 : 		Table:Time11
2023-11-21 19:20:01 : 		Table:bert
2023-11-21 19:20:01 : 		Table:Sync
2023-11-21 19:20:01 : 		Table:Bit error:0
2023-11-21 19:20:01 : 		Table:Time15
2023-11-21 19:20:01 : 		bert test Pass
2023-11-21 19:20:12 : ********* TS:3 *********
2023-11-21 19:20:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:20:33 : 		Table:bert
2023-11-21 19:20:33 : 		Table:Syn
2023-11-21 19:20:33 : 		Table:Bit error:0
2023-11-21 19:20:33 : 		Table:Time10
2023-11-21 19:20:37 : 		Table:bert
2023-11-21 19:20:37 : 		Table:Sync
2023-11-21 19:20:37 : 		Table:Bit error:0
2023-11-21 19:20:37 : 		Table:Time14
2023-11-21 19:20:38 : 		bert test Pass
2023-11-21 19:20:48 : ********* TS:4 *********
2023-11-21 19:21:04 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:21:08 : 		Table:bert
2023-11-21 19:21:08 : 		Table:Syn
2023-11-21 19:21:08 : 		Table:Bit error:0
2023-11-21 19:21:08 : 		Table:Time11
2023-11-21 19:21:13 : 		Table:bert
2023-11-21 19:21:13 : 		Table:Sync
2023-11-21 19:21:13 : 		Table:Bit error:0
2023-11-21 19:21:13 : 		Table:Time15
2023-11-21 19:21:13 : 		bert test Pass
2023-11-21 19:21:24 : ********* TS:5 *********
2023-11-21 19:21:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:21:45 : 		Table:bert
2023-11-21 19:21:45 : 		Table:Syn
2023-11-21 19:21:45 : 		Table:Bit error:0
2023-11-21 19:21:45 : 		Table:Time10
2023-11-21 19:21:49 : 		Table:bert
2023-11-21 19:21:49 : 		Table:Sync
2023-11-21 19:21:50 : 		Table:Bit error:0
2023-11-21 19:21:50 : 		Table:Time14
2023-11-21 19:21:50 : 		bert test Pass
2023-11-21 19:22:01 : ********* TS:6 *********
2023-11-21 19:22:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:22:21 : 		Table:bert
2023-11-21 19:22:21 : 		Table:Syn
2023-11-21 19:22:22 : 		Table:Bit error:0
2023-11-21 19:22:22 : 		Table:Time10
2023-11-21 19:22:26 : 		Table:bert
2023-11-21 19:22:26 : 		Table:Sync
2023-11-21 19:22:26 : 		Table:Bit error:0
2023-11-21 19:22:26 : 		Table:Time14
2023-11-21 19:22:26 : 		bert test Pass
2023-11-21 19:22:37 : ********* TS:7 *********
2023-11-21 19:22:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:22:58 : 		Table:bert
2023-11-21 19:22:58 : 		Table:Syn
2023-11-21 19:22:58 : 		Table:Bit error:0
2023-11-21 19:22:58 : 		Table:Time10
2023-11-21 19:23:02 : 		Table:bert
2023-11-21 19:23:02 : 		Table:Sync
2023-11-21 19:23:02 : 		Table:Bit error:0
2023-11-21 19:23:02 : 		Table:Time14
2023-11-21 19:23:02 : 		bert test Pass
2023-11-21 19:23:13 : ********* TS:8 *********
2023-11-21 19:23:30 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:23:35 : 		Table:bert
2023-11-21 19:23:35 : 		Table:Syn
2023-11-21 19:23:35 : 		Table:Bit error:0
2023-11-21 19:23:35 : 		Table:Time9
2023-11-21 19:23:39 : 		Table:bert
2023-11-21 19:23:39 : 		Table:Sync
2023-11-21 19:23:39 : 		Table:Bit error:0
2023-11-21 19:23:39 : 		Table:Time17
2023-11-21 19:23:39 : 		bert test Pass
2023-11-21 19:23:50 : ********* TS:9 *********
2023-11-21 19:24:07 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:24:11 : 		Table:bert
2023-11-21 19:24:11 : 		Table:Syn
2023-11-21 19:24:11 : 		Table:Bit error:0
2023-11-21 19:24:11 : 		Table:Time12
2023-11-21 19:24:16 : 		Table:bert
2023-11-21 19:24:16 : 		Table:Sync
2023-11-21 19:24:16 : 		Table:Bit error:0
2023-11-21 19:24:16 : 		Table:Time16
2023-11-21 19:24:16 : 		bert test Pass
2023-11-21 19:24:27 : ********* TS:10 *********
2023-11-21 19:24:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:24:48 : 		Table:bert
2023-11-21 19:24:48 : 		Table:Syn
2023-11-21 19:24:48 : 		Table:Bit error:0
2023-11-21 19:24:48 : 		Table:Time11
2023-11-21 19:24:52 : 		Table:bert
2023-11-21 19:24:52 : 		Table:Sync
2023-11-21 19:24:52 : 		Table:Bit error:0
2023-11-21 19:24:52 : 		Table:Time15
2023-11-21 19:24:52 : 		bert test Pass
2023-11-21 19:25:03 : ********* TS:11 *********
2023-11-21 19:25:20 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:25:25 : 		Table:bert
2023-11-21 19:25:25 : 		Table:Syn
2023-11-21 19:25:25 : 		Table:Bit error:0
2023-11-21 19:25:25 : 		Table:Time11
2023-11-21 19:25:29 : 		Table:bert
2023-11-21 19:25:29 : 		Table:Sync
2023-11-21 19:25:29 : 		Table:Bit error:0
2023-11-21 19:25:29 : 		Table:Time15
2023-11-21 19:25:29 : 		bert test Pass
2023-11-21 19:25:40 : ********* TS:12 *********
2023-11-21 19:25:56 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:26:01 : 		Table:bert
2023-11-21 19:26:01 : 		Table:Syn
2023-11-21 19:26:01 : 		Table:Bit error:0
2023-11-21 19:26:01 : 		Table:Time10
2023-11-21 19:26:05 : 		Table:bert
2023-11-21 19:26:05 : 		Table:Sync
2023-11-21 19:26:05 : 		Table:Bit error:0
2023-11-21 19:26:05 : 		Table:Time14
2023-11-21 19:26:05 : 		bert test Pass
2023-11-21 19:26:42 : Check setup status end 
2023-11-21 19:26:44 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:26:44 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 19:26:47 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:26:48 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 19:26:52 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:26:52 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 19:26:56 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:26:56 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 19:27:03 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:27:10 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:27:17 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:27:23 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:27:23 : 	TSI Mapping clear
2023-11-21 19:27:23 : ---test end---
2023-11-21 19:27:23 : ---------Round@     8-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 07:27:23
2023-11-21 19:27:23 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 19:27:24 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 19:27:25 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 19:27:26 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 19:27:57 : 	Scan voice ts 
2023-11-21 19:27:57 : 	Scan voice ts:1 enable
2023-11-21 19:27:58 : 	Scan voice ts:2 enable
2023-11-21 19:27:59 : 	Scan voice ts:3 enable
2023-11-21 19:28:00 : 	Scan voice ts:4 enable
2023-11-21 19:28:01 : 	Scan voice ts:5 enable
2023-11-21 19:28:02 : 	Scan voice ts:6 enable
2023-11-21 19:28:03 : 	Scan voice ts:7 enable
2023-11-21 19:28:03 : 	Scan voice ts:8 enable
2023-11-21 19:28:04 : 	Scan voice ts:9 enable
2023-11-21 19:28:05 : 	Scan voice ts:10 enable
2023-11-21 19:28:06 : 	Scan voice ts:11 enable
2023-11-21 19:28:07 : 	Scan voice ts:12 enable
2023-11-21 19:28:07 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 19:28:12 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 19:28:18 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 19:28:22 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:28:27 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:28:31 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:28:35 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:28:39 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:28:40 : DUT 1 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 19:28:40 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 19:28:43 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:28:44 : DUT 2 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 19:28:44 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 19:28:47 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:28:47 : DUT 2 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 19:28:47 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 19:28:51 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:28:52 : DUT 1 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 19:28:52 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 19:29:53 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 19:29:53 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 19:29:54 : Check setup status start 
2023-11-21 19:30:19 : ********* TS:1 *********
2023-11-21 19:30:24 : 	fxopPortStatus ringing=no
2023-11-21 19:30:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:31:15 : ********* TS:2 *********
2023-11-21 19:31:20 : 	fxopPortStatus ringing=no
2023-11-21 19:31:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:32:13 : ********* TS:3 *********
2023-11-21 19:32:19 : 	fxopPortStatus ringing=no
2023-11-21 19:32:21 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:33:12 : ********* TS:4 *********
2023-11-21 19:33:17 : 	fxopPortStatus ringing=no
2023-11-21 19:33:19 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:34:10 : ********* TS:5 *********
2023-11-21 19:34:15 : 	fxopPortStatus ringing=no
2023-11-21 19:34:17 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:35:09 : ********* TS:6 *********
2023-11-21 19:35:14 : 	fxopPortStatus ringing=no
2023-11-21 19:35:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:36:06 : ********* TS:7 *********
2023-11-21 19:36:11 : 	fxopPortStatus ringing=no
2023-11-21 19:36:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:37:02 : ********* TS:8 *********
2023-11-21 19:37:07 : 	fxopPortStatus ringing=no
2023-11-21 19:37:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:38:00 : ********* TS:9 *********
2023-11-21 19:38:05 : 	fxopPortStatus ringing=no
2023-11-21 19:38:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:38:58 : ********* TS:10 *********
2023-11-21 19:39:03 : 	fxopPortStatus ringing=no
2023-11-21 19:39:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:39:57 : ********* TS:11 *********
2023-11-21 19:40:02 : 	fxopPortStatus ringing=no
2023-11-21 19:40:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:40:56 : ********* TS:12 *********
2023-11-21 19:41:01 : 	fxopPortStatus ringing=no
2023-11-21 19:41:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:41:53 : ********* TS:1 *********
2023-11-21 19:42:09 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:42:14 : 		Table:bert
2023-11-21 19:42:14 : 		Table:Syn
2023-11-21 19:42:14 : 		Table:Bit error:0
2023-11-21 19:42:14 : 		Table:Time12
2023-11-21 19:42:18 : 		Table:bert
2023-11-21 19:42:18 : 		Table:Sync
2023-11-21 19:42:18 : 		Table:Bit error:0
2023-11-21 19:42:18 : 		Table:Time16
2023-11-21 19:42:18 : 		bert test Pass
2023-11-21 19:42:30 : ********* TS:2 *********
2023-11-21 19:42:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:42:51 : 		Table:bert
2023-11-21 19:42:51 : 		Table:Syn
2023-11-21 19:42:51 : 		Table:Bit error:0
2023-11-21 19:42:51 : 		Table:Time10
2023-11-21 19:42:55 : 		Table:bert
2023-11-21 19:42:55 : 		Table:Sync
2023-11-21 19:42:55 : 		Table:Bit error:0
2023-11-21 19:42:55 : 		Table:Time14
2023-11-21 19:42:55 : 		bert test Pass
2023-11-21 19:43:06 : ********* TS:3 *********
2023-11-21 19:43:23 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:43:28 : 		Table:bert
2023-11-21 19:43:28 : 		Table:Syn
2023-11-21 19:43:28 : 		Table:Bit error:0
2023-11-21 19:43:28 : 		Table:Time10
2023-11-21 19:43:33 : 		Table:bert
2023-11-21 19:43:33 : 		Table:Sync
2023-11-21 19:43:33 : 		Table:Bit error:0
2023-11-21 19:43:33 : 		Table:Time18
2023-11-21 19:43:33 : 		bert test Pass
2023-11-21 19:43:44 : ********* TS:4 *********
2023-11-21 19:44:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:44:05 : 		Table:bert
2023-11-21 19:44:05 : 		Table:Syn
2023-11-21 19:44:05 : 		Table:Bit error:0
2023-11-21 19:44:05 : 		Table:Time12
2023-11-21 19:44:09 : 		Table:bert
2023-11-21 19:44:09 : 		Table:Sync
2023-11-21 19:44:09 : 		Table:Bit error:0
2023-11-21 19:44:09 : 		Table:Time16
2023-11-21 19:44:09 : 		bert test Pass
2023-11-21 19:44:20 : ********* TS:5 *********
2023-11-21 19:44:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:44:41 : 		Table:bert
2023-11-21 19:44:41 : 		Table:Syn
2023-11-21 19:44:41 : 		Table:Bit error:0
2023-11-21 19:44:41 : 		Table:Time12
2023-11-21 19:44:45 : 		Table:bert
2023-11-21 19:44:45 : 		Table:Sync
2023-11-21 19:44:45 : 		Table:Bit error:0
2023-11-21 19:44:45 : 		Table:Time16
2023-11-21 19:44:45 : 		bert test Pass
2023-11-21 19:44:56 : ********* TS:6 *********
2023-11-21 19:45:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:45:19 : 		Table:bert
2023-11-21 19:45:19 : 		Table:Syn
2023-11-21 19:45:19 : 		Table:Bit error:0
2023-11-21 19:45:19 : 		Table:Time11
2023-11-21 19:45:23 : 		Table:bert
2023-11-21 19:45:23 : 		Table:Sync
2023-11-21 19:45:23 : 		Table:Bit error:0
2023-11-21 19:45:23 : 		Table:Time15
2023-11-21 19:45:23 : 		bert test Pass
2023-11-21 19:45:35 : ********* TS:7 *********
2023-11-21 19:45:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:45:55 : 		Table:bert
2023-11-21 19:45:55 : 		Table:Syn
2023-11-21 19:45:55 : 		Table:Bit error:0
2023-11-21 19:45:55 : 		Table:Time10
2023-11-21 19:46:00 : 		Table:bert
2023-11-21 19:46:00 : 		Table:Sync
2023-11-21 19:46:00 : 		Table:Bit error:0
2023-11-21 19:46:00 : 		Table:Time14
2023-11-21 19:46:00 : 		bert test Pass
2023-11-21 19:46:11 : ********* TS:8 *********
2023-11-21 19:46:28 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:46:32 : 		Table:bert
2023-11-21 19:46:32 : 		Table:Syn
2023-11-21 19:46:32 : 		Table:Bit error:0
2023-11-21 19:46:32 : 		Table:Time10
2023-11-21 19:46:37 : 		Table:bert
2023-11-21 19:46:37 : 		Table:Sync
2023-11-21 19:46:37 : 		Table:Bit error:0
2023-11-21 19:46:37 : 		Table:Time17
2023-11-21 19:46:37 : 		bert test Pass
2023-11-21 19:46:48 : ********* TS:9 *********
2023-11-21 19:47:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:47:10 : 		Table:bert
2023-11-21 19:47:10 : 		Table:Syn
2023-11-21 19:47:10 : 		Table:Bit error:0
2023-11-21 19:47:10 : 		Table:Time12
2023-11-21 19:47:14 : 		Table:bert
2023-11-21 19:47:14 : 		Table:Sync
2023-11-21 19:47:14 : 		Table:Bit error:0
2023-11-21 19:47:14 : 		Table:Time16
2023-11-21 19:47:14 : 		bert test Pass
2023-11-21 19:47:25 : ********* TS:10 *********
2023-11-21 19:47:42 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:47:46 : 		Table:bert
2023-11-21 19:47:46 : 		Table:Syn
2023-11-21 19:47:46 : 		Table:Bit error:0
2023-11-21 19:47:46 : 		Table:Time12
2023-11-21 19:47:50 : 		Table:bert
2023-11-21 19:47:50 : 		Table:Sync
2023-11-21 19:47:50 : 		Table:Bit error:0
2023-11-21 19:47:50 : 		Table:Time15
2023-11-21 19:47:50 : 		bert test Pass
2023-11-21 19:48:02 : ********* TS:11 *********
2023-11-21 19:48:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:48:22 : 		Table:bert
2023-11-21 19:48:22 : 		Table:Syn
2023-11-21 19:48:22 : 		Table:Bit error:0
2023-11-21 19:48:22 : 		Table:Time11
2023-11-21 19:48:27 : 		Table:bert
2023-11-21 19:48:27 : 		Table:Sync
2023-11-21 19:48:27 : 		Table:Bit error:0
2023-11-21 19:48:27 : 		Table:Time15
2023-11-21 19:48:27 : 		bert test Pass
2023-11-21 19:48:38 : ********* TS:12 *********
2023-11-21 19:48:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 19:48:59 : 		Table:bert
2023-11-21 19:48:59 : 		Table:Syn
2023-11-21 19:48:59 : 		Table:Bit error:0
2023-11-21 19:48:59 : 		Table:Time11
2023-11-21 19:49:03 : 		Table:bert
2023-11-21 19:49:03 : 		Table:Sync
2023-11-21 19:49:03 : 		Table:Bit error:0
2023-11-21 19:49:03 : 		Table:Time15
2023-11-21 19:49:03 : 		bert test Pass
2023-11-21 19:49:40 : Check setup status end 
2023-11-21 19:49:44 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:49:44 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 19:49:48 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:49:48 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 19:49:53 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:49:53 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 19:49:57 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:49:57 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 19:50:04 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:50:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:50:19 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:50:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:50:25 : 	TSI Mapping clear
2023-11-21 19:50:25 : ---test end---
2023-11-21 19:50:26 : ---------Round@     8-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 07:50:26
2023-11-21 19:50:26 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 19:50:26 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 19:50:27 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 19:50:28 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 19:50:59 : 	Scan voice ts 
2023-11-21 19:51:00 : 	Scan voice ts:1 enable
2023-11-21 19:51:00 : 	Scan voice ts:2 enable
2023-11-21 19:51:01 : 	Scan voice ts:3 enable
2023-11-21 19:51:02 : 	Scan voice ts:4 enable
2023-11-21 19:51:03 : 	Scan voice ts:5 enable
2023-11-21 19:51:04 : 	Scan voice ts:6 enable
2023-11-21 19:51:05 : 	Scan voice ts:7 enable
2023-11-21 19:51:06 : 	Scan voice ts:8 enable
2023-11-21 19:51:07 : 	Scan voice ts:9 enable
2023-11-21 19:51:07 : 	Scan voice ts:10 enable
2023-11-21 19:51:08 : 	Scan voice ts:11 enable
2023-11-21 19:51:09 : 	Scan voice ts:12 enable
2023-11-21 19:51:09 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 19:51:15 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 19:51:21 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 19:51:26 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:51:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 4	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:51:34 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:51:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 5	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 19:51:42 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:51:42 : DUT 1 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 19:51:42 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 19:51:46 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:51:46 : DUT 2 (AM3440_CCPA_pw_connect) bid:4 connect to ecid:47787
2023-11-21 19:51:46 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 19:51:50 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:51:50 : DUT 2 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 19:51:50 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 19:51:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 19:51:55 : DUT 1 (AM3440_CCPA_pw_connect) bid:5 connect to ecid:47788
2023-11-21 19:51:55 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 19:52:56 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 19:52:57 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 19:52:57 : Check setup status start 
2023-11-21 19:53:21 : ********* TS:1 *********
2023-11-21 19:53:26 : 	fxopPortStatus ringing=no
2023-11-21 19:53:28 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:54:17 : ********* TS:2 *********
2023-11-21 19:54:23 : 	fxopPortStatus ringing=no
2023-11-21 19:54:24 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:55:16 : ********* TS:3 *********
2023-11-21 19:55:21 : 	fxopPortStatus ringing=no
2023-11-21 19:55:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:56:17 : ********* TS:4 *********
2023-11-21 19:56:21 : 	fxopPortStatus ringing=no
2023-11-21 19:56:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:57:15 : ********* TS:5 *********
2023-11-21 19:57:20 : 	fxopPortStatus ringing=no
2023-11-21 19:57:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:58:23 : ********* TS:6 *********
2023-11-21 19:58:28 : 	fxopPortStatus ringing=no
2023-11-21 19:58:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 19:59:23 : ********* TS:7 *********
2023-11-21 19:59:28 : 	fxopPortStatus ringing=no
2023-11-21 19:59:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:00:23 : ********* TS:8 *********
2023-11-21 20:00:28 : 	fxopPortStatus ringing=no
2023-11-21 20:00:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:01:22 : ********* TS:9 *********
2023-11-21 20:01:27 : 	fxopPortStatus ringing=no
2023-11-21 20:01:29 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:02:21 : ********* TS:10 *********
2023-11-21 20:02:27 : 	fxopPortStatus ringing=no
2023-11-21 20:02:28 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:03:21 : ********* TS:11 *********
2023-11-21 20:03:26 : 	fxopPortStatus ringing=no
2023-11-21 20:03:28 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:04:20 : ********* TS:12 *********
2023-11-21 20:04:25 : 	fxopPortStatus ringing=no
2023-11-21 20:04:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:05:21 : ********* TS:1 *********
2023-11-21 20:05:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:05:41 : 		Table:bert
2023-11-21 20:05:41 : 		Table:Syn
2023-11-21 20:05:41 : 		Table:Bit error:0
2023-11-21 20:05:41 : 		Table:Time12
2023-11-21 20:05:45 : 		Table:bert
2023-11-21 20:05:45 : 		Table:Sync
2023-11-21 20:05:45 : 		Table:Bit error:0
2023-11-21 20:05:45 : 		Table:Time16
2023-11-21 20:05:45 : 		bert test Pass
2023-11-21 20:05:56 : ********* TS:2 *********
2023-11-21 20:06:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:06:17 : 		Table:bert
2023-11-21 20:06:17 : 		Table:Syn
2023-11-21 20:06:17 : 		Table:Bit error:0
2023-11-21 20:06:17 : 		Table:Time12
2023-11-21 20:06:21 : 		Table:bert
2023-11-21 20:06:21 : 		Table:Sync
2023-11-21 20:06:21 : 		Table:Bit error:0
2023-11-21 20:06:21 : 		Table:Time16
2023-11-21 20:06:21 : 		bert test Pass
2023-11-21 20:06:33 : ********* TS:3 *********
2023-11-21 20:06:49 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:06:54 : 		Table:bert
2023-11-21 20:06:54 : 		Table:Syn
2023-11-21 20:06:54 : 		Table:Bit error:0
2023-11-21 20:06:54 : 		Table:Time12
2023-11-21 20:06:58 : 		Table:bert
2023-11-21 20:06:58 : 		Table:Sync
2023-11-21 20:06:58 : 		Table:Bit error:0
2023-11-21 20:06:58 : 		Table:Time16
2023-11-21 20:06:58 : 		bert test Pass
2023-11-21 20:07:09 : ********* TS:4 *********
2023-11-21 20:07:26 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:07:31 : 		Table:bert
2023-11-21 20:07:31 : 		Table:Syn
2023-11-21 20:07:31 : 		Table:Bit error:0
2023-11-21 20:07:31 : 		Table:Time12
2023-11-21 20:07:34 : 		Table:bert
2023-11-21 20:07:34 : 		Table:Sync
2023-11-21 20:07:34 : 		Table:Bit error:0
2023-11-21 20:07:34 : 		Table:Time15
2023-11-21 20:07:34 : 		bert test Pass
2023-11-21 20:07:46 : ********* TS:5 *********
2023-11-21 20:08:02 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:08:06 : 		Table:bert
2023-11-21 20:08:06 : 		Table:Syn
2023-11-21 20:08:06 : 		Table:Bit error:0
2023-11-21 20:08:06 : 		Table:Time11
2023-11-21 20:08:11 : 		Table:bert
2023-11-21 20:08:11 : 		Table:Sync
2023-11-21 20:08:11 : 		Table:Bit error:0
2023-11-21 20:08:11 : 		Table:Time15
2023-11-21 20:08:11 : 		bert test Pass
2023-11-21 20:08:23 : ********* TS:6 *********
2023-11-21 20:08:39 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:08:43 : 		Table:bert
2023-11-21 20:08:43 : 		Table:Syn
2023-11-21 20:08:43 : 		Table:Bit error:0
2023-11-21 20:08:43 : 		Table:Time10
2023-11-21 20:08:48 : 		Table:bert
2023-11-21 20:08:48 : 		Table:Sync
2023-11-21 20:08:48 : 		Table:Bit error:0
2023-11-21 20:08:48 : 		Table:Time17
2023-11-21 20:08:48 : 		bert test Pass
2023-11-21 20:09:01 : ********* TS:7 *********
2023-11-21 20:09:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:09:22 : 		Table:bert
2023-11-21 20:09:22 : 		Table:Syn
2023-11-21 20:09:22 : 		Table:Bit error:0
2023-11-21 20:09:22 : 		Table:Time11
2023-11-21 20:09:26 : 		Table:bert
2023-11-21 20:09:26 : 		Table:Sync
2023-11-21 20:09:26 : 		Table:Bit error:0
2023-11-21 20:09:26 : 		Table:Time15
2023-11-21 20:09:26 : 		bert test Pass
2023-11-21 20:09:38 : ********* TS:8 *********
2023-11-21 20:09:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:09:59 : 		Table:bert
2023-11-21 20:09:59 : 		Table:Syn
2023-11-21 20:09:59 : 		Table:Bit error:0
2023-11-21 20:09:59 : 		Table:Time11
2023-11-21 20:10:03 : 		Table:bert
2023-11-21 20:10:03 : 		Table:Sync
2023-11-21 20:10:03 : 		Table:Bit error:0
2023-11-21 20:10:03 : 		Table:Time15
2023-11-21 20:10:03 : 		bert test Pass
2023-11-21 20:10:15 : ********* TS:9 *********
2023-11-21 20:10:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:10:36 : 		Table:bert
2023-11-21 20:10:36 : 		Table:Syn
2023-11-21 20:10:36 : 		Table:Bit error:0
2023-11-21 20:10:36 : 		Table:Time9
2023-11-21 20:10:40 : 		Table:bert
2023-11-21 20:10:40 : 		Table:Sync
2023-11-21 20:10:40 : 		Table:Bit error:0
2023-11-21 20:10:40 : 		Table:Time14
2023-11-21 20:10:40 : 		bert test Pass
2023-11-21 20:10:51 : ********* TS:10 *********
2023-11-21 20:11:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:11:13 : 		Table:bert
2023-11-21 20:11:13 : 		Table:Syn
2023-11-21 20:11:13 : 		Table:Bit error:0
2023-11-21 20:11:13 : 		Table:Time14
2023-11-21 20:11:17 : 		Table:bert
2023-11-21 20:11:17 : 		Table:Sync
2023-11-21 20:11:17 : 		Table:Bit error:0
2023-11-21 20:11:17 : 		Table:Time18
2023-11-21 20:11:17 : 		bert test Pass
2023-11-21 20:11:28 : ********* TS:11 *********
2023-11-21 20:11:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:11:50 : 		Table:bert
2023-11-21 20:11:50 : 		Table:Syn
2023-11-21 20:11:50 : 		Table:Bit error:0
2023-11-21 20:11:50 : 		Table:Time12
2023-11-21 20:11:54 : 		Table:bert
2023-11-21 20:11:54 : 		Table:Sync
2023-11-21 20:11:54 : 		Table:Bit error:0
2023-11-21 20:11:55 : 		Table:Time16
2023-11-21 20:11:55 : 		bert test Pass
2023-11-21 20:12:06 : ********* TS:12 *********
2023-11-21 20:12:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 20:12:27 : 		Table:bert
2023-11-21 20:12:27 : 		Table:Syn
2023-11-21 20:12:27 : 		Table:Bit error:0
2023-11-21 20:12:27 : 		Table:Time11
2023-11-21 20:12:32 : 		Table:bert
2023-11-21 20:12:32 : 		Table:Sync
2023-11-21 20:12:32 : 		Table:Bit error:0
2023-11-21 20:12:32 : 		Table:Time15
2023-11-21 20:12:32 : 		bert test Pass
2023-11-21 20:13:09 : Check setup status end 
2023-11-21 20:13:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:13:12 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 20:13:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:13:17 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 4
2023-11-21 20:13:21 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:13:21 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 20:13:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:13:25 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 5
2023-11-21 20:13:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:13:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:13:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:13:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:13:51 : 	TSI Mapping clear
2023-11-21 20:13:51 : ---test end---
2023-11-21 20:13:55 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:13:55 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:13:59 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:13:59 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:14:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:14:04 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:14:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:14:09 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:14:17 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:14:24 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:14:31 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:14:38 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:14:38 : 	TSI Mapping clear
2023-11-21 20:14:38 : ---------Round@     9-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 08:14:38
2023-11-21 20:14:38 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:14:39 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:14:40 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:14:41 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:15:12 : 	Scan voice ts 
2023-11-21 20:15:13 : 	Scan voice ts:1 enable
2023-11-21 20:15:14 : 	Scan voice ts:2 enable
2023-11-21 20:15:15 : 	Scan voice ts:3 enable
2023-11-21 20:15:16 : 	Scan voice ts:4 enable
2023-11-21 20:15:16 : 	Scan voice ts:5 enable
2023-11-21 20:15:17 : 	Scan voice ts:6 enable
2023-11-21 20:15:17 : 	Scan voice ts:7 enable
2023-11-21 20:15:18 : 	Scan voice ts:8 enable
2023-11-21 20:15:19 : 	Scan voice ts:9 enable
2023-11-21 20:15:20 : 	Scan voice ts:10 enable
2023-11-21 20:15:21 : 	Scan voice ts:11 enable
2023-11-21 20:15:22 : 	Scan voice ts:12 enable
2023-11-21 20:15:22 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 20:15:27 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 20:15:34 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 20:15:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:15:42 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:15:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:15:51 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:15:55 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:15:56 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:15:56 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:15:59 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:16:00 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:16:00 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:16:04 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:16:05 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:16:05 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:16:08 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:16:09 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:16:09 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:17:10 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:17:11 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:17:11 : Check setup status start 
2023-11-21 20:17:39 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:17:39 : 		Tone value set :D
2023-11-21 20:17:40 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 20:17:42 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:17:47 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:17:51 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:17:56 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:18:00 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:18:05 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:18:05 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 20:18:57 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:18:57 : 		Tone value set :n4
2023-11-21 20:18:59 : 		Tone Expected value:"444--444--444--444"
2023-11-21 20:19:00 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:19:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:19:09 : 		Tone result:        "444--444--444--444"
2023-11-21 20:19:14 : 		Tone result:        "44X--XXX--XXX--X44"
2023-11-21 20:19:18 : 		Tone result:        "XX4--444--444--444"
2023-11-21 20:19:23 : 		Tone result:        "444--4XX--XXX--XXX"
2023-11-21 20:19:27 : 		Tone result:        "44X--XXX--XXX--XX4"
2023-11-21 20:19:32 : 		Tone result:        "444--444--444--444"
2023-11-21 20:19:37 : 		Tone result:        "444--444--444--444"
2023-11-21 20:19:41 : 		Tone result:        "444--444--444--444"
2023-11-21 20:19:46 : 		Tone result:        "444--444--444--444"
2023-11-21 20:19:46 : 		tone test pass "444--444--444--444"
2023-11-21 20:20:37 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:20:37 : 		Tone value set :n8
2023-11-21 20:20:39 : 		Tone Expected value:"888--888--888--888"
2023-11-21 20:20:40 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:20:45 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:20:49 : 		Tone result:        "888--888--888--888"
2023-11-21 20:20:54 : 		Tone result:        "888--888--888--888"
2023-11-21 20:20:58 : 		Tone result:        "888--888--888--888"
2023-11-21 20:21:03 : 		Tone result:        "888--888--888--888"
2023-11-21 20:21:03 : 		tone test pass "888--888--888--888"
2023-11-21 20:21:58 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:21:58 : 		Tone value set :pound
2023-11-21 20:22:00 : 		Tone Expected value:"###--###--###--###"
2023-11-21 20:22:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:22:06 : 		Tone result:        "###--###--###--###"
2023-11-21 20:22:11 : 		Tone result:        "###--###--###--###"
2023-11-21 20:22:16 : 		Tone result:        "###--###--###--###"
2023-11-21 20:22:20 : 		Tone result:        "###--###--###--###"
2023-11-21 20:22:20 : 		tone test pass "###--###--###--###"
2023-11-21 20:22:48 : Check setup status end 
2023-11-21 20:22:52 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:22:52 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:22:56 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:22:56 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:23:00 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:23:00 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:23:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:23:04 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:23:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:23:18 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:23:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:23:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:23:30 : 	TSI Mapping clear
2023-11-21 20:23:30 : ---test end---
2023-11-21 20:23:30 : ---------Round@     9-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 08:23:30
2023-11-21 20:23:30 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:23:31 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:23:32 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:23:33 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:24:04 : 	Scan voice ts 
2023-11-21 20:24:04 : 	Scan voice ts:1 enable
2023-11-21 20:24:05 : 	Scan voice ts:2 enable
2023-11-21 20:24:06 : 	Scan voice ts:3 enable
2023-11-21 20:24:07 : 	Scan voice ts:4 enable
2023-11-21 20:24:07 : 	Scan voice ts:5 enable
2023-11-21 20:24:08 : 	Scan voice ts:6 enable
2023-11-21 20:24:09 : 	Scan voice ts:7 enable
2023-11-21 20:24:10 : 	Scan voice ts:8 enable
2023-11-21 20:24:11 : 	Scan voice ts:9 enable
2023-11-21 20:24:12 : 	Scan voice ts:10 enable
2023-11-21 20:24:12 : 	Scan voice ts:11 enable
2023-11-21 20:24:13 : 	Scan voice ts:12 enable
2023-11-21 20:24:13 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 20:24:20 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 20:24:26 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 20:24:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:24:35 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:24:39 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:24:43 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:24:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:24:48 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:24:48 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:24:51 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:24:51 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:24:51 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:24:56 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:24:57 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:24:57 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:25:00 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:25:01 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:25:01 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:26:02 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:26:03 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:26:03 : Check setup status start 
2023-11-21 20:26:29 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:26:29 : 		Tone value set :D
2023-11-21 20:26:31 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 20:26:32 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:26:37 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:26:41 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:26:46 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:26:50 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:26:55 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:26:55 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 20:27:50 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:27:50 : 		Tone value set :n4
2023-11-21 20:27:51 : 		Tone Expected value:"444--444--444--444"
2023-11-21 20:27:53 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:27:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:28:03 : 		Tone result:        "444--444--444--444"
2023-11-21 20:28:07 : 		Tone result:        "444--444--444--444"
2023-11-21 20:28:11 : 		Tone result:        "444--444--444--444"
2023-11-21 20:28:16 : 		Tone result:        "444--444--444--444"
2023-11-21 20:28:16 : 		tone test pass "444--444--444--444"
2023-11-21 20:29:10 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:29:10 : 		Tone value set :n8
2023-11-21 20:29:11 : 		Tone Expected value:"888--888--888--888"
2023-11-21 20:29:13 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:29:18 : 		Tone result:        "888--888--888--888"
2023-11-21 20:29:23 : 		Tone result:        "888--888--888--888"
2023-11-21 20:29:27 : 		Tone result:        "888--888--888--888"
2023-11-21 20:29:32 : 		Tone result:        "888--888--888--888"
2023-11-21 20:29:32 : 		tone test pass "888--888--888--888"
2023-11-21 20:30:28 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:30:28 : 		Tone value set :pound
2023-11-21 20:30:30 : 		Tone Expected value:"###--###--###--###"
2023-11-21 20:30:31 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:30:37 : 		Tone result:        "###--###--###--###"
2023-11-21 20:30:41 : 		Tone result:        "###--###--###--###"
2023-11-21 20:30:46 : 		Tone result:        "###--###--###--###"
2023-11-21 20:30:50 : 		Tone result:        "###--###--###--###"
2023-11-21 20:30:50 : 		tone test pass "###--###--###--###"
2023-11-21 20:31:17 : Check setup status end 
2023-11-21 20:31:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:31:20 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:31:24 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:31:24 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:31:29 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:31:29 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:31:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:31:33 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:31:41 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:31:47 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:31:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:32:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:32:00 : 	TSI Mapping clear
2023-11-21 20:32:00 : ---test end---
2023-11-21 20:32:00 : ---------Round@     9-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 08:32:00
2023-11-21 20:32:00 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:32:01 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:32:02 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:32:03 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:32:34 : 	Scan voice ts 
2023-11-21 20:32:34 : 	Scan voice ts:1 enable
2023-11-21 20:32:35 : 	Scan voice ts:2 enable
2023-11-21 20:32:36 : 	Scan voice ts:3 enable
2023-11-21 20:32:36 : 	Scan voice ts:4 enable
2023-11-21 20:32:37 : 	Scan voice ts:5 enable
2023-11-21 20:32:38 : 	Scan voice ts:6 enable
2023-11-21 20:32:39 : 	Scan voice ts:7 enable
2023-11-21 20:32:40 : 	Scan voice ts:8 enable
2023-11-21 20:32:41 : 	Scan voice ts:9 enable
2023-11-21 20:32:42 : 	Scan voice ts:10 enable
2023-11-21 20:32:42 : 	Scan voice ts:11 enable
2023-11-21 20:32:43 : 	Scan voice ts:12 enable
2023-11-21 20:32:43 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 20:32:48 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 20:32:54 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 20:32:58 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:33:02 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:33:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:33:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:33:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:33:15 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:33:15 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:33:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:33:19 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:33:19 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:33:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:33:23 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:33:23 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:33:27 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:33:28 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:33:28 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:34:28 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:34:29 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:34:29 : Check setup status start 
2023-11-21 20:34:57 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:34:57 : 		Tone value set :D
2023-11-21 20:34:59 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 20:35:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:35:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:35:10 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:35:15 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:35:20 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:35:24 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:35:24 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 20:36:18 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:36:18 : 		Tone value set :n4
2023-11-21 20:36:19 : 		Tone Expected value:"444--444--444--444"
2023-11-21 20:36:21 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:36:25 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:36:30 : 		Tone result:        "444--444--444--444"
2023-11-21 20:36:34 : 		Tone result:        "444--444--444--444"
2023-11-21 20:36:39 : 		Tone result:        "444--444--444--444"
2023-11-21 20:36:43 : 		Tone result:        "444--444--444--444"
2023-11-21 20:36:43 : 		tone test pass "444--444--444--444"
2023-11-21 20:37:34 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:37:34 : 		Tone value set :n8
2023-11-21 20:37:35 : 		Tone Expected value:"888--888--888--888"
2023-11-21 20:37:36 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:37:42 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:37:46 : 		Tone result:        "888--888--888--888"
2023-11-21 20:37:50 : 		Tone result:        "888--888--888--888"
2023-11-21 20:37:55 : 		Tone result:        "888--888--888--888"
2023-11-21 20:38:00 : 		Tone result:        "888--888--888--888"
2023-11-21 20:38:00 : 		tone test pass "888--888--888--888"
2023-11-21 20:38:54 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:38:54 : 		Tone value set :pound
2023-11-21 20:38:55 : 		Tone Expected value:"###--###--###--###"
2023-11-21 20:38:57 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:39:02 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:39:07 : 		Tone result:        "###--###--###--###"
2023-11-21 20:39:11 : 		Tone result:        "###--###--###--###"
2023-11-21 20:39:16 : 		Tone result:        "###--###--###--###"
2023-11-21 20:39:21 : 		Tone result:        "###--###--###--###"
2023-11-21 20:39:21 : 		tone test pass "###--###--###--###"
2023-11-21 20:39:48 : Check setup status end 
2023-11-21 20:39:51 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:39:51 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:39:55 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:39:55 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:40:00 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:40:00 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:40:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:40:04 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:40:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:40:17 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:40:24 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:40:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:40:30 : 	TSI Mapping clear
2023-11-21 20:40:30 : ---test end---
2023-11-21 20:40:30 : ---------Round@     9-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 08:40:30
2023-11-21 20:40:30 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:40:31 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:40:32 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:40:33 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:41:04 : 	Scan voice ts 
2023-11-21 20:41:04 : 	Scan voice ts:1 enable
2023-11-21 20:41:05 : 	Scan voice ts:2 enable
2023-11-21 20:41:06 : 	Scan voice ts:3 enable
2023-11-21 20:41:07 : 	Scan voice ts:4 enable
2023-11-21 20:41:08 : 	Scan voice ts:5 enable
2023-11-21 20:41:09 : 	Scan voice ts:6 enable
2023-11-21 20:41:10 : 	Scan voice ts:7 enable
2023-11-21 20:41:11 : 	Scan voice ts:8 enable
2023-11-21 20:41:12 : 	Scan voice ts:9 enable
2023-11-21 20:41:13 : 	Scan voice ts:10 enable
2023-11-21 20:41:14 : 	Scan voice ts:11 enable
2023-11-21 20:41:15 : 	Scan voice ts:12 enable
2023-11-21 20:41:15 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 20:41:20 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 20:41:27 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 20:41:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:41:35 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:41:40 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:41:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:41:47 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:41:48 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:41:48 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:41:51 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:41:52 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:1107
2023-11-21 20:41:52 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:41:55 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:41:56 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:41:56 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 20:41:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:42:00 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:1108
2023-11-21 20:42:00 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 20:43:01 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:43:02 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:43:02 : Check setup status start 
2023-11-21 20:43:29 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:43:29 : 		Tone value set :D
2023-11-21 20:43:30 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 20:43:32 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:43:37 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:43:42 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:43:47 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:43:51 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:43:55 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 20:43:55 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 20:44:49 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:44:49 : 		Tone value set :n4
2023-11-21 20:44:50 : 		Tone Expected value:"444--444--444--444"
2023-11-21 20:44:52 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:44:56 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:45:01 : 		Tone result:        "444--444--444--444"
2023-11-21 20:45:05 : 		Tone result:        "444--444--444--444"
2023-11-21 20:45:10 : 		Tone result:        "444--444--444--444"
2023-11-21 20:45:15 : 		Tone result:        "444--444--444--444"
2023-11-21 20:45:15 : 		tone test pass "444--444--444--444"
2023-11-21 20:46:05 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:46:05 : 		Tone value set :n8
2023-11-21 20:46:06 : 		Tone Expected value:"888--888--888--888"
2023-11-21 20:46:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:46:12 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:46:16 : 		Tone result:        "888--888--888--888"
2023-11-21 20:46:21 : 		Tone result:        "888--888--888--888"
2023-11-21 20:46:25 : 		Tone result:        "888--888--888--888"
2023-11-21 20:46:30 : 		Tone result:        "888--888--888--888"
2023-11-21 20:46:30 : 		tone test pass "888--888--888--888"
2023-11-21 20:47:21 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 20:47:21 : 		Tone value set :pound
2023-11-21 20:47:22 : 		Tone Expected value:"###--###--###--###"
2023-11-21 20:47:24 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:47:28 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 20:47:33 : 		Tone result:        "###--###--###--###"
2023-11-21 20:47:37 : 		Tone result:        "###--###--###--###"
2023-11-21 20:47:43 : 		Tone result:        "###--###--###--###"
2023-11-21 20:47:47 : 		Tone result:        "###--###--###--###"
2023-11-21 20:47:47 : 		tone test pass "###--###--###--###"
2023-11-21 20:48:15 : Check setup status end 
2023-11-21 20:48:18 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:48:18 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:48:22 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:48:22 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-21 20:48:26 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:48:26 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:48:30 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:48:30 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-21 20:48:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:48:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:48:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:48:59 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:48:59 : 	TSI Mapping clear
2023-11-21 20:48:59 : ---test end---
2023-11-21 20:49:02 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:49:02 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:49:06 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:49:06 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:49:11 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:49:11 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:49:15 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:49:15 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 20:49:23 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:49:30 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:49:37 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:49:44 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:49:44 : 	TSI Mapping clear
2023-11-21 20:49:44 : ---------Round@     10-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 08:49:44
2023-11-21 20:49:44 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:49:45 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:49:46 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 20:49:46 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 20:50:17 : 	Scan voice ts 
2023-11-21 20:50:18 : 	Scan voice ts:1 enable
2023-11-21 20:50:19 : 	Scan voice ts:2 enable
2023-11-21 20:50:20 : 	Scan voice ts:3 enable
2023-11-21 20:50:21 : 	Scan voice ts:4 enable
2023-11-21 20:50:21 : 	Scan voice ts:5 enable
2023-11-21 20:50:22 : 	Scan voice ts:6 enable
2023-11-21 20:50:23 : 	Scan voice ts:7 enable
2023-11-21 20:50:24 : 	Scan voice ts:8 enable
2023-11-21 20:50:24 : 	Scan voice ts:9 enable
2023-11-21 20:50:25 : 	Scan voice ts:10 enable
2023-11-21 20:50:26 : 	Scan voice ts:11 enable
2023-11-21 20:50:27 : 	Scan voice ts:12 enable
2023-11-21 20:50:27 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 20:50:32 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 20:50:39 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 20:50:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:50:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:50:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:50:55 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 20:50:58 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:50:59 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 20:50:59 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 20:51:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:51:04 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 20:51:04 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 20:51:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:51:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 20:51:08 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 20:51:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 20:51:12 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 20:51:12 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 20:52:13 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:52:14 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 20:52:14 : Check setup status start 
2023-11-21 20:52:41 : ********* TS:1 *********
2023-11-21 20:52:46 : 	fxopPortStatus ringing=no
2023-11-21 20:52:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:53:42 : ********* TS:2 *********
2023-11-21 20:53:47 : 	fxopPortStatus ringing=no
2023-11-21 20:53:49 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:54:42 : ********* TS:3 *********
2023-11-21 20:54:48 : 	fxopPortStatus ringing=no
2023-11-21 20:54:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:55:42 : ********* TS:4 *********
2023-11-21 20:55:47 : 	fxopPortStatus ringing=no
2023-11-21 20:55:49 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:56:43 : ********* TS:5 *********
2023-11-21 20:56:48 : 	fxopPortStatus ringing=no
2023-11-21 20:56:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:57:44 : ********* TS:6 *********
2023-11-21 20:57:49 : 	fxopPortStatus ringing=no
2023-11-21 20:57:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:58:44 : ********* TS:7 *********
2023-11-21 20:58:49 : 	fxopPortStatus ringing=no
2023-11-21 20:58:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 20:59:39 : ********* TS:8 *********
2023-11-21 20:59:44 : 	fxopPortStatus ringing=no
2023-11-21 20:59:46 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:00:35 : ********* TS:9 *********
2023-11-21 21:00:41 : 	fxopPortStatus ringing=no
2023-11-21 21:00:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:01:37 : ********* TS:10 *********
2023-11-21 21:01:42 : 	fxopPortStatus ringing=no
2023-11-21 21:01:44 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:02:36 : ********* TS:11 *********
2023-11-21 21:02:41 : 	fxopPortStatus ringing=no
2023-11-21 21:02:43 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:03:33 : ********* TS:12 *********
2023-11-21 21:03:37 : 	fxopPortStatus ringing=no
2023-11-21 21:03:39 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:04:33 : ********* TS:1 *********
2023-11-21 21:04:49 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:04:54 : 		Table:bert
2023-11-21 21:04:54 : 		Table:Syn
2023-11-21 21:04:54 : 		Table:Bit error:0
2023-11-21 21:04:54 : 		Table:Time11
2023-11-21 21:04:59 : 		Table:bert
2023-11-21 21:04:59 : 		Table:Sync
2023-11-21 21:04:59 : 		Table:Bit error:0
2023-11-21 21:04:59 : 		Table:Time15
2023-11-21 21:04:59 : 		bert test Pass
2023-11-21 21:05:11 : ********* TS:2 *********
2023-11-21 21:05:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:05:31 : 		Table:bert
2023-11-21 21:05:31 : 		Table:Syn
2023-11-21 21:05:31 : 		Table:Bit error:0
2023-11-21 21:05:31 : 		Table:Time10
2023-11-21 21:05:35 : 		Table:bert
2023-11-21 21:05:35 : 		Table:Sync
2023-11-21 21:05:35 : 		Table:Bit error:0
2023-11-21 21:05:35 : 		Table:Time13
2023-11-21 21:05:35 : 		bert test Pass
2023-11-21 21:05:46 : ********* TS:3 *********
2023-11-21 21:06:03 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:06:06 : 		Table:bert
2023-11-21 21:06:06 : 		Table:Syn
2023-11-21 21:06:06 : 		Table:Bit error:0
2023-11-21 21:06:06 : 		Table:Time10
2023-11-21 21:06:11 : 		Table:bert
2023-11-21 21:06:11 : 		Table:Sync
2023-11-21 21:06:11 : 		Table:Bit error:0
2023-11-21 21:06:11 : 		Table:Time14
2023-11-21 21:06:11 : 		bert test Pass
2023-11-21 21:06:22 : ********* TS:4 *********
2023-11-21 21:06:38 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:06:43 : 		Table:bert
2023-11-21 21:06:43 : 		Table:Syn
2023-11-21 21:06:43 : 		Table:Bit error:0
2023-11-21 21:06:43 : 		Table:Time11
2023-11-21 21:06:47 : 		Table:bert
2023-11-21 21:06:47 : 		Table:Sync
2023-11-21 21:06:47 : 		Table:Bit error:0
2023-11-21 21:06:47 : 		Table:Time15
2023-11-21 21:06:47 : 		bert test Pass
2023-11-21 21:06:58 : ********* TS:5 *********
2023-11-21 21:07:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:07:20 : 		Table:bert
2023-11-21 21:07:20 : 		Table:Syn
2023-11-21 21:07:20 : 		Table:Bit error:0
2023-11-21 21:07:20 : 		Table:Time10
2023-11-21 21:07:25 : 		Table:bert
2023-11-21 21:07:25 : 		Table:Sync
2023-11-21 21:07:25 : 		Table:Bit error:0
2023-11-21 21:07:25 : 		Table:Time18
2023-11-21 21:07:25 : 		bert test Pass
2023-11-21 21:07:36 : ********* TS:6 *********
2023-11-21 21:07:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:07:58 : 		Table:bert
2023-11-21 21:07:58 : 		Table:Syn
2023-11-21 21:07:58 : 		Table:Bit error:0
2023-11-21 21:07:58 : 		Table:Time12
2023-11-21 21:08:02 : 		Table:bert
2023-11-21 21:08:02 : 		Table:Sync
2023-11-21 21:08:02 : 		Table:Bit error:0
2023-11-21 21:08:02 : 		Table:Time15
2023-11-21 21:08:02 : 		bert test Pass
2023-11-21 21:08:14 : ********* TS:7 *********
2023-11-21 21:08:30 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:08:35 : 		Table:bert
2023-11-21 21:08:35 : 		Table:Syn
2023-11-21 21:08:35 : 		Table:Bit error:0
2023-11-21 21:08:35 : 		Table:Time10
2023-11-21 21:08:39 : 		Table:bert
2023-11-21 21:08:39 : 		Table:Sync
2023-11-21 21:08:39 : 		Table:Bit error:0
2023-11-21 21:08:39 : 		Table:Time14
2023-11-21 21:08:39 : 		bert test Pass
2023-11-21 21:08:51 : ********* TS:8 *********
2023-11-21 21:09:07 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:09:12 : 		Table:bert
2023-11-21 21:09:12 : 		Table:Syn
2023-11-21 21:09:12 : 		Table:Bit error:0
2023-11-21 21:09:12 : 		Table:Time10
2023-11-21 21:09:17 : 		Table:bert
2023-11-21 21:09:17 : 		Table:Sync
2023-11-21 21:09:17 : 		Table:Bit error:0
2023-11-21 21:09:17 : 		Table:Time18
2023-11-21 21:09:17 : 		bert test Pass
2023-11-21 21:09:28 : ********* TS:9 *********
2023-11-21 21:09:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:09:49 : 		Table:bert
2023-11-21 21:09:49 : 		Table:Syn
2023-11-21 21:09:49 : 		Table:Bit error:0
2023-11-21 21:09:49 : 		Table:Time12
2023-11-21 21:09:54 : 		Table:bert
2023-11-21 21:09:54 : 		Table:Sync
2023-11-21 21:09:54 : 		Table:Bit error:0
2023-11-21 21:09:54 : 		Table:Time16
2023-11-21 21:09:54 : 		bert test Pass
2023-11-21 21:10:05 : ********* TS:10 *********
2023-11-21 21:10:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:10:25 : 		Table:bert
2023-11-21 21:10:25 : 		Table:Syn
2023-11-21 21:10:25 : 		Table:Bit error:0
2023-11-21 21:10:25 : 		Table:Time12
2023-11-21 21:10:30 : 		Table:bert
2023-11-21 21:10:30 : 		Table:Sync
2023-11-21 21:10:30 : 		Table:Bit error:0
2023-11-21 21:10:30 : 		Table:Time16
2023-11-21 21:10:30 : 		bert test Pass
2023-11-21 21:10:42 : ********* TS:11 *********
2023-11-21 21:10:58 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:11:03 : 		Table:bert
2023-11-21 21:11:03 : 		Table:Syn
2023-11-21 21:11:03 : 		Table:Bit error:0
2023-11-21 21:11:03 : 		Table:Time10
2023-11-21 21:11:07 : 		Table:bert
2023-11-21 21:11:07 : 		Table:Sync
2023-11-21 21:11:07 : 		Table:Bit error:0
2023-11-21 21:11:07 : 		Table:Time14
2023-11-21 21:11:07 : 		bert test Pass
2023-11-21 21:11:19 : ********* TS:12 *********
2023-11-21 21:11:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:11:40 : 		Table:bert
2023-11-21 21:11:40 : 		Table:Syn
2023-11-21 21:11:40 : 		Table:Bit error:0
2023-11-21 21:11:40 : 		Table:Time10
2023-11-21 21:11:44 : 		Table:bert
2023-11-21 21:11:44 : 		Table:Sync
2023-11-21 21:11:44 : 		Table:Bit error:0
2023-11-21 21:11:44 : 		Table:Time14
2023-11-21 21:11:44 : 		bert test Pass
2023-11-21 21:12:21 : Check setup status end 
2023-11-21 21:12:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:12:25 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 21:12:29 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:12:29 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 21:12:34 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:12:34 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 21:12:38 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:12:38 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 21:12:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:12:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:13:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:13:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:13:06 : 	TSI Mapping clear
2023-11-21 21:13:06 : ---test end---
2023-11-21 21:13:06 : ---------Round@     10-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 09:13:06
2023-11-21 21:13:06 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 21:13:07 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 21:13:08 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 21:13:09 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 21:13:40 : 	Scan voice ts 
2023-11-21 21:13:41 : 	Scan voice ts:1 enable
2023-11-21 21:13:42 : 	Scan voice ts:2 enable
2023-11-21 21:13:42 : 	Scan voice ts:3 enable
2023-11-21 21:13:43 : 	Scan voice ts:4 enable
2023-11-21 21:13:45 : 	Scan voice ts:5 enable
2023-11-21 21:13:46 : 	Scan voice ts:6 enable
2023-11-21 21:13:46 : 	Scan voice ts:7 enable
2023-11-21 21:13:47 : 	Scan voice ts:8 enable
2023-11-21 21:13:48 : 	Scan voice ts:9 enable
2023-11-21 21:13:48 : 	Scan voice ts:10 enable
2023-11-21 21:13:49 : 	Scan voice ts:11 enable
2023-11-21 21:13:50 : 	Scan voice ts:12 enable
2023-11-21 21:13:50 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 21:13:55 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 21:14:02 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 21:14:06 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:14:10 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:14:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:14:19 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:14:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:14:24 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 21:14:24 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 21:14:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:14:28 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 21:14:28 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 21:14:32 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:14:33 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 21:14:33 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 21:14:35 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:14:36 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 21:14:36 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 21:15:37 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 21:15:38 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 21:15:38 : Check setup status start 
2023-11-21 21:16:05 : ********* TS:1 *********
2023-11-21 21:16:10 : 	fxopPortStatus ringing=no
2023-11-21 21:16:12 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:17:06 : ********* TS:2 *********
2023-11-21 21:17:11 : 	fxopPortStatus ringing=no
2023-11-21 21:17:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:18:07 : ********* TS:3 *********
2023-11-21 21:18:12 : 	fxopPortStatus ringing=no
2023-11-21 21:18:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:19:09 : ********* TS:4 *********
2023-11-21 21:19:14 : 	fxopPortStatus ringing=no
2023-11-21 21:19:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:20:09 : ********* TS:5 *********
2023-11-21 21:20:14 : 	fxopPortStatus ringing=no
2023-11-21 21:20:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:21:06 : ********* TS:6 *********
2023-11-21 21:21:11 : 	fxopPortStatus ringing=no
2023-11-21 21:21:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:22:07 : ********* TS:7 *********
2023-11-21 21:22:11 : 	fxopPortStatus ringing=no
2023-11-21 21:22:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:23:07 : ********* TS:8 *********
2023-11-21 21:23:13 : 	fxopPortStatus ringing=no
2023-11-21 21:23:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:24:11 : ********* TS:9 *********
2023-11-21 21:24:16 : 	fxopPortStatus ringing=no
2023-11-21 21:24:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:25:11 : ********* TS:10 *********
2023-11-21 21:25:16 : 	fxopPortStatus ringing=no
2023-11-21 21:25:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:26:10 : ********* TS:11 *********
2023-11-21 21:26:15 : 	fxopPortStatus ringing=no
2023-11-21 21:26:17 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:27:07 : ********* TS:12 *********
2023-11-21 21:27:12 : 	fxopPortStatus ringing=no
2023-11-21 21:27:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:28:11 : ********* TS:1 *********
2023-11-21 21:28:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:28:32 : 		Table:bert
2023-11-21 21:28:32 : 		Table:Syn
2023-11-21 21:28:32 : 		Table:Bit error:0
2023-11-21 21:28:32 : 		Table:Time13
2023-11-21 21:28:36 : 		Table:bert
2023-11-21 21:28:36 : 		Table:Sync
2023-11-21 21:28:36 : 		Table:Bit error:0
2023-11-21 21:28:36 : 		Table:Time16
2023-11-21 21:28:36 : 		bert test Pass
2023-11-21 21:28:48 : ********* TS:2 *********
2023-11-21 21:29:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:29:09 : 		Table:bert
2023-11-21 21:29:09 : 		Table:Syn
2023-11-21 21:29:09 : 		Table:Bit error:0
2023-11-21 21:29:09 : 		Table:Time11
2023-11-21 21:29:14 : 		Table:bert
2023-11-21 21:29:14 : 		Table:Sync
2023-11-21 21:29:14 : 		Table:Bit error:0
2023-11-21 21:29:14 : 		Table:Time15
2023-11-21 21:29:14 : 		bert test Pass
2023-11-21 21:29:25 : ********* TS:3 *********
2023-11-21 21:29:42 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:29:47 : 		Table:bert
2023-11-21 21:29:47 : 		Table:Syn
2023-11-21 21:29:47 : 		Table:Bit error:0
2023-11-21 21:29:47 : 		Table:Time10
2023-11-21 21:29:51 : 		Table:bert
2023-11-21 21:29:52 : 		Table:Sync
2023-11-21 21:29:52 : 		Table:Bit error:0
2023-11-21 21:29:52 : 		Table:Time18
2023-11-21 21:29:52 : 		bert test Pass
2023-11-21 21:30:03 : ********* TS:4 *********
2023-11-21 21:30:20 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:30:25 : 		Table:bert
2023-11-21 21:30:25 : 		Table:Syn
2023-11-21 21:30:25 : 		Table:Bit error:0
2023-11-21 21:30:25 : 		Table:Time11
2023-11-21 21:30:30 : 		Table:bert
2023-11-21 21:30:30 : 		Table:Sync
2023-11-21 21:30:30 : 		Table:Bit error:0
2023-11-21 21:30:30 : 		Table:Time15
2023-11-21 21:30:30 : 		bert test Pass
2023-11-21 21:30:42 : ********* TS:5 *********
2023-11-21 21:30:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:31:03 : 		Table:bert
2023-11-21 21:31:03 : 		Table:Syn
2023-11-21 21:31:03 : 		Table:Bit error:0
2023-11-21 21:31:03 : 		Table:Time10
2023-11-21 21:31:08 : 		Table:bert
2023-11-21 21:31:08 : 		Table:Sync
2023-11-21 21:31:08 : 		Table:Bit error:0
2023-11-21 21:31:08 : 		Table:Time17
2023-11-21 21:31:08 : 		bert test Pass
2023-11-21 21:31:19 : ********* TS:6 *********
2023-11-21 21:31:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:31:40 : 		Table:bert
2023-11-21 21:31:40 : 		Table:Syn
2023-11-21 21:31:40 : 		Table:Bit error:0
2023-11-21 21:31:40 : 		Table:Time8
2023-11-21 21:31:44 : 		Table:bert
2023-11-21 21:31:44 : 		Table:Sync
2023-11-21 21:31:44 : 		Table:Bit error:0
2023-11-21 21:31:44 : 		Table:Time16
2023-11-21 21:31:44 : 		bert test Pass
2023-11-21 21:31:55 : ********* TS:7 *********
2023-11-21 21:32:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:32:17 : 		Table:bert
2023-11-21 21:32:17 : 		Table:Syn
2023-11-21 21:32:17 : 		Table:Bit error:0
2023-11-21 21:32:17 : 		Table:Time12
2023-11-21 21:32:22 : 		Table:bert
2023-11-21 21:32:22 : 		Table:Sync
2023-11-21 21:32:22 : 		Table:Bit error:0
2023-11-21 21:32:22 : 		Table:Time16
2023-11-21 21:32:22 : 		bert test Pass
2023-11-21 21:32:33 : ********* TS:8 *********
2023-11-21 21:32:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:32:54 : 		Table:bert
2023-11-21 21:32:54 : 		Table:Syn
2023-11-21 21:32:54 : 		Table:Bit error:0
2023-11-21 21:32:54 : 		Table:Time10
2023-11-21 21:32:59 : 		Table:bert
2023-11-21 21:32:59 : 		Table:Sync
2023-11-21 21:32:59 : 		Table:Bit error:0
2023-11-21 21:32:59 : 		Table:Time14
2023-11-21 21:32:59 : 		bert test Pass
2023-11-21 21:33:11 : ********* TS:9 *********
2023-11-21 21:33:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:33:31 : 		Table:bert
2023-11-21 21:33:31 : 		Table:Syn
2023-11-21 21:33:31 : 		Table:Bit error:0
2023-11-21 21:33:31 : 		Table:Time9
2023-11-21 21:33:36 : 		Table:bert
2023-11-21 21:33:36 : 		Table:Sync
2023-11-21 21:33:36 : 		Table:Bit error:0
2023-11-21 21:33:36 : 		Table:Time13
2023-11-21 21:33:36 : 		bert test Pass
2023-11-21 21:33:47 : ********* TS:10 *********
2023-11-21 21:34:04 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:34:08 : 		Table:bert
2023-11-21 21:34:08 : 		Table:Syn
2023-11-21 21:34:08 : 		Table:Bit error:0
2023-11-21 21:34:08 : 		Table:Time12
2023-11-21 21:34:13 : 		Table:bert
2023-11-21 21:34:13 : 		Table:Sync
2023-11-21 21:34:14 : 		Table:Bit error:0
2023-11-21 21:34:14 : 		Table:Time16
2023-11-21 21:34:14 : 		bert test Pass
2023-11-21 21:34:25 : ********* TS:11 *********
2023-11-21 21:34:42 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:34:46 : 		Table:bert
2023-11-21 21:34:46 : 		Table:Syn
2023-11-21 21:34:46 : 		Table:Bit error:0
2023-11-21 21:34:46 : 		Table:Time10
2023-11-21 21:34:51 : 		Table:bert
2023-11-21 21:34:51 : 		Table:Sync
2023-11-21 21:34:51 : 		Table:Bit error:0
2023-11-21 21:34:51 : 		Table:Time14
2023-11-21 21:34:51 : 		bert test Pass
2023-11-21 21:35:02 : ********* TS:12 *********
2023-11-21 21:35:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:35:23 : 		Table:bert
2023-11-21 21:35:23 : 		Table:Syn
2023-11-21 21:35:23 : 		Table:Bit error:0
2023-11-21 21:35:23 : 		Table:Time9
2023-11-21 21:35:27 : 		Table:bert
2023-11-21 21:35:27 : 		Table:Sync
2023-11-21 21:35:27 : 		Table:Bit error:0
2023-11-21 21:35:27 : 		Table:Time13
2023-11-21 21:35:27 : 		bert test Pass
2023-11-21 21:36:05 : Check setup status end 
2023-11-21 21:36:09 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:36:09 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 21:36:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:36:13 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 21:36:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:36:17 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 21:36:22 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:36:22 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 21:36:30 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:36:37 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:36:43 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:36:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:36:51 : 	TSI Mapping clear
2023-11-21 21:36:51 : ---test end---
2023-11-21 21:36:51 : ---------Round@     10-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 09:36:51
2023-11-21 21:36:51 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 21:36:52 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 21:36:53 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 21:36:54 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 21:37:25 : 	Scan voice ts 
2023-11-21 21:37:25 : 	Scan voice ts:1 enable
2023-11-21 21:37:26 : 	Scan voice ts:2 enable
2023-11-21 21:37:27 : 	Scan voice ts:3 enable
2023-11-21 21:37:28 : 	Scan voice ts:4 enable
2023-11-21 21:37:29 : 	Scan voice ts:5 enable
2023-11-21 21:37:30 : 	Scan voice ts:6 enable
2023-11-21 21:37:31 : 	Scan voice ts:7 enable
2023-11-21 21:37:32 : 	Scan voice ts:8 enable
2023-11-21 21:37:33 : 	Scan voice ts:9 enable
2023-11-21 21:37:34 : 	Scan voice ts:10 enable
2023-11-21 21:37:35 : 	Scan voice ts:11 enable
2023-11-21 21:37:36 : 	Scan voice ts:12 enable
2023-11-21 21:37:36 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 21:37:41 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 21:37:48 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 21:37:53 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:37:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:38:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:38:06 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 21:38:10 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:38:11 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 21:38:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 21:38:15 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:38:16 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 21:38:16 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 21:38:19 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:38:20 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 21:38:20 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 21:38:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:38:24 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 21:38:24 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 21:39:25 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 21:39:25 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 21:39:25 : Check setup status start 
2023-11-21 21:39:48 : ********* TS:1 *********
2023-11-21 21:39:53 : 	fxopPortStatus ringing=no
2023-11-21 21:39:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:40:45 : ********* TS:2 *********
2023-11-21 21:40:50 : 	fxopPortStatus ringing=no
2023-11-21 21:40:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:41:47 : ********* TS:3 *********
2023-11-21 21:41:53 : 	fxopPortStatus ringing=no
2023-11-21 21:41:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:42:47 : ********* TS:4 *********
2023-11-21 21:42:52 : 	fxopPortStatus ringing=no
2023-11-21 21:42:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:43:47 : ********* TS:5 *********
2023-11-21 21:43:51 : 	fxopPortStatus ringing=no
2023-11-21 21:43:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:44:43 : ********* TS:6 *********
2023-11-21 21:44:49 : 	fxopPortStatus ringing=no
2023-11-21 21:44:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:45:47 : ********* TS:7 *********
2023-11-21 21:45:52 : 	fxopPortStatus ringing=no
2023-11-21 21:45:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:46:48 : ********* TS:8 *********
2023-11-21 21:46:54 : 	fxopPortStatus ringing=no
2023-11-21 21:46:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:47:48 : ********* TS:9 *********
2023-11-21 21:47:54 : 	fxopPortStatus ringing=no
2023-11-21 21:47:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:48:50 : ********* TS:10 *********
2023-11-21 21:48:55 : 	fxopPortStatus ringing=no
2023-11-21 21:48:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:49:53 : ********* TS:11 *********
2023-11-21 21:49:58 : 	fxopPortStatus ringing=no
2023-11-21 21:50:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:50:53 : ********* TS:12 *********
2023-11-21 21:50:58 : 	fxopPortStatus ringing=no
2023-11-21 21:51:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 21:51:51 : ********* TS:1 *********
2023-11-21 21:52:07 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:52:12 : 		Table:bert
2023-11-21 21:52:12 : 		Table:Syn
2023-11-21 21:52:12 : 		Table:Bit error:0
2023-11-21 21:52:12 : 		Table:Time11
2023-11-21 21:52:16 : 		Table:bert
2023-11-21 21:52:16 : 		Table:Sync
2023-11-21 21:52:16 : 		Table:Bit error:0
2023-11-21 21:52:16 : 		Table:Time15
2023-11-21 21:52:16 : 		bert test Pass
2023-11-21 21:52:27 : ********* TS:2 *********
2023-11-21 21:52:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:52:48 : 		Table:bert
2023-11-21 21:52:48 : 		Table:Syn
2023-11-21 21:52:48 : 		Table:Bit error:0
2023-11-21 21:52:48 : 		Table:Time12
2023-11-21 21:52:53 : 		Table:bert
2023-11-21 21:52:53 : 		Table:Sync
2023-11-21 21:52:53 : 		Table:Bit error:0
2023-11-21 21:52:53 : 		Table:Time16
2023-11-21 21:52:53 : 		bert test Pass
2023-11-21 21:53:05 : ********* TS:3 *********
2023-11-21 21:53:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:53:26 : 		Table:bert
2023-11-21 21:53:26 : 		Table:Syn
2023-11-21 21:53:26 : 		Table:Bit error:0
2023-11-21 21:53:26 : 		Table:Time9
2023-11-21 21:53:31 : 		Table:bert
2023-11-21 21:53:32 : 		Table:Sync
2023-11-21 21:53:32 : 		Table:Bit error:0
2023-11-21 21:53:32 : 		Table:Time17
2023-11-21 21:53:32 : 		bert test Pass
2023-11-21 21:53:43 : ********* TS:4 *********
2023-11-21 21:53:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:54:04 : 		Table:bert
2023-11-21 21:54:04 : 		Table:Syn
2023-11-21 21:54:04 : 		Table:Bit error:0
2023-11-21 21:54:04 : 		Table:Time12
2023-11-21 21:54:09 : 		Table:bert
2023-11-21 21:54:09 : 		Table:Sync
2023-11-21 21:54:09 : 		Table:Bit error:0
2023-11-21 21:54:09 : 		Table:Time16
2023-11-21 21:54:09 : 		bert test Pass
2023-11-21 21:54:20 : ********* TS:5 *********
2023-11-21 21:54:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:54:41 : 		Table:bert
2023-11-21 21:54:41 : 		Table:Syn
2023-11-21 21:54:41 : 		Table:Bit error:0
2023-11-21 21:54:41 : 		Table:Time9
2023-11-21 21:54:46 : 		Table:bert
2023-11-21 21:54:46 : 		Table:Sync
2023-11-21 21:54:46 : 		Table:Bit error:0
2023-11-21 21:54:46 : 		Table:Time13
2023-11-21 21:54:46 : 		bert test Pass
2023-11-21 21:54:58 : ********* TS:6 *********
2023-11-21 21:55:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:55:19 : 		Table:bert
2023-11-21 21:55:19 : 		Table:Syn
2023-11-21 21:55:19 : 		Table:Bit error:0
2023-11-21 21:55:19 : 		Table:Time13
2023-11-21 21:55:24 : 		Table:bert
2023-11-21 21:55:24 : 		Table:Sync
2023-11-21 21:55:24 : 		Table:Bit error:0
2023-11-21 21:55:24 : 		Table:Time17
2023-11-21 21:55:24 : 		bert test Pass
2023-11-21 21:55:35 : ********* TS:7 *********
2023-11-21 21:55:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:55:56 : 		Table:bert
2023-11-21 21:55:56 : 		Table:Syn
2023-11-21 21:55:56 : 		Table:Bit error:0
2023-11-21 21:55:56 : 		Table:Time11
2023-11-21 21:56:00 : 		Table:bert
2023-11-21 21:56:00 : 		Table:Sync
2023-11-21 21:56:00 : 		Table:Bit error:0
2023-11-21 21:56:00 : 		Table:Time15
2023-11-21 21:56:00 : 		bert test Pass
2023-11-21 21:56:12 : ********* TS:8 *********
2023-11-21 21:56:28 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:56:33 : 		Table:bert
2023-11-21 21:56:33 : 		Table:Syn
2023-11-21 21:56:33 : 		Table:Bit error:0
2023-11-21 21:56:33 : 		Table:Time11
2023-11-21 21:56:38 : 		Table:bert
2023-11-21 21:56:38 : 		Table:Sync
2023-11-21 21:56:38 : 		Table:Bit error:0
2023-11-21 21:56:38 : 		Table:Time15
2023-11-21 21:56:38 : 		bert test Pass
2023-11-21 21:56:49 : ********* TS:9 *********
2023-11-21 21:57:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:57:11 : 		Table:bert
2023-11-21 21:57:11 : 		Table:Syn
2023-11-21 21:57:11 : 		Table:Bit error:0
2023-11-21 21:57:11 : 		Table:Time12
2023-11-21 21:57:15 : 		Table:bert
2023-11-21 21:57:15 : 		Table:Sync
2023-11-21 21:57:15 : 		Table:Bit error:0
2023-11-21 21:57:15 : 		Table:Time16
2023-11-21 21:57:15 : 		bert test Pass
2023-11-21 21:57:27 : ********* TS:10 *********
2023-11-21 21:57:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:57:48 : 		Table:bert
2023-11-21 21:57:48 : 		Table:Syn
2023-11-21 21:57:48 : 		Table:Bit error:0
2023-11-21 21:57:48 : 		Table:Time12
2023-11-21 21:57:52 : 		Table:bert
2023-11-21 21:57:52 : 		Table:Sync
2023-11-21 21:57:52 : 		Table:Bit error:0
2023-11-21 21:57:52 : 		Table:Time16
2023-11-21 21:57:52 : 		bert test Pass
2023-11-21 21:58:03 : ********* TS:11 *********
2023-11-21 21:58:20 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:58:24 : 		Table:bert
2023-11-21 21:58:24 : 		Table:Syn
2023-11-21 21:58:24 : 		Table:Bit error:0
2023-11-21 21:58:24 : 		Table:Time12
2023-11-21 21:58:28 : 		Table:bert
2023-11-21 21:58:28 : 		Table:Sync
2023-11-21 21:58:28 : 		Table:Bit error:0
2023-11-21 21:58:28 : 		Table:Time15
2023-11-21 21:58:28 : 		bert test Pass
2023-11-21 21:58:40 : ********* TS:12 *********
2023-11-21 21:58:57 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 21:59:01 : 		Table:bert
2023-11-21 21:59:01 : 		Table:Syn
2023-11-21 21:59:01 : 		Table:Bit error:0
2023-11-21 21:59:01 : 		Table:Time10
2023-11-21 21:59:05 : 		Table:bert
2023-11-21 21:59:05 : 		Table:Sync
2023-11-21 21:59:05 : 		Table:Bit error:0
2023-11-21 21:59:05 : 		Table:Time14
2023-11-21 21:59:05 : 		bert test Pass
2023-11-21 21:59:43 : Check setup status end 
2023-11-21 21:59:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:59:46 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 21:59:51 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:59:51 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 21:59:56 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:59:56 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 21:59:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 21:59:59 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 22:00:07 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:00:15 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:00:22 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:00:28 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:00:28 : 	TSI Mapping clear
2023-11-21 22:00:28 : ---test end---
2023-11-21 22:00:28 : ---------Round@     10-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 10:00:28
2023-11-21 22:00:28 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:00:29 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:00:30 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:00:31 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:01:02 : 	Scan voice ts 
2023-11-21 22:01:03 : 	Scan voice ts:1 enable
2023-11-21 22:01:03 : 	Scan voice ts:2 enable
2023-11-21 22:01:04 : 	Scan voice ts:3 enable
2023-11-21 22:01:05 : 	Scan voice ts:4 enable
2023-11-21 22:01:06 : 	Scan voice ts:5 enable
2023-11-21 22:01:07 : 	Scan voice ts:6 enable
2023-11-21 22:01:08 : 	Scan voice ts:7 enable
2023-11-21 22:01:09 : 	Scan voice ts:8 enable
2023-11-21 22:01:10 : 	Scan voice ts:9 enable
2023-11-21 22:01:11 : 	Scan voice ts:10 enable
2023-11-21 22:01:12 : 	Scan voice ts:11 enable
2023-11-21 22:01:13 : 	Scan voice ts:12 enable
2023-11-21 22:01:13 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 22:01:18 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 22:01:25 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 22:01:29 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:01:33 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 39	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:01:38 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:01:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 40	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:01:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:01:47 : DUT 1 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 22:01:47 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 22:01:50 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:01:51 : DUT 2 (AM3440_CCPA_pw_connect) bid:39 connect to ecid:50318
2023-11-21 22:01:51 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 22:01:54 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:01:55 : DUT 2 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 22:01:55 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 22:01:58 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:01:59 : DUT 1 (AM3440_CCPA_pw_connect) bid:40 connect to ecid:50319
2023-11-21 22:01:59 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 22:03:00 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:03:01 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:03:01 : Check setup status start 
2023-11-21 22:03:29 : ********* TS:1 *********
2023-11-21 22:03:34 : 	fxopPortStatus ringing=no
2023-11-21 22:03:36 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:04:29 : ********* TS:2 *********
2023-11-21 22:04:34 : 	fxopPortStatus ringing=no
2023-11-21 22:04:36 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:05:26 : ********* TS:3 *********
2023-11-21 22:05:32 : 	fxopPortStatus ringing=no
2023-11-21 22:05:34 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:06:23 : ********* TS:4 *********
2023-11-21 22:06:28 : 	fxopPortStatus ringing=no
2023-11-21 22:06:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:07:25 : ********* TS:5 *********
2023-11-21 22:07:30 : 	fxopPortStatus ringing=no
2023-11-21 22:07:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:08:25 : ********* TS:6 *********
2023-11-21 22:08:29 : 	fxopPortStatus ringing=no
2023-11-21 22:08:31 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:09:24 : ********* TS:7 *********
2023-11-21 22:09:29 : 	fxopPortStatus ringing=no
2023-11-21 22:09:31 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:10:23 : ********* TS:8 *********
2023-11-21 22:10:29 : 	fxopPortStatus ringing=no
2023-11-21 22:10:30 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:11:25 : ********* TS:9 *********
2023-11-21 22:11:31 : 	fxopPortStatus ringing=no
2023-11-21 22:11:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:12:25 : ********* TS:10 *********
2023-11-21 22:12:31 : 	fxopPortStatus ringing=no
2023-11-21 22:12:33 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:13:25 : ********* TS:11 *********
2023-11-21 22:13:30 : 	fxopPortStatus ringing=no
2023-11-21 22:13:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:14:26 : ********* TS:12 *********
2023-11-21 22:14:31 : 	fxopPortStatus ringing=no
2023-11-21 22:14:33 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 22:15:27 : ********* TS:1 *********
2023-11-21 22:15:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:15:48 : 		Table:bert
2023-11-21 22:15:48 : 		Table:Syn
2023-11-21 22:15:48 : 		Table:Bit error:0
2023-11-21 22:15:48 : 		Table:Time11
2023-11-21 22:15:53 : 		Table:bert
2023-11-21 22:15:53 : 		Table:Sync
2023-11-21 22:15:53 : 		Table:Bit error:0
2023-11-21 22:15:53 : 		Table:Time15
2023-11-21 22:15:53 : 		bert test Pass
2023-11-21 22:16:05 : ********* TS:2 *********
2023-11-21 22:16:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:16:26 : 		Table:bert
2023-11-21 22:16:26 : 		Table:Syn
2023-11-21 22:16:26 : 		Table:Bit error:0
2023-11-21 22:16:26 : 		Table:Time10
2023-11-21 22:16:30 : 		Table:bert
2023-11-21 22:16:30 : 		Table:Sync
2023-11-21 22:16:30 : 		Table:Bit error:0
2023-11-21 22:16:30 : 		Table:Time14
2023-11-21 22:16:30 : 		bert test Pass
2023-11-21 22:16:42 : ********* TS:3 *********
2023-11-21 22:16:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:17:03 : 		Table:bert
2023-11-21 22:17:03 : 		Table:Syn
2023-11-21 22:17:03 : 		Table:Bit error:0
2023-11-21 22:17:03 : 		Table:Time12
2023-11-21 22:17:08 : 		Table:bert
2023-11-21 22:17:08 : 		Table:Sync
2023-11-21 22:17:08 : 		Table:Bit error:0
2023-11-21 22:17:08 : 		Table:Time16
2023-11-21 22:17:08 : 		bert test Pass
2023-11-21 22:17:20 : ********* TS:4 *********
2023-11-21 22:17:38 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:17:43 : 		Table:bert
2023-11-21 22:17:43 : 		Table:Syn
2023-11-21 22:17:43 : 		Table:Bit error:0
2023-11-21 22:17:43 : 		Table:Time12
2023-11-21 22:17:48 : 		Table:bert
2023-11-21 22:17:48 : 		Table:Sync
2023-11-21 22:17:48 : 		Table:Bit error:0
2023-11-21 22:17:48 : 		Table:Time16
2023-11-21 22:17:48 : 		bert test Pass
2023-11-21 22:17:59 : ********* TS:5 *********
2023-11-21 22:18:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:18:19 : 		Table:bert
2023-11-21 22:18:19 : 		Table:Syn
2023-11-21 22:18:19 : 		Table:Bit error:0
2023-11-21 22:18:19 : 		Table:Time8
2023-11-21 22:18:23 : 		Table:bert
2023-11-21 22:18:23 : 		Table:Sync
2023-11-21 22:18:23 : 		Table:Bit error:0
2023-11-21 22:18:23 : 		Table:Time16
2023-11-21 22:18:23 : 		bert test Pass
2023-11-21 22:18:34 : ********* TS:6 *********
2023-11-21 22:18:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:18:56 : 		Table:bert
2023-11-21 22:18:56 : 		Table:Syn
2023-11-21 22:18:56 : 		Table:Bit error:0
2023-11-21 22:18:56 : 		Table:Time12
2023-11-21 22:19:01 : 		Table:bert
2023-11-21 22:19:01 : 		Table:Sync
2023-11-21 22:19:01 : 		Table:Bit error:0
2023-11-21 22:19:01 : 		Table:Time16
2023-11-21 22:19:01 : 		bert test Pass
2023-11-21 22:19:13 : ********* TS:7 *********
2023-11-21 22:19:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:19:33 : 		Table:bert
2023-11-21 22:19:33 : 		Table:Syn
2023-11-21 22:19:33 : 		Table:Bit error:0
2023-11-21 22:19:33 : 		Table:Time10
2023-11-21 22:19:38 : 		Table:bert
2023-11-21 22:19:38 : 		Table:Sync
2023-11-21 22:19:38 : 		Table:Bit error:0
2023-11-21 22:19:38 : 		Table:Time14
2023-11-21 22:19:38 : 		bert test Pass
2023-11-21 22:19:49 : ********* TS:8 *********
2023-11-21 22:20:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:20:10 : 		Table:bert
2023-11-21 22:20:11 : 		Table:Syn
2023-11-21 22:20:11 : 		Table:Bit error:0
2023-11-21 22:20:11 : 		Table:Time10
2023-11-21 22:20:15 : 		Table:bert
2023-11-21 22:20:15 : 		Table:Sync
2023-11-21 22:20:15 : 		Table:Bit error:0
2023-11-21 22:20:15 : 		Table:Time18
2023-11-21 22:20:15 : 		bert test Pass
2023-11-21 22:20:26 : ********* TS:9 *********
2023-11-21 22:20:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:20:48 : 		Table:bert
2023-11-21 22:20:48 : 		Table:Syn
2023-11-21 22:20:48 : 		Table:Bit error:0
2023-11-21 22:20:48 : 		Table:Time12
2023-11-21 22:20:53 : 		Table:bert
2023-11-21 22:20:53 : 		Table:Sync
2023-11-21 22:20:53 : 		Table:Bit error:0
2023-11-21 22:20:53 : 		Table:Time16
2023-11-21 22:20:53 : 		bert test Pass
2023-11-21 22:21:04 : ********* TS:10 *********
2023-11-21 22:21:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:21:26 : 		Table:bert
2023-11-21 22:21:26 : 		Table:Syn
2023-11-21 22:21:26 : 		Table:Bit error:0
2023-11-21 22:21:26 : 		Table:Time10
2023-11-21 22:21:31 : 		Table:bert
2023-11-21 22:21:31 : 		Table:Sync
2023-11-21 22:21:31 : 		Table:Bit error:0
2023-11-21 22:21:31 : 		Table:Time18
2023-11-21 22:21:31 : 		bert test Pass
2023-11-21 22:21:42 : ********* TS:11 *********
2023-11-21 22:21:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:22:04 : 		Table:bert
2023-11-21 22:22:04 : 		Table:Syn
2023-11-21 22:22:04 : 		Table:Bit error:0
2023-11-21 22:22:04 : 		Table:Time12
2023-11-21 22:22:08 : 		Table:bert
2023-11-21 22:22:08 : 		Table:Sync
2023-11-21 22:22:08 : 		Table:Bit error:0
2023-11-21 22:22:08 : 		Table:Time16
2023-11-21 22:22:08 : 		bert test Pass
2023-11-21 22:22:20 : ********* TS:12 *********
2023-11-21 22:22:36 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 22:22:41 : 		Table:bert
2023-11-21 22:22:41 : 		Table:Syn
2023-11-21 22:22:41 : 		Table:Bit error:0
2023-11-21 22:22:41 : 		Table:Time11
2023-11-21 22:22:46 : 		Table:bert
2023-11-21 22:22:46 : 		Table:Sync
2023-11-21 22:22:46 : 		Table:Bit error:0
2023-11-21 22:22:46 : 		Table:Time15
2023-11-21 22:22:46 : 		bert test Pass
2023-11-21 22:23:21 : Check setup status end 
2023-11-21 22:23:24 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:23:24 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 22:23:29 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:23:29 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 39
2023-11-21 22:23:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:23:33 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 22:23:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:23:37 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 40
2023-11-21 22:23:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:23:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:23:59 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:24:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:24:06 : 	TSI Mapping clear
2023-11-21 22:24:06 : ---test end---
2023-11-21 22:24:09 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:24:09 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:24:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:24:13 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:24:18 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:24:18 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:24:22 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:24:22 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:24:30 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:24:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:24:44 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:24:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:24:51 : 	TSI Mapping clear
2023-11-21 22:24:51 : ---------Round@     11-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 10:24:51
2023-11-21 22:24:51 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:24:52 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:24:53 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:24:54 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:25:25 : 	Scan voice ts 
2023-11-21 22:25:26 : 	Scan voice ts:1 enable
2023-11-21 22:25:27 : 	Scan voice ts:2 enable
2023-11-21 22:25:28 : 	Scan voice ts:3 enable
2023-11-21 22:25:29 : 	Scan voice ts:4 enable
2023-11-21 22:25:30 : 	Scan voice ts:5 enable
2023-11-21 22:25:31 : 	Scan voice ts:6 enable
2023-11-21 22:25:31 : 	Scan voice ts:7 enable
2023-11-21 22:25:32 : 	Scan voice ts:8 enable
2023-11-21 22:25:33 : 	Scan voice ts:9 enable
2023-11-21 22:25:34 : 	Scan voice ts:10 enable
2023-11-21 22:25:35 : 	Scan voice ts:11 enable
2023-11-21 22:25:35 : 	Scan voice ts:12 enable
2023-11-21 22:25:35 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 22:25:41 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 22:25:48 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 22:25:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:25:56 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:26:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:26:05 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:26:08 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:26:09 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:26:09 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:26:12 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:26:13 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:26:13 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:26:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:26:17 : DUT 2 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:26:17 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:26:21 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:26:22 : DUT 1 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:26:22 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:27:23 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:27:24 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:27:24 : Check setup status start 
2023-11-21 22:27:51 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:27:51 : 		Tone value set :D
2023-11-21 22:27:51 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 22:27:53 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:27:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:28:03 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:28:07 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:28:12 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:28:17 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:28:17 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 22:29:10 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:29:10 : 		Tone value set :n4
2023-11-21 22:29:11 : 		Tone Expected value:"444--444--444--444"
2023-11-21 22:29:13 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:29:18 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:29:23 : 		Tone result:        "444--444--444--444"
2023-11-21 22:29:27 : 		Tone result:        "444--444--444--444"
2023-11-21 22:29:32 : 		Tone result:        "444--444--444--444"
2023-11-21 22:29:37 : 		Tone result:        "444--444--444--444"
2023-11-21 22:29:37 : 		tone test pass "444--444--444--444"
2023-11-21 22:30:38 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:30:38 : 		Tone value set :n8
2023-11-21 22:30:39 : 		Tone Expected value:"888--888--888--888"
2023-11-21 22:30:41 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:30:45 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:30:50 : 		Tone result:        "888--888--888--888"
2023-11-21 22:30:55 : 		Tone result:        "888--888--888--888"
2023-11-21 22:31:00 : 		Tone result:        "888--888--888--888"
2023-11-21 22:31:04 : 		Tone result:        "888--888--888--888"
2023-11-21 22:31:04 : 		tone test pass "888--888--888--888"
2023-11-21 22:31:57 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:31:57 : 		Tone value set :pound
2023-11-21 22:31:58 : 		Tone Expected value:"###--###--###--###"
2023-11-21 22:32:00 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:32:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:32:09 : 		Tone result:        "###--###--###--###"
2023-11-21 22:32:14 : 		Tone result:        "###--###--###--###"
2023-11-21 22:32:19 : 		Tone result:        "###--###--###--###"
2023-11-21 22:32:23 : 		Tone result:        "###--###--###--###"
2023-11-21 22:32:23 : 		tone test pass "###--###--###--###"
2023-11-21 22:32:51 : Check setup status end 
2023-11-21 22:32:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:32:54 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:32:58 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:32:58 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:33:02 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:33:02 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:33:05 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:33:05 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:33:14 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:33:20 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:33:27 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:33:35 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:33:35 : 	TSI Mapping clear
2023-11-21 22:33:35 : ---test end---
2023-11-21 22:33:35 : ---------Round@     11-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 10:33:35
2023-11-21 22:33:35 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:33:35 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:33:36 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:33:37 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:34:08 : 	Scan voice ts 
2023-11-21 22:34:09 : 	Scan voice ts:1 enable
2023-11-21 22:34:10 : 	Scan voice ts:2 enable
2023-11-21 22:34:11 : 	Scan voice ts:3 enable
2023-11-21 22:34:11 : 	Scan voice ts:4 enable
2023-11-21 22:34:12 : 	Scan voice ts:5 enable
2023-11-21 22:34:14 : 	Scan voice ts:6 enable
2023-11-21 22:34:14 : 	Scan voice ts:7 enable
2023-11-21 22:34:15 : 	Scan voice ts:8 enable
2023-11-21 22:34:16 : 	Scan voice ts:9 enable
2023-11-21 22:34:17 : 	Scan voice ts:10 enable
2023-11-21 22:34:18 : 	Scan voice ts:11 enable
2023-11-21 22:34:19 : 	Scan voice ts:12 enable
2023-11-21 22:34:19 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 22:34:25 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 22:34:32 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 22:34:36 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:34:41 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:34:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:34:51 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:34:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:34:55 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:34:55 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:34:58 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:34:59 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:34:59 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:35:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:35:04 : DUT 2 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:35:04 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:35:07 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:35:08 : DUT 1 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:35:08 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:36:09 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:36:10 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:36:10 : Check setup status start 
2023-11-21 22:36:37 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:36:37 : 		Tone value set :D
2023-11-21 22:36:39 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 22:36:40 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:36:45 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:36:49 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:36:54 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:36:58 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:37:02 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:37:02 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 22:37:56 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:37:56 : 		Tone value set :n4
2023-11-21 22:37:57 : 		Tone Expected value:"444--444--444--444"
2023-11-21 22:37:59 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:38:04 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:38:09 : 		Tone result:        "444--444--444--444"
2023-11-21 22:38:14 : 		Tone result:        "444--444--444--444"
2023-11-21 22:38:18 : 		Tone result:        "444--444--444--444"
2023-11-21 22:38:23 : 		Tone result:        "444--444--444--444"
2023-11-21 22:38:23 : 		tone test pass "444--444--444--444"
2023-11-21 22:39:19 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:39:19 : 		Tone value set :n8
2023-11-21 22:39:20 : 		Tone Expected value:"888--888--888--888"
2023-11-21 22:39:22 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:39:26 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:39:31 : 		Tone result:        "888--888--888--888"
2023-11-21 22:39:35 : 		Tone result:        "888--888--888--888"
2023-11-21 22:39:40 : 		Tone result:        "888--888--888--888"
2023-11-21 22:39:45 : 		Tone result:        "888--888--888--888"
2023-11-21 22:39:45 : 		tone test pass "888--888--888--888"
2023-11-21 22:40:39 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:40:39 : 		Tone value set :pound
2023-11-21 22:40:40 : 		Tone Expected value:"###--###--###--###"
2023-11-21 22:40:43 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:40:47 : 		Tone result:        "###--###--###--###"
2023-11-21 22:40:52 : 		Tone result:        "###--###--###--###"
2023-11-21 22:40:57 : 		Tone result:        "###--###--###--###"
2023-11-21 22:41:01 : 		Tone result:        "###--###--###--###"
2023-11-21 22:41:01 : 		tone test pass "###--###--###--###"
2023-11-21 22:41:28 : Check setup status end 
2023-11-21 22:41:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:41:32 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:41:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:41:37 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:41:41 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:41:42 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:41:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:41:46 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:41:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:42:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:42:07 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:42:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:42:15 : 	TSI Mapping clear
2023-11-21 22:42:15 : ---test end---
2023-11-21 22:42:15 : ---------Round@     11-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 10:42:15
2023-11-21 22:42:15 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:42:16 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:42:16 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:42:17 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:42:48 : 	Scan voice ts 
2023-11-21 22:42:49 : 	Scan voice ts:1 enable
2023-11-21 22:42:50 : 	Scan voice ts:2 enable
2023-11-21 22:42:51 : 	Scan voice ts:3 enable
2023-11-21 22:42:52 : 	Scan voice ts:4 enable
2023-11-21 22:42:53 : 	Scan voice ts:5 enable
2023-11-21 22:42:54 : 	Scan voice ts:6 enable
2023-11-21 22:42:55 : 	Scan voice ts:7 enable
2023-11-21 22:42:55 : 	Scan voice ts:8 enable
2023-11-21 22:42:56 : 	Scan voice ts:9 enable
2023-11-21 22:42:58 : 	Scan voice ts:10 enable
2023-11-21 22:42:58 : 	Scan voice ts:11 enable
2023-11-21 22:42:59 : 	Scan voice ts:12 enable
2023-11-21 22:42:59 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 22:43:05 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 22:43:11 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 22:43:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:43:20 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:43:24 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:43:29 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:43:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:43:33 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:43:33 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:43:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:43:38 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:43:38 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:43:40 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:43:41 : DUT 2 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:43:41 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:43:44 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:43:45 : DUT 1 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:43:45 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:44:46 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:44:46 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:44:46 : Check setup status start 
2023-11-21 22:45:12 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:45:12 : 		Tone value set :D
2023-11-21 22:45:13 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 22:45:15 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:45:20 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:45:24 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:45:29 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:45:34 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:45:38 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:45:38 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 22:46:30 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:46:30 : 		Tone value set :n4
2023-11-21 22:46:32 : 		Tone Expected value:"444--444--444--444"
2023-11-21 22:46:33 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:46:37 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:46:42 : 		Tone result:        "444--444--444--444"
2023-11-21 22:46:46 : 		Tone result:        "444--444--444--444"
2023-11-21 22:46:51 : 		Tone result:        "444--444--444--444"
2023-11-21 22:46:56 : 		Tone result:        "444--444--444--444"
2023-11-21 22:46:56 : 		tone test pass "444--444--444--444"
2023-11-21 22:47:52 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:47:52 : 		Tone value set :n8
2023-11-21 22:47:53 : 		Tone Expected value:"888--888--888--888"
2023-11-21 22:47:55 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:48:00 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:48:05 : 		Tone result:        "888--888--888--888"
2023-11-21 22:48:10 : 		Tone result:        "888--888--888--888"
2023-11-21 22:48:14 : 		Tone result:        "888--888--888--888"
2023-11-21 22:48:19 : 		Tone result:        "888--888--888--888"
2023-11-21 22:48:19 : 		tone test pass "888--888--888--888"
2023-11-21 22:49:13 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:49:13 : 		Tone value set :pound
2023-11-21 22:49:15 : 		Tone Expected value:"###--###--###--###"
2023-11-21 22:49:16 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:49:21 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:49:26 : 		Tone result:        "###--###--###--###"
2023-11-21 22:49:31 : 		Tone result:        "###--###--###--###"
2023-11-21 22:49:35 : 		Tone result:        "###--###--###--###"
2023-11-21 22:49:40 : 		Tone result:        "###--###--###--###"
2023-11-21 22:49:40 : 		tone test pass "###--###--###--###"
2023-11-21 22:50:06 : Check setup status end 
2023-11-21 22:50:09 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:50:09 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:50:14 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:50:14 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:50:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:50:18 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:50:22 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:50:22 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:50:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:50:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:50:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:50:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:50:53 : 	TSI Mapping clear
2023-11-21 22:50:53 : ---test end---
2023-11-21 22:50:53 : ---------Round@     11-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 10:50:53
2023-11-21 22:50:53 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:50:54 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:50:56 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 22:50:57 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 22:51:28 : 	Scan voice ts 
2023-11-21 22:51:29 : 	Scan voice ts:1 enable
2023-11-21 22:51:29 : 	Scan voice ts:2 enable
2023-11-21 22:51:30 : 	Scan voice ts:3 enable
2023-11-21 22:51:31 : 	Scan voice ts:4 enable
2023-11-21 22:51:32 : 	Scan voice ts:5 enable
2023-11-21 22:51:33 : 	Scan voice ts:6 enable
2023-11-21 22:51:34 : 	Scan voice ts:7 enable
2023-11-21 22:51:35 : 	Scan voice ts:8 enable
2023-11-21 22:51:35 : 	Scan voice ts:9 enable
2023-11-21 22:51:36 : 	Scan voice ts:10 enable
2023-11-21 22:51:37 : 	Scan voice ts:11 enable
2023-11-21 22:51:38 : 	Scan voice ts:12 enable
2023-11-21 22:51:38 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 22:51:44 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 22:51:51 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 22:51:55 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:51:59 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 27	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:52:04 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:52:08 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 28	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:52:11 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:52:12 : DUT 1 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:52:12 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:52:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:52:16 : DUT 2 (AM3440_CCPA_pw_connect) bid:27 connect to ecid:2737
2023-11-21 22:52:17 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:52:20 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:52:21 : DUT 2 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:52:21 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-21 22:52:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:52:26 : DUT 1 (AM3440_CCPA_pw_connect) bid:28 connect to ecid:2738
2023-11-21 22:52:26 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-21 22:53:27 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:53:28 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 22:53:28 : Check setup status start 
2023-11-21 22:53:55 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:53:55 : 		Tone value set :D
2023-11-21 22:53:56 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-21 22:53:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:54:03 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:54:08 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:54:12 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:54:17 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:54:22 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-21 22:54:22 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-21 22:55:16 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:55:16 : 		Tone value set :n4
2023-11-21 22:55:17 : 		Tone Expected value:"444--444--444--444"
2023-11-21 22:55:18 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:55:23 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:55:28 : 		Tone result:        "444--444--444--444"
2023-11-21 22:55:32 : 		Tone result:        "444--444--444--444"
2023-11-21 22:55:37 : 		Tone result:        "444--444--444--444"
2023-11-21 22:55:41 : 		Tone result:        "444--444--444--444"
2023-11-21 22:55:41 : 		tone test pass "444--444--444--444"
2023-11-21 22:56:37 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:56:37 : 		Tone value set :n8
2023-11-21 22:56:39 : 		Tone Expected value:"888--888--888--888"
2023-11-21 22:56:40 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:56:46 : 		Tone result:        "888--888--888--888"
2023-11-21 22:56:50 : 		Tone result:        "888--888--888--888"
2023-11-21 22:56:55 : 		Tone result:        "888--888--888--888"
2023-11-21 22:57:00 : 		Tone result:        "888--888--888--888"
2023-11-21 22:57:00 : 		tone test pass "888--888--888--888"
2023-11-21 22:57:56 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-21 22:57:56 : 		Tone value set :pound
2023-11-21 22:57:57 : 		Tone Expected value:"###--###--###--###"
2023-11-21 22:57:59 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:58:04 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-21 22:58:08 : 		Tone result:        "###--###--###--###"
2023-11-21 22:58:12 : 		Tone result:        "###--###--###--###"
2023-11-21 22:58:17 : 		Tone result:        "###--###--###--###"
2023-11-21 22:58:21 : 		Tone result:        "###--###--###--###"
2023-11-21 22:58:21 : 		tone test pass "###--###--###--###"
2023-11-21 22:58:46 : Check setup status end 
2023-11-21 22:58:49 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:58:49 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:58:53 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:58:53 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 27
2023-11-21 22:58:57 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:58:57 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:59:02 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:59:02 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 28
2023-11-21 22:59:10 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:59:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:59:23 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:59:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 22:59:30 : 	TSI Mapping clear
2023-11-21 22:59:30 : ---test end---
2023-11-21 22:59:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:59:33 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:59:38 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:59:38 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:59:42 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:59:43 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:59:47 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 22:59:47 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-21 22:59:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:00:01 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:00:07 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:00:14 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:00:14 : 	TSI Mapping clear
2023-11-21 23:00:14 : ---------Round@     12-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 11:00:14
2023-11-21 23:00:14 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 23:00:15 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 23:00:16 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 23:00:17 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 23:00:47 : 	Scan voice ts 
2023-11-21 23:00:48 : 	Scan voice ts:1 enable
2023-11-21 23:00:49 : 	Scan voice ts:2 enable
2023-11-21 23:00:50 : 	Scan voice ts:3 enable
2023-11-21 23:00:51 : 	Scan voice ts:4 enable
2023-11-21 23:00:52 : 	Scan voice ts:5 enable
2023-11-21 23:00:53 : 	Scan voice ts:6 enable
2023-11-21 23:00:54 : 	Scan voice ts:7 enable
2023-11-21 23:00:55 : 	Scan voice ts:8 enable
2023-11-21 23:00:56 : 	Scan voice ts:9 enable
2023-11-21 23:00:57 : 	Scan voice ts:10 enable
2023-11-21 23:00:58 : 	Scan voice ts:11 enable
2023-11-21 23:00:59 : 	Scan voice ts:12 enable
2023-11-21 23:00:59 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 23:01:05 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 23:01:12 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 23:01:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:01:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:01:24 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:01:29 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:01:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:01:34 : DUT 1 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-21 23:01:34 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 23:01:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:01:39 : DUT 2 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-21 23:01:39 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 23:01:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:01:43 : DUT 2 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-21 23:01:43 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 23:01:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:01:47 : DUT 1 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-21 23:01:47 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 23:02:48 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 23:02:49 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 23:02:49 : Check setup status start 
2023-11-21 23:03:15 : ********* TS:1 *********
2023-11-21 23:03:20 : 	fxopPortStatus ringing=no
2023-11-21 23:03:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:04:11 : ********* TS:2 *********
2023-11-21 23:04:16 : 	fxopPortStatus ringing=no
2023-11-21 23:04:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:05:11 : ********* TS:3 *********
2023-11-21 23:05:16 : 	fxopPortStatus ringing=no
2023-11-21 23:05:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:06:13 : ********* TS:4 *********
2023-11-21 23:06:18 : 	fxopPortStatus ringing=no
2023-11-21 23:06:20 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:07:12 : ********* TS:5 *********
2023-11-21 23:07:17 : 	fxopPortStatus ringing=no
2023-11-21 23:07:19 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:08:11 : ********* TS:6 *********
2023-11-21 23:08:16 : 	fxopPortStatus ringing=no
2023-11-21 23:08:19 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:09:14 : ********* TS:7 *********
2023-11-21 23:09:19 : 	fxopPortStatus ringing=no
2023-11-21 23:09:21 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:10:17 : ********* TS:8 *********
2023-11-21 23:10:23 : 	fxopPortStatus ringing=no
2023-11-21 23:10:24 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:11:20 : ********* TS:9 *********
2023-11-21 23:11:25 : 	fxopPortStatus ringing=no
2023-11-21 23:11:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:12:22 : ********* TS:10 *********
2023-11-21 23:12:26 : 	fxopPortStatus ringing=no
2023-11-21 23:12:28 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:13:19 : ********* TS:11 *********
2023-11-21 23:13:25 : 	fxopPortStatus ringing=no
2023-11-21 23:13:27 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:14:16 : ********* TS:12 *********
2023-11-21 23:14:21 : 	fxopPortStatus ringing=no
2023-11-21 23:14:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:15:19 : ********* TS:1 *********
2023-11-21 23:15:36 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:15:40 : 		Table:bert
2023-11-21 23:15:40 : 		Table:Syn
2023-11-21 23:15:40 : 		Table:Bit error:0
2023-11-21 23:15:40 : 		Table:Time12
2023-11-21 23:15:45 : 		Table:bert
2023-11-21 23:15:45 : 		Table:Sync
2023-11-21 23:15:45 : 		Table:Bit error:0
2023-11-21 23:15:45 : 		Table:Time15
2023-11-21 23:15:45 : 		bert test Pass
2023-11-21 23:15:57 : ********* TS:2 *********
2023-11-21 23:16:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:16:18 : 		Table:bert
2023-11-21 23:16:18 : 		Table:Syn
2023-11-21 23:16:18 : 		Table:Bit error:0
2023-11-21 23:16:18 : 		Table:Time11
2023-11-21 23:16:23 : 		Table:bert
2023-11-21 23:16:23 : 		Table:Sync
2023-11-21 23:16:23 : 		Table:Bit error:0
2023-11-21 23:16:23 : 		Table:Time15
2023-11-21 23:16:23 : 		bert test Pass
2023-11-21 23:16:35 : ********* TS:3 *********
2023-11-21 23:16:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:16:56 : 		Table:bert
2023-11-21 23:16:56 : 		Table:Syn
2023-11-21 23:16:56 : 		Table:Bit error:0
2023-11-21 23:16:56 : 		Table:Time13
2023-11-21 23:17:00 : 		Table:bert
2023-11-21 23:17:00 : 		Table:Sync
2023-11-21 23:17:00 : 		Table:Bit error:0
2023-11-21 23:17:00 : 		Table:Time16
2023-11-21 23:17:00 : 		bert test Pass
2023-11-21 23:17:11 : ********* TS:4 *********
2023-11-21 23:17:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:17:34 : 		Table:bert
2023-11-21 23:17:34 : 		Table:Syn
2023-11-21 23:17:34 : 		Table:Bit error:0
2023-11-21 23:17:34 : 		Table:Time12
2023-11-21 23:17:38 : 		Table:bert
2023-11-21 23:17:38 : 		Table:Sync
2023-11-21 23:17:38 : 		Table:Bit error:0
2023-11-21 23:17:38 : 		Table:Time16
2023-11-21 23:17:38 : 		bert test Pass
2023-11-21 23:17:49 : ********* TS:5 *********
2023-11-21 23:18:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:18:09 : 		Table:bert
2023-11-21 23:18:09 : 		Table:Syn
2023-11-21 23:18:09 : 		Table:Bit error:0
2023-11-21 23:18:09 : 		Table:Time11
2023-11-21 23:18:14 : 		Table:bert
2023-11-21 23:18:14 : 		Table:Sync
2023-11-21 23:18:14 : 		Table:Bit error:0
2023-11-21 23:18:14 : 		Table:Time14
2023-11-21 23:18:14 : 		bert test Pass
2023-11-21 23:18:26 : ********* TS:6 *********
2023-11-21 23:18:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:18:47 : 		Table:bert
2023-11-21 23:18:47 : 		Table:Syn
2023-11-21 23:18:47 : 		Table:Bit error:0
2023-11-21 23:18:47 : 		Table:Time9
2023-11-21 23:18:52 : 		Table:bert
2023-11-21 23:18:52 : 		Table:Sync
2023-11-21 23:18:52 : 		Table:Bit error:0
2023-11-21 23:18:52 : 		Table:Time17
2023-11-21 23:18:52 : 		bert test Pass
2023-11-21 23:19:03 : ********* TS:7 *********
2023-11-21 23:19:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:19:26 : 		Table:bert
2023-11-21 23:19:26 : 		Table:Syn
2023-11-21 23:19:26 : 		Table:Bit error:0
2023-11-21 23:19:26 : 		Table:Time12
2023-11-21 23:19:30 : 		Table:bert
2023-11-21 23:19:30 : 		Table:Sync
2023-11-21 23:19:30 : 		Table:Bit error:0
2023-11-21 23:19:30 : 		Table:Time15
2023-11-21 23:19:30 : 		bert test Pass
2023-11-21 23:19:42 : ********* TS:8 *********
2023-11-21 23:19:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:20:04 : 		Table:bert
2023-11-21 23:20:04 : 		Table:Syn
2023-11-21 23:20:04 : 		Table:Bit error:0
2023-11-21 23:20:04 : 		Table:Time13
2023-11-21 23:20:09 : 		Table:bert
2023-11-21 23:20:09 : 		Table:Sync
2023-11-21 23:20:09 : 		Table:Bit error:0
2023-11-21 23:20:09 : 		Table:Time17
2023-11-21 23:20:09 : 		bert test Pass
2023-11-21 23:20:20 : ********* TS:9 *********
2023-11-21 23:20:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:20:40 : 		Table:bert
2023-11-21 23:20:40 : 		Table:Syn
2023-11-21 23:20:40 : 		Table:Bit error:0
2023-11-21 23:20:41 : 		Table:Time12
2023-11-21 23:20:46 : 		Table:bert
2023-11-21 23:20:46 : 		Table:Sync
2023-11-21 23:20:46 : 		Table:Bit error:0
2023-11-21 23:20:46 : 		Table:Time15
2023-11-21 23:20:46 : 		bert test Pass
2023-11-21 23:20:57 : ********* TS:10 *********
2023-11-21 23:21:13 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:21:17 : 		Table:bert
2023-11-21 23:21:17 : 		Table:Syn
2023-11-21 23:21:18 : 		Table:Bit error:0
2023-11-21 23:21:18 : 		Table:Time11
2023-11-21 23:21:22 : 		Table:bert
2023-11-21 23:21:22 : 		Table:Sync
2023-11-21 23:21:22 : 		Table:Bit error:0
2023-11-21 23:21:22 : 		Table:Time15
2023-11-21 23:21:22 : 		bert test Pass
2023-11-21 23:21:33 : ********* TS:11 *********
2023-11-21 23:21:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:21:54 : 		Table:bert
2023-11-21 23:21:54 : 		Table:Syn
2023-11-21 23:21:55 : 		Table:Bit error:0
2023-11-21 23:21:55 : 		Table:Time10
2023-11-21 23:21:59 : 		Table:bert
2023-11-21 23:21:59 : 		Table:Sync
2023-11-21 23:21:59 : 		Table:Bit error:0
2023-11-21 23:21:59 : 		Table:Time14
2023-11-21 23:21:59 : 		bert test Pass
2023-11-21 23:22:10 : ********* TS:12 *********
2023-11-21 23:22:28 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:22:32 : 		Table:bert
2023-11-21 23:22:32 : 		Table:Syn
2023-11-21 23:22:32 : 		Table:Bit error:0
2023-11-21 23:22:32 : 		Table:Time12
2023-11-21 23:22:37 : 		Table:bert
2023-11-21 23:22:37 : 		Table:Sync
2023-11-21 23:22:37 : 		Table:Bit error:0
2023-11-21 23:22:37 : 		Table:Time16
2023-11-21 23:22:37 : 		bert test Pass
2023-11-21 23:23:16 : Check setup status end 
2023-11-21 23:23:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:23:20 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-21 23:23:24 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:23:24 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-21 23:23:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:23:27 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-21 23:23:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:23:32 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-21 23:23:41 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:23:48 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:23:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:24:02 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:24:02 : 	TSI Mapping clear
2023-11-21 23:24:02 : ---test end---
2023-11-21 23:24:02 : ---------Round@     12-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 11:24:02
2023-11-21 23:24:02 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 23:24:03 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 23:24:04 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 23:24:05 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 23:24:36 : 	Scan voice ts 
2023-11-21 23:24:37 : 	Scan voice ts:1 enable
2023-11-21 23:24:38 : 	Scan voice ts:2 enable
2023-11-21 23:24:39 : 	Scan voice ts:3 enable
2023-11-21 23:24:40 : 	Scan voice ts:4 enable
2023-11-21 23:24:41 : 	Scan voice ts:5 enable
2023-11-21 23:24:42 : 	Scan voice ts:6 enable
2023-11-21 23:24:42 : 	Scan voice ts:7 enable
2023-11-21 23:24:43 : 	Scan voice ts:8 enable
2023-11-21 23:24:44 : 	Scan voice ts:9 enable
2023-11-21 23:24:45 : 	Scan voice ts:10 enable
2023-11-21 23:24:46 : 	Scan voice ts:11 enable
2023-11-21 23:24:47 : 	Scan voice ts:12 enable
2023-11-21 23:24:47 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-21 23:24:51 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 23:24:58 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 23:25:02 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:25:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:25:10 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:25:15 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:25:18 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:25:19 : DUT 1 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-21 23:25:19 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 23:25:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:25:24 : DUT 2 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-21 23:25:24 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 23:25:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:25:28 : DUT 2 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-21 23:25:28 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 23:25:31 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:25:32 : DUT 1 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-21 23:25:32 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 23:26:33 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 23:26:34 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 23:26:34 : Check setup status start 
2023-11-21 23:26:58 : ********* TS:1 *********
2023-11-21 23:27:04 : 	fxopPortStatus ringing=no
2023-11-21 23:27:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:27:58 : ********* TS:2 *********
2023-11-21 23:28:03 : 	fxopPortStatus ringing=no
2023-11-21 23:28:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:29:03 : ********* TS:3 *********
2023-11-21 23:29:08 : 	fxopPortStatus ringing=no
2023-11-21 23:29:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:30:03 : ********* TS:4 *********
2023-11-21 23:30:08 : 	fxopPortStatus ringing=no
2023-11-21 23:30:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:31:03 : ********* TS:5 *********
2023-11-21 23:31:08 : 	fxopPortStatus ringing=no
2023-11-21 23:31:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:32:04 : ********* TS:6 *********
2023-11-21 23:32:09 : 	fxopPortStatus ringing=no
2023-11-21 23:32:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:33:07 : ********* TS:7 *********
2023-11-21 23:33:13 : 	fxopPortStatus ringing=no
2023-11-21 23:33:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:34:10 : ********* TS:8 *********
2023-11-21 23:34:15 : 	fxopPortStatus ringing=no
2023-11-21 23:34:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:35:11 : ********* TS:9 *********
2023-11-21 23:35:16 : 	fxopPortStatus ringing=no
2023-11-21 23:35:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:36:11 : ********* TS:10 *********
2023-11-21 23:36:16 : 	fxopPortStatus ringing=no
2023-11-21 23:36:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:37:11 : ********* TS:11 *********
2023-11-21 23:37:16 : 	fxopPortStatus ringing=no
2023-11-21 23:37:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:38:15 : ********* TS:12 *********
2023-11-21 23:38:21 : 	fxopPortStatus ringing=no
2023-11-21 23:38:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:39:15 : ********* TS:1 *********
2023-11-21 23:39:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:39:36 : 		Table:bert
2023-11-21 23:39:36 : 		Table:Syn
2023-11-21 23:39:36 : 		Table:Bit error:0
2023-11-21 23:39:36 : 		Table:Time12
2023-11-21 23:39:40 : 		Table:bert
2023-11-21 23:39:40 : 		Table:Sync
2023-11-21 23:39:40 : 		Table:Bit error:0
2023-11-21 23:39:40 : 		Table:Time15
2023-11-21 23:39:40 : 		bert test Pass
2023-11-21 23:39:52 : ********* TS:2 *********
2023-11-21 23:40:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:40:13 : 		Table:bert
2023-11-21 23:40:13 : 		Table:Syn
2023-11-21 23:40:13 : 		Table:Bit error:0
2023-11-21 23:40:13 : 		Table:Time11
2023-11-21 23:40:17 : 		Table:bert
2023-11-21 23:40:17 : 		Table:Sync
2023-11-21 23:40:17 : 		Table:Bit error:0
2023-11-21 23:40:17 : 		Table:Time15
2023-11-21 23:40:17 : 		bert test Pass
2023-11-21 23:40:29 : ********* TS:3 *********
2023-11-21 23:40:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:40:50 : 		Table:bert
2023-11-21 23:40:50 : 		Table:Syn
2023-11-21 23:40:51 : 		Table:Bit error:0
2023-11-21 23:40:51 : 		Table:Time10
2023-11-21 23:40:55 : 		Table:bert
2023-11-21 23:40:55 : 		Table:Sync
2023-11-21 23:40:55 : 		Table:Bit error:0
2023-11-21 23:40:55 : 		Table:Time17
2023-11-21 23:40:55 : 		bert test Pass
2023-11-21 23:41:07 : ********* TS:4 *********
2023-11-21 23:41:23 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:41:28 : 		Table:bert
2023-11-21 23:41:28 : 		Table:Syn
2023-11-21 23:41:28 : 		Table:Bit error:0
2023-11-21 23:41:28 : 		Table:Time12
2023-11-21 23:41:32 : 		Table:bert
2023-11-21 23:41:32 : 		Table:Sync
2023-11-21 23:41:32 : 		Table:Bit error:0
2023-11-21 23:41:32 : 		Table:Time16
2023-11-21 23:41:32 : 		bert test Pass
2023-11-21 23:41:43 : ********* TS:5 *********
2023-11-21 23:42:00 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:42:05 : 		Table:bert
2023-11-21 23:42:06 : 		Table:Syn
2023-11-21 23:42:06 : 		Table:Bit error:0
2023-11-21 23:42:06 : 		Table:Time11
2023-11-21 23:42:10 : 		Table:bert
2023-11-21 23:42:10 : 		Table:Sync
2023-11-21 23:42:10 : 		Table:Bit error:0
2023-11-21 23:42:10 : 		Table:Time15
2023-11-21 23:42:10 : 		bert test Pass
2023-11-21 23:42:22 : ********* TS:6 *********
2023-11-21 23:42:39 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:42:43 : 		Table:bert
2023-11-21 23:42:43 : 		Table:Syn
2023-11-21 23:42:43 : 		Table:Bit error:0
2023-11-21 23:42:43 : 		Table:Time12
2023-11-21 23:42:49 : 		Table:bert
2023-11-21 23:42:49 : 		Table:Sync
2023-11-21 23:42:49 : 		Table:Bit error:0
2023-11-21 23:42:49 : 		Table:Time16
2023-11-21 23:42:49 : 		bert test Pass
2023-11-21 23:43:00 : ********* TS:7 *********
2023-11-21 23:43:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:43:22 : 		Table:bert
2023-11-21 23:43:22 : 		Table:Syn
2023-11-21 23:43:22 : 		Table:Bit error:0
2023-11-21 23:43:22 : 		Table:Time10
2023-11-21 23:43:26 : 		Table:bert
2023-11-21 23:43:26 : 		Table:Sync
2023-11-21 23:43:26 : 		Table:Bit error:0
2023-11-21 23:43:26 : 		Table:Time14
2023-11-21 23:43:26 : 		bert test Pass
2023-11-21 23:43:38 : ********* TS:8 *********
2023-11-21 23:43:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:43:59 : 		Table:bert
2023-11-21 23:43:59 : 		Table:Syn
2023-11-21 23:43:59 : 		Table:Bit error:0
2023-11-21 23:43:59 : 		Table:Time12
2023-11-21 23:44:04 : 		Table:bert
2023-11-21 23:44:04 : 		Table:Sync
2023-11-21 23:44:04 : 		Table:Bit error:0
2023-11-21 23:44:04 : 		Table:Time16
2023-11-21 23:44:04 : 		bert test Pass
2023-11-21 23:44:15 : ********* TS:9 *********
2023-11-21 23:44:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:44:36 : 		Table:bert
2023-11-21 23:44:36 : 		Table:Syn
2023-11-21 23:44:36 : 		Table:Bit error:0
2023-11-21 23:44:36 : 		Table:Time12
2023-11-21 23:44:39 : 		Table:bert
2023-11-21 23:44:40 : 		Table:Sync
2023-11-21 23:44:40 : 		Table:Bit error:0
2023-11-21 23:44:40 : 		Table:Time16
2023-11-21 23:44:40 : 		bert test Pass
2023-11-21 23:44:51 : ********* TS:10 *********
2023-11-21 23:45:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:45:13 : 		Table:bert
2023-11-21 23:45:13 : 		Table:Syn
2023-11-21 23:45:13 : 		Table:Bit error:0
2023-11-21 23:45:13 : 		Table:Time11
2023-11-21 23:45:17 : 		Table:bert
2023-11-21 23:45:17 : 		Table:Sync
2023-11-21 23:45:17 : 		Table:Bit error:0
2023-11-21 23:45:17 : 		Table:Time15
2023-11-21 23:45:17 : 		bert test Pass
2023-11-21 23:45:28 : ********* TS:11 *********
2023-11-21 23:45:45 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:45:50 : 		Table:bert
2023-11-21 23:45:50 : 		Table:Syn
2023-11-21 23:45:50 : 		Table:Bit error:0
2023-11-21 23:45:50 : 		Table:Time10
2023-11-21 23:45:55 : 		Table:bert
2023-11-21 23:45:55 : 		Table:Sync
2023-11-21 23:45:55 : 		Table:Bit error:0
2023-11-21 23:45:55 : 		Table:Time14
2023-11-21 23:45:55 : 		bert test Pass
2023-11-21 23:46:06 : ********* TS:12 *********
2023-11-21 23:46:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-21 23:46:29 : 		Table:bert
2023-11-21 23:46:29 : 		Table:Syn
2023-11-21 23:46:29 : 		Table:Bit error:0
2023-11-21 23:46:29 : 		Table:Time11
2023-11-21 23:46:34 : 		Table:bert
2023-11-21 23:46:34 : 		Table:Sync
2023-11-21 23:46:34 : 		Table:Bit error:0
2023-11-21 23:46:34 : 		Table:Time15
2023-11-21 23:46:34 : 		bert test Pass
2023-11-21 23:47:13 : Check setup status end 
2023-11-21 23:47:16 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:47:16 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-21 23:47:20 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:47:20 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-21 23:47:24 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:47:25 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-21 23:47:29 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:47:29 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-21 23:47:36 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:47:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:47:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:47:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:47:55 : 	TSI Mapping clear
2023-11-21 23:47:55 : ---test end---
2023-11-21 23:47:55 : ---------Round@     12-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/21 下午 11:47:55
2023-11-21 23:47:55 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 23:47:56 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 23:47:57 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-21 23:47:57 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-21 23:48:28 : 	Scan voice ts 
2023-11-21 23:48:29 : 	Scan voice ts:1 enable
2023-11-21 23:48:30 : 	Scan voice ts:2 enable
2023-11-21 23:48:31 : 	Scan voice ts:3 enable
2023-11-21 23:48:32 : 	Scan voice ts:4 enable
2023-11-21 23:48:32 : 	Scan voice ts:5 enable
2023-11-21 23:48:33 : 	Scan voice ts:6 enable
2023-11-21 23:48:33 : 	Scan voice ts:7 enable
2023-11-21 23:48:34 : 	Scan voice ts:8 enable
2023-11-21 23:48:34 : 	Scan voice ts:9 enable
2023-11-21 23:48:35 : 	Scan voice ts:10 enable
2023-11-21 23:48:36 : 	Scan voice ts:11 enable
2023-11-21 23:48:37 : 	Scan voice ts:12 enable
2023-11-21 23:48:37 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-21 23:48:43 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-21 23:48:49 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-21 23:48:53 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:48:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:49:02 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:49:06 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-21 23:49:10 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:49:10 : DUT 1 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-21 23:49:10 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 23:49:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:49:14 : DUT 2 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-21 23:49:14 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 23:49:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:49:18 : DUT 2 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-21 23:49:18 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-21 23:49:21 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-21 23:49:22 : DUT 1 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-21 23:49:22 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-21 23:50:23 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-21 23:50:24 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-21 23:50:24 : Check setup status start 
2023-11-21 23:50:52 : ********* TS:1 *********
2023-11-21 23:50:56 : 	fxopPortStatus ringing=no
2023-11-21 23:50:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:51:53 : ********* TS:2 *********
2023-11-21 23:51:59 : 	fxopPortStatus ringing=no
2023-11-21 23:52:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:52:56 : ********* TS:3 *********
2023-11-21 23:53:01 : 	fxopPortStatus ringing=no
2023-11-21 23:53:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:53:51 : ********* TS:4 *********
2023-11-21 23:53:55 : 	fxopPortStatus ringing=no
2023-11-21 23:53:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:54:47 : ********* TS:5 *********
2023-11-21 23:54:51 : 	fxopPortStatus ringing=no
2023-11-21 23:54:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:55:48 : ********* TS:6 *********
2023-11-21 23:55:54 : 	fxopPortStatus ringing=no
2023-11-21 23:55:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:56:50 : ********* TS:7 *********
2023-11-21 23:56:55 : 	fxopPortStatus ringing=no
2023-11-21 23:56:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:57:55 : ********* TS:8 *********
2023-11-21 23:58:00 : 	fxopPortStatus ringing=no
2023-11-21 23:58:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:58:55 : ********* TS:9 *********
2023-11-21 23:59:00 : 	fxopPortStatus ringing=no
2023-11-21 23:59:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-21 23:59:58 : ********* TS:10 *********
2023-11-22 00:00:03 : 	fxopPortStatus ringing=no
2023-11-22 00:00:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:00:56 : ********* TS:11 *********
2023-11-22 00:01:01 : 	fxopPortStatus ringing=no
2023-11-22 00:01:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:01:58 : ********* TS:12 *********
2023-11-22 00:02:02 : 	fxopPortStatus ringing=no
2023-11-22 00:02:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:02:57 : ********* TS:1 *********
2023-11-22 00:03:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:03:19 : 		Table:bert
2023-11-22 00:03:19 : 		Table:Syn
2023-11-22 00:03:19 : 		Table:Bit error:0
2023-11-22 00:03:19 : 		Table:Time11
2023-11-22 00:03:23 : 		Table:bert
2023-11-22 00:03:23 : 		Table:Sync
2023-11-22 00:03:23 : 		Table:Bit error:0
2023-11-22 00:03:23 : 		Table:Time15
2023-11-22 00:03:23 : 		bert test Pass
2023-11-22 00:03:35 : ********* TS:2 *********
2023-11-22 00:03:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:03:57 : 		Table:bert
2023-11-22 00:03:57 : 		Table:Syn
2023-11-22 00:03:57 : 		Table:Bit error:0
2023-11-22 00:03:57 : 		Table:Time9
2023-11-22 00:04:02 : 		Table:bert
2023-11-22 00:04:02 : 		Table:Sync
2023-11-22 00:04:02 : 		Table:Bit error:0
2023-11-22 00:04:02 : 		Table:Time17
2023-11-22 00:04:02 : 		bert test Pass
2023-11-22 00:04:13 : ********* TS:3 *********
2023-11-22 00:04:30 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:04:35 : 		Table:bert
2023-11-22 00:04:35 : 		Table:Syn
2023-11-22 00:04:35 : 		Table:Bit error:0
2023-11-22 00:04:35 : 		Table:Time12
2023-11-22 00:04:40 : 		Table:bert
2023-11-22 00:04:40 : 		Table:Sync
2023-11-22 00:04:40 : 		Table:Bit error:0
2023-11-22 00:04:40 : 		Table:Time15
2023-11-22 00:04:40 : 		bert test Pass
2023-11-22 00:04:51 : ********* TS:4 *********
2023-11-22 00:05:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:05:13 : 		Table:bert
2023-11-22 00:05:13 : 		Table:Syn
2023-11-22 00:05:13 : 		Table:Bit error:0
2023-11-22 00:05:13 : 		Table:Time10
2023-11-22 00:05:17 : 		Table:bert
2023-11-22 00:05:17 : 		Table:Sync
2023-11-22 00:05:17 : 		Table:Bit error:0
2023-11-22 00:05:17 : 		Table:Time18
2023-11-22 00:05:17 : 		bert test Pass
2023-11-22 00:05:29 : ********* TS:5 *********
2023-11-22 00:05:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:05:51 : 		Table:bert
2023-11-22 00:05:51 : 		Table:Syn
2023-11-22 00:05:51 : 		Table:Bit error:0
2023-11-22 00:05:51 : 		Table:Time11
2023-11-22 00:05:55 : 		Table:bert
2023-11-22 00:05:55 : 		Table:Sync
2023-11-22 00:05:55 : 		Table:Bit error:0
2023-11-22 00:05:55 : 		Table:Time15
2023-11-22 00:05:55 : 		bert test Pass
2023-11-22 00:06:06 : ********* TS:6 *********
2023-11-22 00:06:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:06:27 : 		Table:bert
2023-11-22 00:06:27 : 		Table:Syn
2023-11-22 00:06:27 : 		Table:Bit error:0
2023-11-22 00:06:27 : 		Table:Time12
2023-11-22 00:06:33 : 		Table:bert
2023-11-22 00:06:33 : 		Table:Sync
2023-11-22 00:06:33 : 		Table:Bit error:0
2023-11-22 00:06:33 : 		Table:Time19
2023-11-22 00:06:33 : 		bert test Pass
2023-11-22 00:06:45 : ********* TS:7 *********
2023-11-22 00:07:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:07:06 : 		Table:bert
2023-11-22 00:07:06 : 		Table:Syn
2023-11-22 00:07:06 : 		Table:Bit error:0
2023-11-22 00:07:06 : 		Table:Time12
2023-11-22 00:07:11 : 		Table:bert
2023-11-22 00:07:11 : 		Table:Sync
2023-11-22 00:07:11 : 		Table:Bit error:0
2023-11-22 00:07:11 : 		Table:Time16
2023-11-22 00:07:11 : 		bert test Pass
2023-11-22 00:07:23 : ********* TS:8 *********
2023-11-22 00:07:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:07:45 : 		Table:bert
2023-11-22 00:07:45 : 		Table:Syn
2023-11-22 00:07:45 : 		Table:Bit error:0
2023-11-22 00:07:46 : 		Table:Time13
2023-11-22 00:07:49 : 		Table:bert
2023-11-22 00:07:49 : 		Table:Sync
2023-11-22 00:07:49 : 		Table:Bit error:0
2023-11-22 00:07:49 : 		Table:Time16
2023-11-22 00:07:49 : 		bert test Pass
2023-11-22 00:08:00 : ********* TS:9 *********
2023-11-22 00:08:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:08:21 : 		Table:bert
2023-11-22 00:08:21 : 		Table:Syn
2023-11-22 00:08:21 : 		Table:Bit error:0
2023-11-22 00:08:21 : 		Table:Time12
2023-11-22 00:08:25 : 		Table:bert
2023-11-22 00:08:25 : 		Table:Sync
2023-11-22 00:08:25 : 		Table:Bit error:0
2023-11-22 00:08:25 : 		Table:Time16
2023-11-22 00:08:25 : 		bert test Pass
2023-11-22 00:08:36 : ********* TS:10 *********
2023-11-22 00:08:54 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:08:58 : 		Table:bert
2023-11-22 00:08:58 : 		Table:Syn
2023-11-22 00:08:58 : 		Table:Bit error:0
2023-11-22 00:08:58 : 		Table:Time12
2023-11-22 00:09:03 : 		Table:bert
2023-11-22 00:09:03 : 		Table:Sync
2023-11-22 00:09:03 : 		Table:Bit error:0
2023-11-22 00:09:03 : 		Table:Time16
2023-11-22 00:09:03 : 		bert test Pass
2023-11-22 00:09:14 : ********* TS:11 *********
2023-11-22 00:09:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:09:37 : 		Table:bert
2023-11-22 00:09:37 : 		Table:Syn
2023-11-22 00:09:37 : 		Table:Bit error:0
2023-11-22 00:09:37 : 		Table:Time13
2023-11-22 00:09:42 : 		Table:bert
2023-11-22 00:09:42 : 		Table:Sync
2023-11-22 00:09:42 : 		Table:Bit error:0
2023-11-22 00:09:42 : 		Table:Time17
2023-11-22 00:09:42 : 		bert test Pass
2023-11-22 00:09:54 : ********* TS:12 *********
2023-11-22 00:10:11 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:10:16 : 		Table:bert
2023-11-22 00:10:16 : 		Table:Syn
2023-11-22 00:10:16 : 		Table:Bit error:0
2023-11-22 00:10:16 : 		Table:Time11
2023-11-22 00:10:20 : 		Table:bert
2023-11-22 00:10:20 : 		Table:Sync
2023-11-22 00:10:20 : 		Table:Bit error:0
2023-11-22 00:10:20 : 		Table:Time15
2023-11-22 00:10:20 : 		bert test Pass
2023-11-22 00:10:59 : Check setup status end 
2023-11-22 00:11:03 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:11:03 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-22 00:11:08 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:11:08 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-22 00:11:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:11:13 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-22 00:11:17 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:11:17 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-22 00:11:26 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:11:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:11:40 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:11:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:11:47 : 	TSI Mapping clear
2023-11-22 00:11:47 : ---test end---
2023-11-22 00:11:47 : ---------Round@     12-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 12:11:47
2023-11-22 00:11:47 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:11:48 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:11:48 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:11:49 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:12:20 : 	Scan voice ts 
2023-11-22 00:12:21 : 	Scan voice ts:1 enable
2023-11-22 00:12:22 : 	Scan voice ts:2 enable
2023-11-22 00:12:23 : 	Scan voice ts:3 enable
2023-11-22 00:12:24 : 	Scan voice ts:4 enable
2023-11-22 00:12:25 : 	Scan voice ts:5 enable
2023-11-22 00:12:25 : 	Scan voice ts:6 enable
2023-11-22 00:12:26 : 	Scan voice ts:7 enable
2023-11-22 00:12:27 : 	Scan voice ts:8 enable
2023-11-22 00:12:28 : 	Scan voice ts:9 enable
2023-11-22 00:12:29 : 	Scan voice ts:10 enable
2023-11-22 00:12:30 : 	Scan voice ts:11 enable
2023-11-22 00:12:31 : 	Scan voice ts:12 enable
2023-11-22 00:12:31 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 00:12:35 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 00:12:41 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 00:12:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:12:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 6	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:12:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:12:57 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 7	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:13:01 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:13:02 : DUT 1 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-22 00:13:02 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 00:13:05 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:13:06 : DUT 2 (AM3440_CCPA_pw_connect) bid:6 connect to ecid:23960
2023-11-22 00:13:06 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 00:13:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:13:11 : DUT 2 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-22 00:13:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 00:13:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:13:14 : DUT 1 (AM3440_CCPA_pw_connect) bid:7 connect to ecid:23961
2023-11-22 00:13:14 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 00:14:15 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:14:16 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:14:16 : Check setup status start 
2023-11-22 00:14:44 : ********* TS:1 *********
2023-11-22 00:14:48 : 	fxopPortStatus ringing=no
2023-11-22 00:14:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:15:43 : ********* TS:2 *********
2023-11-22 00:15:48 : 	fxopPortStatus ringing=no
2023-11-22 00:15:49 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:16:43 : ********* TS:3 *********
2023-11-22 00:16:48 : 	fxopPortStatus ringing=no
2023-11-22 00:16:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:17:45 : ********* TS:4 *********
2023-11-22 00:17:50 : 	fxopPortStatus ringing=no
2023-11-22 00:17:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:18:47 : ********* TS:5 *********
2023-11-22 00:18:52 : 	fxopPortStatus ringing=no
2023-11-22 00:18:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:19:51 : ********* TS:6 *********
2023-11-22 00:19:56 : 	fxopPortStatus ringing=no
2023-11-22 00:19:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:20:48 : ********* TS:7 *********
2023-11-22 00:20:53 : 	fxopPortStatus ringing=no
2023-11-22 00:20:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:21:45 : ********* TS:8 *********
2023-11-22 00:21:50 : 	fxopPortStatus ringing=no
2023-11-22 00:21:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:22:46 : ********* TS:9 *********
2023-11-22 00:22:52 : 	fxopPortStatus ringing=no
2023-11-22 00:22:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:23:51 : ********* TS:10 *********
2023-11-22 00:23:56 : 	fxopPortStatus ringing=no
2023-11-22 00:23:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:24:52 : ********* TS:11 *********
2023-11-22 00:24:56 : 	fxopPortStatus ringing=no
2023-11-22 00:24:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:25:50 : ********* TS:12 *********
2023-11-22 00:25:55 : 	fxopPortStatus ringing=no
2023-11-22 00:25:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 00:26:53 : ********* TS:1 *********
2023-11-22 00:27:10 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:27:14 : 		Table:bert
2023-11-22 00:27:14 : 		Table:Syn
2023-11-22 00:27:14 : 		Table:Bit error:0
2023-11-22 00:27:14 : 		Table:Time11
2023-11-22 00:27:19 : 		Table:bert
2023-11-22 00:27:19 : 		Table:Sync
2023-11-22 00:27:19 : 		Table:Bit error:0
2023-11-22 00:27:19 : 		Table:Time15
2023-11-22 00:27:19 : 		bert test Pass
2023-11-22 00:27:31 : ********* TS:2 *********
2023-11-22 00:27:48 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:27:53 : 		Table:bert
2023-11-22 00:27:53 : 		Table:Syn
2023-11-22 00:27:53 : 		Table:Bit error:0
2023-11-22 00:27:53 : 		Table:Time10
2023-11-22 00:27:58 : 		Table:bert
2023-11-22 00:27:58 : 		Table:Sync
2023-11-22 00:27:58 : 		Table:Bit error:0
2023-11-22 00:27:58 : 		Table:Time18
2023-11-22 00:27:58 : 		bert test Pass
2023-11-22 00:28:10 : ********* TS:3 *********
2023-11-22 00:28:26 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:28:30 : 		Table:bert
2023-11-22 00:28:30 : 		Table:Syn
2023-11-22 00:28:30 : 		Table:Bit error:0
2023-11-22 00:28:30 : 		Table:Time11
2023-11-22 00:28:35 : 		Table:bert
2023-11-22 00:28:35 : 		Table:Sync
2023-11-22 00:28:35 : 		Table:Bit error:0
2023-11-22 00:28:35 : 		Table:Time15
2023-11-22 00:28:35 : 		bert test Pass
2023-11-22 00:28:46 : ********* TS:4 *********
2023-11-22 00:29:02 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:29:06 : 		Table:bert
2023-11-22 00:29:06 : 		Table:Syn
2023-11-22 00:29:06 : 		Table:Bit error:0
2023-11-22 00:29:06 : 		Table:Time11
2023-11-22 00:29:10 : 		Table:bert
2023-11-22 00:29:10 : 		Table:Sync
2023-11-22 00:29:10 : 		Table:Bit error:0
2023-11-22 00:29:10 : 		Table:Time15
2023-11-22 00:29:10 : 		bert test Pass
2023-11-22 00:29:21 : ********* TS:5 *********
2023-11-22 00:29:38 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:29:43 : 		Table:bert
2023-11-22 00:29:43 : 		Table:Syn
2023-11-22 00:29:43 : 		Table:Bit error:0
2023-11-22 00:29:43 : 		Table:Time12
2023-11-22 00:29:48 : 		Table:bert
2023-11-22 00:29:48 : 		Table:Sync
2023-11-22 00:29:48 : 		Table:Bit error:0
2023-11-22 00:29:48 : 		Table:Time15
2023-11-22 00:29:48 : 		bert test Pass
2023-11-22 00:29:59 : ********* TS:6 *********
2023-11-22 00:30:16 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:30:21 : 		Table:bert
2023-11-22 00:30:21 : 		Table:Syn
2023-11-22 00:30:21 : 		Table:Bit error:0
2023-11-22 00:30:21 : 		Table:Time10
2023-11-22 00:30:24 : 		Table:bert
2023-11-22 00:30:24 : 		Table:Sync
2023-11-22 00:30:24 : 		Table:Bit error:0
2023-11-22 00:30:24 : 		Table:Time14
2023-11-22 00:30:24 : 		bert test Pass
2023-11-22 00:30:36 : ********* TS:7 *********
2023-11-22 00:30:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:30:57 : 		Table:bert
2023-11-22 00:30:57 : 		Table:Syn
2023-11-22 00:30:57 : 		Table:Bit error:0
2023-11-22 00:30:57 : 		Table:Time12
2023-11-22 00:31:02 : 		Table:bert
2023-11-22 00:31:02 : 		Table:Sync
2023-11-22 00:31:02 : 		Table:Bit error:0
2023-11-22 00:31:02 : 		Table:Time16
2023-11-22 00:31:02 : 		bert test Pass
2023-11-22 00:31:13 : ********* TS:8 *********
2023-11-22 00:31:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:31:34 : 		Table:bert
2023-11-22 00:31:34 : 		Table:Syn
2023-11-22 00:31:34 : 		Table:Bit error:0
2023-11-22 00:31:34 : 		Table:Time12
2023-11-22 00:31:39 : 		Table:bert
2023-11-22 00:31:39 : 		Table:Sync
2023-11-22 00:31:39 : 		Table:Bit error:0
2023-11-22 00:31:39 : 		Table:Time16
2023-11-22 00:31:39 : 		bert test Pass
2023-11-22 00:31:50 : ********* TS:9 *********
2023-11-22 00:32:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:32:13 : 		Table:bert
2023-11-22 00:32:13 : 		Table:Syn
2023-11-22 00:32:13 : 		Table:Bit error:0
2023-11-22 00:32:13 : 		Table:Time10
2023-11-22 00:32:17 : 		Table:bert
2023-11-22 00:32:17 : 		Table:Sync
2023-11-22 00:32:17 : 		Table:Bit error:0
2023-11-22 00:32:17 : 		Table:Time17
2023-11-22 00:32:17 : 		bert test Pass
2023-11-22 00:32:28 : ********* TS:10 *********
2023-11-22 00:32:45 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:32:50 : 		Table:bert
2023-11-22 00:32:50 : 		Table:Syn
2023-11-22 00:32:50 : 		Table:Bit error:0
2023-11-22 00:32:50 : 		Table:Time12
2023-11-22 00:32:55 : 		Table:bert
2023-11-22 00:32:55 : 		Table:Sync
2023-11-22 00:32:55 : 		Table:Bit error:0
2023-11-22 00:32:55 : 		Table:Time16
2023-11-22 00:32:55 : 		bert test Pass
2023-11-22 00:33:07 : ********* TS:11 *********
2023-11-22 00:33:23 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:33:27 : 		Table:bert
2023-11-22 00:33:27 : 		Table:Syn
2023-11-22 00:33:27 : 		Table:Bit error:0
2023-11-22 00:33:27 : 		Table:Time11
2023-11-22 00:33:32 : 		Table:bert
2023-11-22 00:33:32 : 		Table:Sync
2023-11-22 00:33:32 : 		Table:Bit error:0
2023-11-22 00:33:32 : 		Table:Time14
2023-11-22 00:33:32 : 		bert test Pass
2023-11-22 00:33:44 : ********* TS:12 *********
2023-11-22 00:34:00 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 00:34:05 : 		Table:bert
2023-11-22 00:34:05 : 		Table:Syn
2023-11-22 00:34:05 : 		Table:Bit error:0
2023-11-22 00:34:05 : 		Table:Time13
2023-11-22 00:34:09 : 		Table:bert
2023-11-22 00:34:09 : 		Table:Sync
2023-11-22 00:34:09 : 		Table:Bit error:0
2023-11-22 00:34:09 : 		Table:Time17
2023-11-22 00:34:09 : 		bert test Pass
2023-11-22 00:34:45 : Check setup status end 
2023-11-22 00:34:48 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:34:48 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-22 00:34:52 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:34:52 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 6
2023-11-22 00:34:55 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:34:55 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-22 00:35:00 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:35:00 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 7
2023-11-22 00:35:08 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:35:13 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:35:19 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:35:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:35:25 : 	TSI Mapping clear
2023-11-22 00:35:25 : ---test end---
2023-11-22 00:35:28 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:35:28 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 00:35:32 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:35:32 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 00:35:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:35:36 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 00:35:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:35:42 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 00:35:50 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:35:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:36:03 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:36:11 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:36:11 : 	TSI Mapping clear
2023-11-22 00:36:11 : ---------Round@     13-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 12:36:11
2023-11-22 00:36:11 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:36:12 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:36:13 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:36:14 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:36:45 : 	Scan voice ts 
2023-11-22 00:36:46 : 	Scan voice ts:1 enable
2023-11-22 00:36:47 : 	Scan voice ts:2 enable
2023-11-22 00:36:48 : 	Scan voice ts:3 enable
2023-11-22 00:36:49 : 	Scan voice ts:4 enable
2023-11-22 00:36:51 : 	Scan voice ts:5 enable
2023-11-22 00:36:51 : 	Scan voice ts:6 enable
2023-11-22 00:36:52 : 	Scan voice ts:7 enable
2023-11-22 00:36:53 : 	Scan voice ts:8 enable
2023-11-22 00:36:54 : 	Scan voice ts:9 enable
2023-11-22 00:36:55 : 	Scan voice ts:10 enable
2023-11-22 00:36:56 : 	Scan voice ts:11 enable
2023-11-22 00:36:56 : 	Scan voice ts:12 enable
2023-11-22 00:36:56 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 00:37:02 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 00:37:08 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 00:37:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:37:16 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:37:20 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:37:25 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:37:29 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:37:30 : DUT 1 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 00:37:30 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 00:37:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:37:34 : DUT 2 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 00:37:34 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 00:37:38 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:37:39 : DUT 2 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 00:37:39 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 00:37:42 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:37:42 : DUT 1 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 00:37:42 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 00:38:43 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:38:44 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:38:44 : Check setup status start 
2023-11-22 00:39:09 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:39:09 : 		Tone value set :D
2023-11-22 00:39:10 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 00:39:12 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:39:17 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:39:21 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:39:26 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:39:30 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:39:34 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:39:34 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 00:40:29 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:40:29 : 		Tone value set :n4
2023-11-22 00:40:31 : 		Tone Expected value:"444--444--444--444"
2023-11-22 00:40:33 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:40:38 : 		Tone result:        "444--444--444--444"
2023-11-22 00:40:42 : 		Tone result:        "444--444--444--444"
2023-11-22 00:40:47 : 		Tone result:        "444--444--444--444"
2023-11-22 00:40:52 : 		Tone result:        "444--444--444--444"
2023-11-22 00:40:52 : 		tone test pass "444--444--444--444"
2023-11-22 00:41:46 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:41:46 : 		Tone value set :n8
2023-11-22 00:41:48 : 		Tone Expected value:"888--888--888--888"
2023-11-22 00:41:49 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:41:54 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:41:58 : 		Tone result:        "888--888--888--888"
2023-11-22 00:42:03 : 		Tone result:        "888--888--888--888"
2023-11-22 00:42:07 : 		Tone result:        "888--888--888--888"
2023-11-22 00:42:12 : 		Tone result:        "888--888--888--888"
2023-11-22 00:42:12 : 		tone test pass "888--888--888--888"
2023-11-22 00:43:06 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:43:06 : 		Tone value set :pound
2023-11-22 00:43:08 : 		Tone Expected value:"###--###--###--###"
2023-11-22 00:43:10 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:43:14 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:43:19 : 		Tone result:        "###--###--###--###"
2023-11-22 00:43:24 : 		Tone result:        "###--###--###--###"
2023-11-22 00:43:29 : 		Tone result:        "###--###--###--###"
2023-11-22 00:43:34 : 		Tone result:        "###--###--###--###"
2023-11-22 00:43:34 : 		tone test pass "###--###--###--###"
2023-11-22 00:44:03 : Check setup status end 
2023-11-22 00:44:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:44:07 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 00:44:11 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:44:11 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 00:44:14 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:44:14 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 00:44:19 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:44:19 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 00:44:28 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:44:34 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:44:42 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:44:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:44:49 : 	TSI Mapping clear
2023-11-22 00:44:49 : ---test end---
2023-11-22 00:44:49 : ---------Round@     13-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 12:44:49
2023-11-22 00:44:49 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:44:49 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:44:50 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:44:51 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:45:21 : 	Scan voice ts 
2023-11-22 00:45:22 : 	Scan voice ts:1 enable
2023-11-22 00:45:23 : 	Scan voice ts:2 enable
2023-11-22 00:45:24 : 	Scan voice ts:3 enable
2023-11-22 00:45:25 : 	Scan voice ts:4 enable
2023-11-22 00:45:26 : 	Scan voice ts:5 enable
2023-11-22 00:45:27 : 	Scan voice ts:6 enable
2023-11-22 00:45:27 : 	Scan voice ts:7 enable
2023-11-22 00:45:28 : 	Scan voice ts:8 enable
2023-11-22 00:45:29 : 	Scan voice ts:9 enable
2023-11-22 00:45:30 : 	Scan voice ts:10 enable
2023-11-22 00:45:31 : 	Scan voice ts:11 enable
2023-11-22 00:45:32 : 	Scan voice ts:12 enable
2023-11-22 00:45:32 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 00:45:37 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 00:45:43 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 00:45:48 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:45:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:45:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:46:01 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:46:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:46:05 : DUT 1 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 00:46:05 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 00:46:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:46:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 00:46:08 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 00:46:12 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:46:13 : DUT 2 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 00:46:13 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 00:46:17 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:46:18 : DUT 1 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 00:46:18 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 00:47:18 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:47:20 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:47:20 : Check setup status start 
2023-11-22 00:47:45 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:47:45 : 		Tone value set :D
2023-11-22 00:47:47 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 00:47:48 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:47:53 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:47:57 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:48:01 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:48:06 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:48:10 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:48:10 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 00:49:02 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:49:02 : 		Tone value set :n4
2023-11-22 00:49:03 : 		Tone Expected value:"444--444--444--444"
2023-11-22 00:49:04 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:49:09 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:49:14 : 		Tone result:        "444--444--444--444"
2023-11-22 00:49:18 : 		Tone result:        "444--444--444--444"
2023-11-22 00:49:23 : 		Tone result:        "444--444--444--444"
2023-11-22 00:49:27 : 		Tone result:        "444--444--444--444"
2023-11-22 00:49:27 : 		tone test pass "444--444--444--444"
2023-11-22 00:50:23 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:50:23 : 		Tone value set :n8
2023-11-22 00:50:25 : 		Tone Expected value:"888--888--888--888"
2023-11-22 00:50:27 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:50:32 : 		Tone result:        "888--888--888--888"
2023-11-22 00:50:37 : 		Tone result:        "888--888--888--888"
2023-11-22 00:50:41 : 		Tone result:        "888--888--888--888"
2023-11-22 00:50:47 : 		Tone result:        "888--888--888--888"
2023-11-22 00:50:47 : 		tone test pass "888--888--888--888"
2023-11-22 00:51:41 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:51:41 : 		Tone value set :pound
2023-11-22 00:51:42 : 		Tone Expected value:"###--###--###--###"
2023-11-22 00:51:44 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:51:49 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:51:53 : 		Tone result:        "###--###--###--###"
2023-11-22 00:51:58 : 		Tone result:        "###--###--###--###"
2023-11-22 00:52:02 : 		Tone result:        "###--###--###--###"
2023-11-22 00:52:07 : 		Tone result:        "###--###--###--###"
2023-11-22 00:52:07 : 		tone test pass "###--###--###--###"
2023-11-22 00:52:33 : Check setup status end 
2023-11-22 00:52:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:52:36 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 00:52:40 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:52:40 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 00:52:45 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:52:45 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 00:52:49 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:52:49 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 00:52:58 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:53:05 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:53:12 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:53:18 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:53:18 : 	TSI Mapping clear
2023-11-22 00:53:18 : ---test end---
2023-11-22 00:53:18 : ---------Round@     13-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 12:53:18
2023-11-22 00:53:18 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:53:19 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:53:20 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 00:53:21 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 00:53:52 : 	Scan voice ts 
2023-11-22 00:53:53 : 	Scan voice ts:1 enable
2023-11-22 00:53:54 : 	Scan voice ts:2 enable
2023-11-22 00:53:55 : 	Scan voice ts:3 enable
2023-11-22 00:53:56 : 	Scan voice ts:4 enable
2023-11-22 00:53:57 : 	Scan voice ts:5 enable
2023-11-22 00:53:57 : 	Scan voice ts:6 enable
2023-11-22 00:53:58 : 	Scan voice ts:7 enable
2023-11-22 00:53:59 : 	Scan voice ts:8 enable
2023-11-22 00:54:00 : 	Scan voice ts:9 enable
2023-11-22 00:54:00 : 	Scan voice ts:10 enable
2023-11-22 00:54:01 : 	Scan voice ts:11 enable
2023-11-22 00:54:02 : 	Scan voice ts:12 enable
2023-11-22 00:54:02 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 00:54:07 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 00:54:13 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 00:54:17 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:54:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:54:26 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:54:30 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 00:54:34 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:54:35 : DUT 1 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 00:54:35 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 00:54:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:54:38 : DUT 2 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 00:54:39 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 00:54:41 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:54:42 : DUT 2 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 00:54:42 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 00:54:46 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 00:54:47 : DUT 1 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 00:54:47 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 00:55:48 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:55:49 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 00:55:49 : Check setup status start 
2023-11-22 00:56:18 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:56:18 : 		Tone value set :D
2023-11-22 00:56:19 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 00:56:20 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:56:25 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:56:30 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:56:34 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:56:40 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:56:44 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 00:56:44 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 00:57:41 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:57:41 : 		Tone value set :n4
2023-11-22 00:57:42 : 		Tone Expected value:"444--444--444--444"
2023-11-22 00:57:44 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:57:48 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:57:53 : 		Tone result:        "444--444--444--444"
2023-11-22 00:57:57 : 		Tone result:        "444--444--444--444"
2023-11-22 00:58:02 : 		Tone result:        "444--444--444--444"
2023-11-22 00:58:07 : 		Tone result:        "444--444--444--444"
2023-11-22 00:58:07 : 		tone test pass "444--444--444--444"
2023-11-22 00:59:04 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 00:59:04 : 		Tone value set :n8
2023-11-22 00:59:05 : 		Tone Expected value:"888--888--888--888"
2023-11-22 00:59:06 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:59:11 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 00:59:16 : 		Tone result:        "888--888--888--888"
2023-11-22 00:59:21 : 		Tone result:        "888--888--888--888"
2023-11-22 00:59:26 : 		Tone result:        "888--888--888--888"
2023-11-22 00:59:30 : 		Tone result:        "888--888--888--888"
2023-11-22 00:59:30 : 		tone test pass "888--888--888--888"
2023-11-22 01:00:28 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 01:00:28 : 		Tone value set :pound
2023-11-22 01:00:30 : 		Tone Expected value:"###--###--###--###"
2023-11-22 01:00:32 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:00:37 : 		Tone result:        "###--###--###--###"
2023-11-22 01:00:41 : 		Tone result:        "###--###--###--###"
2023-11-22 01:00:46 : 		Tone result:        "###--###--###--###"
2023-11-22 01:00:51 : 		Tone result:        "###--###--###--###"
2023-11-22 01:00:51 : 		tone test pass "###--###--###--###"
2023-11-22 01:01:17 : Check setup status end 
2023-11-22 01:01:20 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:01:20 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 01:01:24 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:01:24 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 01:01:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:01:27 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 01:01:31 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:01:31 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 01:01:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:01:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:01:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:01:59 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:01:59 : 	TSI Mapping clear
2023-11-22 01:01:59 : ---test end---
2023-11-22 01:01:59 : ---------Round@     13-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 01:01:59
2023-11-22 01:01:59 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:02:00 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 01:02:01 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:02:02 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 01:02:32 : 	Scan voice ts 
2023-11-22 01:02:33 : 	Scan voice ts:1 enable
2023-11-22 01:02:34 : 	Scan voice ts:2 enable
2023-11-22 01:02:35 : 	Scan voice ts:3 enable
2023-11-22 01:02:36 : 	Scan voice ts:4 enable
2023-11-22 01:02:36 : 	Scan voice ts:5 enable
2023-11-22 01:02:37 : 	Scan voice ts:6 enable
2023-11-22 01:02:38 : 	Scan voice ts:7 enable
2023-11-22 01:02:39 : 	Scan voice ts:8 enable
2023-11-22 01:02:40 : 	Scan voice ts:9 enable
2023-11-22 01:02:40 : 	Scan voice ts:10 enable
2023-11-22 01:02:41 : 	Scan voice ts:11 enable
2023-11-22 01:02:42 : 	Scan voice ts:12 enable
2023-11-22 01:02:42 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 01:02:47 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 01:02:53 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 01:02:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:03:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 10	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:03:04 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:03:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 11	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:03:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:03:13 : DUT 1 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 01:03:13 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 01:03:15 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:03:16 : DUT 2 (AM3440_CCPA_pw_connect) bid:10 connect to ecid:59783
2023-11-22 01:03:16 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 01:03:20 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:03:21 : DUT 2 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 01:03:21 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 01:03:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:03:25 : DUT 1 (AM3440_CCPA_pw_connect) bid:11 connect to ecid:59784
2023-11-22 01:03:25 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 01:04:27 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 01:04:28 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 01:04:28 : Check setup status start 
2023-11-22 01:04:55 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 01:04:55 : 		Tone value set :D
2023-11-22 01:04:56 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 01:04:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:05:03 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:05:08 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 01:05:13 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 01:05:18 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 01:05:23 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 01:05:23 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 01:06:18 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 01:06:18 : 		Tone value set :n4
2023-11-22 01:06:19 : 		Tone Expected value:"444--444--444--444"
2023-11-22 01:06:21 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:06:25 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:06:30 : 		Tone result:        "444--444--444--444"
2023-11-22 01:06:35 : 		Tone result:        "444--444--444--444"
2023-11-22 01:06:41 : 		Tone result:        "444--444--444--444"
2023-11-22 01:06:45 : 		Tone result:        "444--444--444--444"
2023-11-22 01:06:45 : 		tone test pass "444--444--444--444"
2023-11-22 01:07:42 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 01:07:42 : 		Tone value set :n8
2023-11-22 01:07:43 : 		Tone Expected value:"888--888--888--888"
2023-11-22 01:07:45 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:07:50 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:07:55 : 		Tone result:        "888--888--888--888"
2023-11-22 01:08:00 : 		Tone result:        "888--888--888--888"
2023-11-22 01:08:05 : 		Tone result:        "888--888--888--888"
2023-11-22 01:08:09 : 		Tone result:        "888--888--888--888"
2023-11-22 01:08:09 : 		tone test pass "888--888--888--888"
2023-11-22 01:09:07 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 01:09:07 : 		Tone value set :pound
2023-11-22 01:09:09 : 		Tone Expected value:"###--###--###--###"
2023-11-22 01:09:10 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:09:15 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 01:09:19 : 		Tone result:        "###--###--###--###"
2023-11-22 01:09:25 : 		Tone result:        "###--###--###--###"
2023-11-22 01:09:30 : 		Tone result:        "###--###--###--###"
2023-11-22 01:09:34 : 		Tone result:        "###--###--###--###"
2023-11-22 01:09:34 : 		tone test pass "###--###--###--###"
2023-11-22 01:10:02 : Check setup status end 
2023-11-22 01:10:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:10:06 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 01:10:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:10:10 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 10
2023-11-22 01:10:14 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:10:14 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 01:10:19 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:10:19 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 11
2023-11-22 01:10:27 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:10:35 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:10:42 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:10:50 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:10:50 : 	TSI Mapping clear
2023-11-22 01:10:50 : ---test end---
2023-11-22 01:10:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:10:54 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 01:10:58 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:10:58 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 01:11:02 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:11:02 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 01:11:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:11:07 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 01:11:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:11:22 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:11:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:11:37 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:11:37 : 	TSI Mapping clear
2023-11-22 01:11:37 : ---------Round@     14-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 01:11:37
2023-11-22 01:11:37 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:11:38 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 01:11:39 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:11:40 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 01:12:11 : 	Scan voice ts 
2023-11-22 01:12:12 : 	Scan voice ts:1 enable
2023-11-22 01:12:13 : 	Scan voice ts:2 enable
2023-11-22 01:12:14 : 	Scan voice ts:3 enable
2023-11-22 01:12:15 : 	Scan voice ts:4 enable
2023-11-22 01:12:16 : 	Scan voice ts:5 enable
2023-11-22 01:12:16 : 	Scan voice ts:6 enable
2023-11-22 01:12:18 : 	Scan voice ts:7 enable
2023-11-22 01:12:18 : 	Scan voice ts:8 enable
2023-11-22 01:12:19 : 	Scan voice ts:9 enable
2023-11-22 01:12:20 : 	Scan voice ts:10 enable
2023-11-22 01:12:21 : 	Scan voice ts:11 enable
2023-11-22 01:12:22 : 	Scan voice ts:12 enable
2023-11-22 01:12:22 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 01:12:28 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 01:12:34 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 01:12:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:12:43 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:12:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:12:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:12:55 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:12:56 : DUT 1 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 01:12:56 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 01:13:00 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:13:00 : DUT 2 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 01:13:00 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 01:13:04 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:13:05 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 01:13:05 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 01:13:08 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:13:10 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 01:13:10 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 01:14:11 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 01:14:12 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 01:14:12 : Check setup status start 
2023-11-22 01:14:36 : ********* TS:1 *********
2023-11-22 01:14:40 : 	fxopPortStatus ringing=no
2023-11-22 01:14:42 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:15:31 : ********* TS:2 *********
2023-11-22 01:15:36 : 	fxopPortStatus ringing=no
2023-11-22 01:15:38 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:16:30 : ********* TS:3 *********
2023-11-22 01:16:35 : 	fxopPortStatus ringing=no
2023-11-22 01:16:37 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:17:37 : ********* TS:4 *********
2023-11-22 01:17:42 : 	fxopPortStatus ringing=no
2023-11-22 01:17:44 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:18:37 : ********* TS:5 *********
2023-11-22 01:18:42 : 	fxopPortStatus ringing=no
2023-11-22 01:18:44 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:19:40 : ********* TS:6 *********
2023-11-22 01:19:46 : 	fxopPortStatus ringing=no
2023-11-22 01:19:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:20:41 : ********* TS:7 *********
2023-11-22 01:20:46 : 	fxopPortStatus ringing=no
2023-11-22 01:20:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:21:45 : ********* TS:8 *********
2023-11-22 01:21:50 : 	fxopPortStatus ringing=no
2023-11-22 01:21:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:22:47 : ********* TS:9 *********
2023-11-22 01:22:52 : 	fxopPortStatus ringing=no
2023-11-22 01:22:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:23:48 : ********* TS:10 *********
2023-11-22 01:23:53 : 	fxopPortStatus ringing=no
2023-11-22 01:23:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:24:48 : ********* TS:11 *********
2023-11-22 01:24:53 : 	fxopPortStatus ringing=no
2023-11-22 01:24:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:25:52 : ********* TS:12 *********
2023-11-22 01:25:57 : 	fxopPortStatus ringing=no
2023-11-22 01:25:59 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:26:59 : ********* TS:1 *********
2023-11-22 01:27:16 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:27:20 : 		Table:bert
2023-11-22 01:27:20 : 		Table:Syn
2023-11-22 01:27:20 : 		Table:Bit error:0
2023-11-22 01:27:20 : 		Table:Time12
2023-11-22 01:27:25 : 		Table:bert
2023-11-22 01:27:25 : 		Table:Sync
2023-11-22 01:27:25 : 		Table:Bit error:0
2023-11-22 01:27:25 : 		Table:Time16
2023-11-22 01:27:25 : 		bert test Pass
2023-11-22 01:27:36 : ********* TS:2 *********
2023-11-22 01:27:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:27:58 : 		Table:bert
2023-11-22 01:27:58 : 		Table:Syn
2023-11-22 01:27:58 : 		Table:Bit error:0
2023-11-22 01:27:58 : 		Table:Time10
2023-11-22 01:28:01 : 		Table:bert
2023-11-22 01:28:01 : 		Table:Sync
2023-11-22 01:28:01 : 		Table:Bit error:0
2023-11-22 01:28:01 : 		Table:Time14
2023-11-22 01:28:01 : 		bert test Pass
2023-11-22 01:28:13 : ********* TS:3 *********
2023-11-22 01:28:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:28:34 : 		Table:bert
2023-11-22 01:28:34 : 		Table:Syn
2023-11-22 01:28:34 : 		Table:Bit error:0
2023-11-22 01:28:34 : 		Table:Time10
2023-11-22 01:28:39 : 		Table:bert
2023-11-22 01:28:39 : 		Table:Sync
2023-11-22 01:28:39 : 		Table:Bit error:0
2023-11-22 01:28:39 : 		Table:Time14
2023-11-22 01:28:39 : 		bert test Pass
2023-11-22 01:28:50 : ********* TS:4 *********
2023-11-22 01:29:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:29:10 : 		Table:bert
2023-11-22 01:29:10 : 		Table:Syn
2023-11-22 01:29:10 : 		Table:Bit error:0
2023-11-22 01:29:10 : 		Table:Time9
2023-11-22 01:29:15 : 		Table:bert
2023-11-22 01:29:15 : 		Table:Sync
2023-11-22 01:29:15 : 		Table:Bit error:0
2023-11-22 01:29:15 : 		Table:Time17
2023-11-22 01:29:15 : 		bert test Pass
2023-11-22 01:29:26 : ********* TS:5 *********
2023-11-22 01:29:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:29:47 : 		Table:bert
2023-11-22 01:29:47 : 		Table:Syn
2023-11-22 01:29:47 : 		Table:Bit error:0
2023-11-22 01:29:47 : 		Table:Time12
2023-11-22 01:29:53 : 		Table:bert
2023-11-22 01:29:53 : 		Table:Sync
2023-11-22 01:29:53 : 		Table:Bit error:0
2023-11-22 01:29:53 : 		Table:Time16
2023-11-22 01:29:53 : 		bert test Pass
2023-11-22 01:30:04 : ********* TS:6 *********
2023-11-22 01:30:20 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:30:24 : 		Table:bert
2023-11-22 01:30:24 : 		Table:Syn
2023-11-22 01:30:24 : 		Table:Bit error:0
2023-11-22 01:30:24 : 		Table:Time11
2023-11-22 01:30:28 : 		Table:bert
2023-11-22 01:30:29 : 		Table:Sync
2023-11-22 01:30:29 : 		Table:Bit error:0
2023-11-22 01:30:29 : 		Table:Time15
2023-11-22 01:30:29 : 		bert test Pass
2023-11-22 01:30:40 : ********* TS:7 *********
2023-11-22 01:30:57 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:31:02 : 		Table:bert
2023-11-22 01:31:02 : 		Table:Syn
2023-11-22 01:31:02 : 		Table:Bit error:0
2023-11-22 01:31:02 : 		Table:Time10
2023-11-22 01:31:07 : 		Table:bert
2023-11-22 01:31:07 : 		Table:Sync
2023-11-22 01:31:07 : 		Table:Bit error:0
2023-11-22 01:31:07 : 		Table:Time14
2023-11-22 01:31:07 : 		bert test Pass
2023-11-22 01:31:18 : ********* TS:8 *********
2023-11-22 01:31:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:31:40 : 		Table:bert
2023-11-22 01:31:40 : 		Table:Syn
2023-11-22 01:31:40 : 		Table:Bit error:0
2023-11-22 01:31:40 : 		Table:Time12
2023-11-22 01:31:45 : 		Table:bert
2023-11-22 01:31:45 : 		Table:Sync
2023-11-22 01:31:45 : 		Table:Bit error:0
2023-11-22 01:31:45 : 		Table:Time16
2023-11-22 01:31:46 : 		bert test Pass
2023-11-22 01:31:57 : ********* TS:9 *********
2023-11-22 01:32:13 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:32:18 : 		Table:bert
2023-11-22 01:32:18 : 		Table:Syn
2023-11-22 01:32:18 : 		Table:Bit error:0
2023-11-22 01:32:18 : 		Table:Time10
2023-11-22 01:32:23 : 		Table:bert
2023-11-22 01:32:23 : 		Table:Sync
2023-11-22 01:32:23 : 		Table:Bit error:0
2023-11-22 01:32:23 : 		Table:Time18
2023-11-22 01:32:23 : 		bert test Pass
2023-11-22 01:32:35 : ********* TS:10 *********
2023-11-22 01:32:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:32:57 : 		Table:bert
2023-11-22 01:32:57 : 		Table:Syn
2023-11-22 01:32:57 : 		Table:Bit error:0
2023-11-22 01:32:57 : 		Table:Time11
2023-11-22 01:33:02 : 		Table:bert
2023-11-22 01:33:02 : 		Table:Sync
2023-11-22 01:33:02 : 		Table:Bit error:0
2023-11-22 01:33:02 : 		Table:Time15
2023-11-22 01:33:02 : 		bert test Pass
2023-11-22 01:33:13 : ********* TS:11 *********
2023-11-22 01:33:30 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:33:35 : 		Table:bert
2023-11-22 01:33:35 : 		Table:Syn
2023-11-22 01:33:35 : 		Table:Bit error:0
2023-11-22 01:33:35 : 		Table:Time13
2023-11-22 01:33:39 : 		Table:bert
2023-11-22 01:33:39 : 		Table:Sync
2023-11-22 01:33:39 : 		Table:Bit error:0
2023-11-22 01:33:39 : 		Table:Time17
2023-11-22 01:33:39 : 		bert test Pass
2023-11-22 01:33:51 : ********* TS:12 *********
2023-11-22 01:34:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:34:12 : 		Table:bert
2023-11-22 01:34:12 : 		Table:Syn
2023-11-22 01:34:12 : 		Table:Bit error:0
2023-11-22 01:34:12 : 		Table:Time11
2023-11-22 01:34:17 : 		Table:bert
2023-11-22 01:34:17 : 		Table:Sync
2023-11-22 01:34:17 : 		Table:Bit error:0
2023-11-22 01:34:17 : 		Table:Time15
2023-11-22 01:34:17 : 		bert test Pass
2023-11-22 01:34:56 : Check setup status end 
2023-11-22 01:34:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:34:59 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 01:35:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:35:03 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 01:35:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:35:07 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 01:35:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:35:13 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 01:35:20 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:35:28 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:35:35 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:35:42 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:35:42 : 	TSI Mapping clear
2023-11-22 01:35:42 : ---test end---
2023-11-22 01:35:42 : ---------Round@     14-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 01:35:42
2023-11-22 01:35:42 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:35:43 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 01:35:43 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:35:44 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 01:36:15 : 	Scan voice ts 
2023-11-22 01:36:16 : 	Scan voice ts:1 enable
2023-11-22 01:36:17 : 	Scan voice ts:2 enable
2023-11-22 01:36:18 : 	Scan voice ts:3 enable
2023-11-22 01:36:19 : 	Scan voice ts:4 enable
2023-11-22 01:36:20 : 	Scan voice ts:5 enable
2023-11-22 01:36:20 : 	Scan voice ts:6 enable
2023-11-22 01:36:21 : 	Scan voice ts:7 enable
2023-11-22 01:36:22 : 	Scan voice ts:8 enable
2023-11-22 01:36:23 : 	Scan voice ts:9 enable
2023-11-22 01:36:24 : 	Scan voice ts:10 enable
2023-11-22 01:36:24 : 	Scan voice ts:11 enable
2023-11-22 01:36:25 : 	Scan voice ts:12 enable
2023-11-22 01:36:25 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 01:36:30 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 01:36:37 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 01:36:41 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:36:45 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:36:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:36:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:36:57 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:36:58 : DUT 1 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 01:36:58 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 01:37:01 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:37:02 : DUT 2 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 01:37:02 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 01:37:06 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:37:06 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 01:37:06 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 01:37:09 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:37:10 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 01:37:10 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 01:38:11 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 01:38:12 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 01:38:12 : Check setup status start 
2023-11-22 01:38:37 : ********* TS:1 *********
2023-11-22 01:38:43 : 	fxopPortStatus ringing=no
2023-11-22 01:38:45 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:39:38 : ********* TS:2 *********
2023-11-22 01:39:43 : 	fxopPortStatus ringing=no
2023-11-22 01:39:45 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:40:42 : ********* TS:3 *********
2023-11-22 01:40:48 : 	fxopPortStatus ringing=no
2023-11-22 01:40:49 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:41:44 : ********* TS:4 *********
2023-11-22 01:41:49 : 	fxopPortStatus ringing=no
2023-11-22 01:41:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:42:42 : ********* TS:5 *********
2023-11-22 01:42:47 : 	fxopPortStatus ringing=no
2023-11-22 01:42:49 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:43:42 : ********* TS:6 *********
2023-11-22 01:43:48 : 	fxopPortStatus ringing=no
2023-11-22 01:43:49 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:44:44 : ********* TS:7 *********
2023-11-22 01:44:50 : 	fxopPortStatus ringing=no
2023-11-22 01:44:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:45:47 : ********* TS:8 *********
2023-11-22 01:45:52 : 	fxopPortStatus ringing=no
2023-11-22 01:45:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:46:50 : ********* TS:9 *********
2023-11-22 01:46:55 : 	fxopPortStatus ringing=no
2023-11-22 01:46:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:47:47 : ********* TS:10 *********
2023-11-22 01:47:52 : 	fxopPortStatus ringing=no
2023-11-22 01:47:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:48:51 : ********* TS:11 *********
2023-11-22 01:48:56 : 	fxopPortStatus ringing=no
2023-11-22 01:48:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:49:53 : ********* TS:12 *********
2023-11-22 01:49:58 : 	fxopPortStatus ringing=no
2023-11-22 01:50:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 01:50:52 : ********* TS:1 *********
2023-11-22 01:51:09 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:51:15 : 		Table:bert
2023-11-22 01:51:15 : 		Table:Syn
2023-11-22 01:51:15 : 		Table:Bit error:0
2023-11-22 01:51:15 : 		Table:Time11
2023-11-22 01:51:20 : 		Table:bert
2023-11-22 01:51:20 : 		Table:Sync
2023-11-22 01:51:20 : 		Table:Bit error:0
2023-11-22 01:51:20 : 		Table:Time19
2023-11-22 01:51:20 : 		bert test Pass
2023-11-22 01:51:32 : ********* TS:2 *********
2023-11-22 01:51:49 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:51:54 : 		Table:bert
2023-11-22 01:51:54 : 		Table:Syn
2023-11-22 01:51:54 : 		Table:Bit error:0
2023-11-22 01:51:54 : 		Table:Time11
2023-11-22 01:51:58 : 		Table:bert
2023-11-22 01:51:58 : 		Table:Sync
2023-11-22 01:51:58 : 		Table:Bit error:0
2023-11-22 01:51:58 : 		Table:Time15
2023-11-22 01:51:58 : 		bert test Pass
2023-11-22 01:52:09 : ********* TS:3 *********
2023-11-22 01:52:26 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:52:31 : 		Table:bert
2023-11-22 01:52:31 : 		Table:Syn
2023-11-22 01:52:31 : 		Table:Bit error:0
2023-11-22 01:52:31 : 		Table:Time10
2023-11-22 01:52:36 : 		Table:bert
2023-11-22 01:52:36 : 		Table:Sync
2023-11-22 01:52:36 : 		Table:Bit error:0
2023-11-22 01:52:36 : 		Table:Time18
2023-11-22 01:52:36 : 		bert test Pass
2023-11-22 01:52:47 : ********* TS:4 *********
2023-11-22 01:53:04 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:53:08 : 		Table:bert
2023-11-22 01:53:08 : 		Table:Syn
2023-11-22 01:53:08 : 		Table:Bit error:0
2023-11-22 01:53:08 : 		Table:Time13
2023-11-22 01:53:13 : 		Table:bert
2023-11-22 01:53:13 : 		Table:Sync
2023-11-22 01:53:13 : 		Table:Bit error:0
2023-11-22 01:53:13 : 		Table:Time16
2023-11-22 01:53:13 : 		bert test Pass
2023-11-22 01:53:24 : ********* TS:5 *********
2023-11-22 01:53:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:53:46 : 		Table:bert
2023-11-22 01:53:46 : 		Table:Syn
2023-11-22 01:53:46 : 		Table:Bit error:0
2023-11-22 01:53:46 : 		Table:Time12
2023-11-22 01:53:51 : 		Table:bert
2023-11-22 01:53:51 : 		Table:Sync
2023-11-22 01:53:51 : 		Table:Bit error:0
2023-11-22 01:53:51 : 		Table:Time16
2023-11-22 01:53:51 : 		bert test Pass
2023-11-22 01:54:02 : ********* TS:6 *********
2023-11-22 01:54:19 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:54:24 : 		Table:bert
2023-11-22 01:54:24 : 		Table:Syn
2023-11-22 01:54:24 : 		Table:Bit error:0
2023-11-22 01:54:24 : 		Table:Time13
2023-11-22 01:54:29 : 		Table:bert
2023-11-22 01:54:29 : 		Table:Sync
2023-11-22 01:54:29 : 		Table:Bit error:0
2023-11-22 01:54:29 : 		Table:Time16
2023-11-22 01:54:29 : 		bert test Pass
2023-11-22 01:54:40 : ********* TS:7 *********
2023-11-22 01:54:58 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:55:03 : 		Table:bert
2023-11-22 01:55:03 : 		Table:Syn
2023-11-22 01:55:03 : 		Table:Bit error:0
2023-11-22 01:55:03 : 		Table:Time10
2023-11-22 01:55:07 : 		Table:bert
2023-11-22 01:55:07 : 		Table:Sync
2023-11-22 01:55:07 : 		Table:Bit error:0
2023-11-22 01:55:07 : 		Table:Time14
2023-11-22 01:55:07 : 		bert test Pass
2023-11-22 01:55:18 : ********* TS:8 *********
2023-11-22 01:55:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:55:40 : 		Table:bert
2023-11-22 01:55:40 : 		Table:Syn
2023-11-22 01:55:40 : 		Table:Bit error:0
2023-11-22 01:55:40 : 		Table:Time9
2023-11-22 01:55:44 : 		Table:bert
2023-11-22 01:55:44 : 		Table:Sync
2023-11-22 01:55:44 : 		Table:Bit error:0
2023-11-22 01:55:44 : 		Table:Time16
2023-11-22 01:55:44 : 		bert test Pass
2023-11-22 01:55:55 : ********* TS:9 *********
2023-11-22 01:56:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:56:17 : 		Table:bert
2023-11-22 01:56:17 : 		Table:Syn
2023-11-22 01:56:17 : 		Table:Bit error:0
2023-11-22 01:56:17 : 		Table:Time12
2023-11-22 01:56:22 : 		Table:bert
2023-11-22 01:56:22 : 		Table:Sync
2023-11-22 01:56:22 : 		Table:Bit error:0
2023-11-22 01:56:22 : 		Table:Time16
2023-11-22 01:56:22 : 		bert test Pass
2023-11-22 01:56:33 : ********* TS:10 *********
2023-11-22 01:56:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:56:56 : 		Table:bert
2023-11-22 01:56:56 : 		Table:Syn
2023-11-22 01:56:56 : 		Table:Bit error:0
2023-11-22 01:56:56 : 		Table:Time14
2023-11-22 01:57:01 : 		Table:bert
2023-11-22 01:57:01 : 		Table:Sync
2023-11-22 01:57:01 : 		Table:Bit error:0
2023-11-22 01:57:01 : 		Table:Time17
2023-11-22 01:57:01 : 		bert test Pass
2023-11-22 01:57:12 : ********* TS:11 *********
2023-11-22 01:57:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:57:34 : 		Table:bert
2023-11-22 01:57:34 : 		Table:Syn
2023-11-22 01:57:34 : 		Table:Bit error:0
2023-11-22 01:57:34 : 		Table:Time11
2023-11-22 01:57:38 : 		Table:bert
2023-11-22 01:57:38 : 		Table:Sync
2023-11-22 01:57:38 : 		Table:Bit error:0
2023-11-22 01:57:38 : 		Table:Time15
2023-11-22 01:57:38 : 		bert test Pass
2023-11-22 01:57:49 : ********* TS:12 *********
2023-11-22 01:58:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 01:58:12 : 		Table:bert
2023-11-22 01:58:12 : 		Table:Syn
2023-11-22 01:58:12 : 		Table:Bit error:0
2023-11-22 01:58:12 : 		Table:Time10
2023-11-22 01:58:17 : 		Table:bert
2023-11-22 01:58:17 : 		Table:Sync
2023-11-22 01:58:17 : 		Table:Bit error:0
2023-11-22 01:58:17 : 		Table:Time17
2023-11-22 01:58:17 : 		bert test Pass
2023-11-22 01:59:00 : Check setup status end 
2023-11-22 01:59:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:59:04 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 01:59:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:59:09 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 01:59:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:59:13 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 01:59:18 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 01:59:18 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 01:59:27 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:59:34 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:59:41 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:59:48 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 01:59:48 : 	TSI Mapping clear
2023-11-22 01:59:48 : ---test end---
2023-11-22 01:59:49 : ---------Round@     14-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 01:59:49
2023-11-22 01:59:49 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:59:49 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 01:59:50 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 01:59:51 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 02:00:21 : 	Scan voice ts 
2023-11-22 02:00:22 : 	Scan voice ts:1 enable
2023-11-22 02:00:23 : 	Scan voice ts:2 enable
2023-11-22 02:00:24 : 	Scan voice ts:3 enable
2023-11-22 02:00:25 : 	Scan voice ts:4 enable
2023-11-22 02:00:26 : 	Scan voice ts:5 enable
2023-11-22 02:00:27 : 	Scan voice ts:6 enable
2023-11-22 02:00:27 : 	Scan voice ts:7 enable
2023-11-22 02:00:28 : 	Scan voice ts:8 enable
2023-11-22 02:00:29 : 	Scan voice ts:9 enable
2023-11-22 02:00:30 : 	Scan voice ts:10 enable
2023-11-22 02:00:31 : 	Scan voice ts:11 enable
2023-11-22 02:00:32 : 	Scan voice ts:12 enable
2023-11-22 02:00:32 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 02:00:36 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 02:00:43 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 02:00:48 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:00:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:00:56 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:01:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:01:03 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:01:04 : DUT 1 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 02:01:04 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 02:01:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:01:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 02:01:08 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 02:01:11 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:01:12 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 02:01:12 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 02:01:15 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:01:16 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 02:01:16 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 02:02:17 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:02:18 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:02:18 : Check setup status start 
2023-11-22 02:02:45 : ********* TS:1 *********
2023-11-22 02:02:50 : 	fxopPortStatus ringing=no
2023-11-22 02:02:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:03:48 : ********* TS:2 *********
2023-11-22 02:03:54 : 	fxopPortStatus ringing=no
2023-11-22 02:03:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:04:49 : ********* TS:3 *********
2023-11-22 02:04:54 : 	fxopPortStatus ringing=no
2023-11-22 02:04:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:05:48 : ********* TS:4 *********
2023-11-22 02:05:54 : 	fxopPortStatus ringing=no
2023-11-22 02:05:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:06:45 : ********* TS:5 *********
2023-11-22 02:06:51 : 	fxopPortStatus ringing=no
2023-11-22 02:06:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:07:44 : ********* TS:6 *********
2023-11-22 02:07:49 : 	fxopPortStatus ringing=no
2023-11-22 02:07:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:08:47 : ********* TS:7 *********
2023-11-22 02:08:53 : 	fxopPortStatus ringing=no
2023-11-22 02:08:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:09:47 : ********* TS:8 *********
2023-11-22 02:09:52 : 	fxopPortStatus ringing=no
2023-11-22 02:09:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:10:48 : ********* TS:9 *********
2023-11-22 02:10:53 : 	fxopPortStatus ringing=no
2023-11-22 02:10:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:11:45 : ********* TS:10 *********
2023-11-22 02:11:50 : 	fxopPortStatus ringing=no
2023-11-22 02:11:52 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:12:50 : ********* TS:11 *********
2023-11-22 02:12:56 : 	fxopPortStatus ringing=no
2023-11-22 02:12:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:13:51 : ********* TS:12 *********
2023-11-22 02:13:56 : 	fxopPortStatus ringing=no
2023-11-22 02:13:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:14:49 : ********* TS:1 *********
2023-11-22 02:15:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:15:10 : 		Table:bert
2023-11-22 02:15:10 : 		Table:Syn
2023-11-22 02:15:10 : 		Table:Bit error:0
2023-11-22 02:15:10 : 		Table:Time12
2023-11-22 02:15:16 : 		Table:bert
2023-11-22 02:15:16 : 		Table:Sync
2023-11-22 02:15:16 : 		Table:Bit error:0
2023-11-22 02:15:16 : 		Table:Time16
2023-11-22 02:15:16 : 		bert test Pass
2023-11-22 02:15:27 : ********* TS:2 *********
2023-11-22 02:15:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:15:47 : 		Table:bert
2023-11-22 02:15:47 : 		Table:Syn
2023-11-22 02:15:48 : 		Table:Bit error:0
2023-11-22 02:15:48 : 		Table:Time12
2023-11-22 02:15:52 : 		Table:bert
2023-11-22 02:15:52 : 		Table:Sync
2023-11-22 02:15:52 : 		Table:Bit error:0
2023-11-22 02:15:52 : 		Table:Time16
2023-11-22 02:15:52 : 		bert test Pass
2023-11-22 02:16:04 : ********* TS:3 *********
2023-11-22 02:16:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:16:26 : 		Table:bert
2023-11-22 02:16:26 : 		Table:Syn
2023-11-22 02:16:26 : 		Table:Bit error:0
2023-11-22 02:16:26 : 		Table:Time9
2023-11-22 02:16:31 : 		Table:bert
2023-11-22 02:16:31 : 		Table:Sync
2023-11-22 02:16:31 : 		Table:Bit error:0
2023-11-22 02:16:31 : 		Table:Time17
2023-11-22 02:16:31 : 		bert test Pass
2023-11-22 02:16:42 : ********* TS:4 *********
2023-11-22 02:17:00 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:17:04 : 		Table:bert
2023-11-22 02:17:04 : 		Table:Syn
2023-11-22 02:17:04 : 		Table:Bit error:0
2023-11-22 02:17:04 : 		Table:Time11
2023-11-22 02:17:09 : 		Table:bert
2023-11-22 02:17:09 : 		Table:Sync
2023-11-22 02:17:09 : 		Table:Bit error:0
2023-11-22 02:17:09 : 		Table:Time15
2023-11-22 02:17:09 : 		bert test Pass
2023-11-22 02:17:21 : ********* TS:5 *********
2023-11-22 02:17:38 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:17:43 : 		Table:bert
2023-11-22 02:17:43 : 		Table:Syn
2023-11-22 02:17:43 : 		Table:Bit error:0
2023-11-22 02:17:43 : 		Table:Time12
2023-11-22 02:17:48 : 		Table:bert
2023-11-22 02:17:48 : 		Table:Sync
2023-11-22 02:17:48 : 		Table:Bit error:0
2023-11-22 02:17:48 : 		Table:Time16
2023-11-22 02:17:48 : 		bert test Pass
2023-11-22 02:18:00 : ********* TS:6 *********
2023-11-22 02:18:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:18:22 : 		Table:bert
2023-11-22 02:18:22 : 		Table:Syn
2023-11-22 02:18:22 : 		Table:Bit error:0
2023-11-22 02:18:22 : 		Table:Time9
2023-11-22 02:18:26 : 		Table:bert
2023-11-22 02:18:26 : 		Table:Sync
2023-11-22 02:18:27 : 		Table:Bit error:0
2023-11-22 02:18:27 : 		Table:Time16
2023-11-22 02:18:27 : 		bert test Pass
2023-11-22 02:18:38 : ********* TS:7 *********
2023-11-22 02:18:54 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:18:59 : 		Table:bert
2023-11-22 02:18:59 : 		Table:Syn
2023-11-22 02:18:59 : 		Table:Bit error:0
2023-11-22 02:18:59 : 		Table:Time12
2023-11-22 02:19:03 : 		Table:bert
2023-11-22 02:19:03 : 		Table:Sync
2023-11-22 02:19:03 : 		Table:Bit error:0
2023-11-22 02:19:03 : 		Table:Time16
2023-11-22 02:19:03 : 		bert test Pass
2023-11-22 02:19:14 : ********* TS:8 *********
2023-11-22 02:19:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:19:35 : 		Table:bert
2023-11-22 02:19:35 : 		Table:Syn
2023-11-22 02:19:35 : 		Table:Bit error:0
2023-11-22 02:19:35 : 		Table:Time12
2023-11-22 02:19:40 : 		Table:bert
2023-11-22 02:19:40 : 		Table:Sync
2023-11-22 02:19:40 : 		Table:Bit error:0
2023-11-22 02:19:40 : 		Table:Time16
2023-11-22 02:19:40 : 		bert test Pass
2023-11-22 02:19:51 : ********* TS:9 *********
2023-11-22 02:20:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:20:11 : 		Table:bert
2023-11-22 02:20:11 : 		Table:Syn
2023-11-22 02:20:11 : 		Table:Bit error:0
2023-11-22 02:20:11 : 		Table:Time10
2023-11-22 02:20:16 : 		Table:bert
2023-11-22 02:20:16 : 		Table:Sync
2023-11-22 02:20:16 : 		Table:Bit error:0
2023-11-22 02:20:16 : 		Table:Time14
2023-11-22 02:20:16 : 		bert test Pass
2023-11-22 02:20:27 : ********* TS:10 *********
2023-11-22 02:20:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:20:49 : 		Table:bert
2023-11-22 02:20:49 : 		Table:Syn
2023-11-22 02:20:49 : 		Table:Bit error:0
2023-11-22 02:20:49 : 		Table:Time11
2023-11-22 02:20:53 : 		Table:bert
2023-11-22 02:20:53 : 		Table:Sync
2023-11-22 02:20:53 : 		Table:Bit error:0
2023-11-22 02:20:53 : 		Table:Time15
2023-11-22 02:20:53 : 		bert test Pass
2023-11-22 02:21:04 : ********* TS:11 *********
2023-11-22 02:21:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:21:26 : 		Table:bert
2023-11-22 02:21:26 : 		Table:Syn
2023-11-22 02:21:26 : 		Table:Bit error:0
2023-11-22 02:21:26 : 		Table:Time9
2023-11-22 02:21:30 : 		Table:bert
2023-11-22 02:21:30 : 		Table:Sync
2023-11-22 02:21:30 : 		Table:Bit error:0
2023-11-22 02:21:30 : 		Table:Time17
2023-11-22 02:21:30 : 		bert test Pass
2023-11-22 02:21:41 : ********* TS:12 *********
2023-11-22 02:21:58 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:22:03 : 		Table:bert
2023-11-22 02:22:03 : 		Table:Syn
2023-11-22 02:22:03 : 		Table:Bit error:0
2023-11-22 02:22:03 : 		Table:Time12
2023-11-22 02:22:08 : 		Table:bert
2023-11-22 02:22:08 : 		Table:Sync
2023-11-22 02:22:08 : 		Table:Bit error:0
2023-11-22 02:22:08 : 		Table:Time16
2023-11-22 02:22:08 : 		bert test Pass
2023-11-22 02:22:46 : Check setup status end 
2023-11-22 02:22:50 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:22:50 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 02:22:54 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:22:54 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 02:22:58 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:22:58 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 02:23:02 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:23:02 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 02:23:10 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:23:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:23:23 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:23:31 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:23:31 : 	TSI Mapping clear
2023-11-22 02:23:31 : ---test end---
2023-11-22 02:23:31 : ---------Round@     14-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 02:23:31
2023-11-22 02:23:31 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 02:23:32 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 02:23:33 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 02:23:33 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 02:24:04 : 	Scan voice ts 
2023-11-22 02:24:05 : 	Scan voice ts:1 enable
2023-11-22 02:24:05 : 	Scan voice ts:2 enable
2023-11-22 02:24:07 : 	Scan voice ts:3 enable
2023-11-22 02:24:07 : 	Scan voice ts:4 enable
2023-11-22 02:24:08 : 	Scan voice ts:5 enable
2023-11-22 02:24:09 : 	Scan voice ts:6 enable
2023-11-22 02:24:09 : 	Scan voice ts:7 enable
2023-11-22 02:24:10 : 	Scan voice ts:8 enable
2023-11-22 02:24:12 : 	Scan voice ts:9 enable
2023-11-22 02:24:12 : 	Scan voice ts:10 enable
2023-11-22 02:24:13 : 	Scan voice ts:11 enable
2023-11-22 02:24:14 : 	Scan voice ts:12 enable
2023-11-22 02:24:14 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 02:24:19 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 02:24:26 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 02:24:29 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:24:34 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 46	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:24:39 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:24:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 47	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:24:48 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:24:49 : DUT 1 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 02:24:49 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 02:24:52 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:24:52 : DUT 2 (AM3440_CCPA_pw_connect) bid:46 connect to ecid:20573
2023-11-22 02:24:52 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 02:24:56 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:24:57 : DUT 2 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 02:24:57 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 02:25:01 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:25:02 : DUT 1 (AM3440_CCPA_pw_connect) bid:47 connect to ecid:20574
2023-11-22 02:25:02 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 02:26:03 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:26:04 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:26:04 : Check setup status start 
2023-11-22 02:26:32 : ********* TS:1 *********
2023-11-22 02:26:38 : 	fxopPortStatus ringing=no
2023-11-22 02:26:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:27:32 : ********* TS:2 *********
2023-11-22 02:27:38 : 	fxopPortStatus ringing=no
2023-11-22 02:27:39 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:28:33 : ********* TS:3 *********
2023-11-22 02:28:38 : 	fxopPortStatus ringing=no
2023-11-22 02:28:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:29:29 : ********* TS:4 *********
2023-11-22 02:29:34 : 	fxopPortStatus ringing=no
2023-11-22 02:29:36 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:30:33 : ********* TS:5 *********
2023-11-22 02:30:39 : 	fxopPortStatus ringing=no
2023-11-22 02:30:41 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:31:35 : ********* TS:6 *********
2023-11-22 02:31:40 : 	fxopPortStatus ringing=no
2023-11-22 02:31:42 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:32:34 : ********* TS:7 *********
2023-11-22 02:32:39 : 	fxopPortStatus ringing=no
2023-11-22 02:32:41 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:33:33 : ********* TS:8 *********
2023-11-22 02:33:38 : 	fxopPortStatus ringing=no
2023-11-22 02:33:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:34:33 : ********* TS:9 *********
2023-11-22 02:34:38 : 	fxopPortStatus ringing=no
2023-11-22 02:34:40 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:35:38 : ********* TS:10 *********
2023-11-22 02:35:43 : 	fxopPortStatus ringing=no
2023-11-22 02:35:45 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:36:43 : ********* TS:11 *********
2023-11-22 02:36:48 : 	fxopPortStatus ringing=no
2023-11-22 02:36:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:37:42 : ********* TS:12 *********
2023-11-22 02:37:46 : 	fxopPortStatus ringing=no
2023-11-22 02:37:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 02:38:39 : ********* TS:1 *********
2023-11-22 02:38:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:38:59 : 		Table:bert
2023-11-22 02:38:59 : 		Table:Syn
2023-11-22 02:39:00 : 		Table:Bit error:0
2023-11-22 02:39:00 : 		Table:Time13
2023-11-22 02:39:05 : 		Table:bert
2023-11-22 02:39:05 : 		Table:Sync
2023-11-22 02:39:05 : 		Table:Bit error:0
2023-11-22 02:39:05 : 		Table:Time16
2023-11-22 02:39:05 : 		bert test Pass
2023-11-22 02:39:16 : ********* TS:2 *********
2023-11-22 02:39:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:39:37 : 		Table:bert
2023-11-22 02:39:37 : 		Table:Syn
2023-11-22 02:39:37 : 		Table:Bit error:0
2023-11-22 02:39:37 : 		Table:Time11
2023-11-22 02:39:42 : 		Table:bert
2023-11-22 02:39:42 : 		Table:Sync
2023-11-22 02:39:42 : 		Table:Bit error:0
2023-11-22 02:39:42 : 		Table:Time15
2023-11-22 02:39:42 : 		bert test Pass
2023-11-22 02:39:54 : ********* TS:3 *********
2023-11-22 02:40:11 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:40:16 : 		Table:bert
2023-11-22 02:40:16 : 		Table:Syn
2023-11-22 02:40:16 : 		Table:Bit error:0
2023-11-22 02:40:16 : 		Table:Time12
2023-11-22 02:40:20 : 		Table:bert
2023-11-22 02:40:20 : 		Table:Sync
2023-11-22 02:40:20 : 		Table:Bit error:0
2023-11-22 02:40:20 : 		Table:Time16
2023-11-22 02:40:20 : 		bert test Pass
2023-11-22 02:40:32 : ********* TS:4 *********
2023-11-22 02:40:49 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:40:53 : 		Table:bert
2023-11-22 02:40:53 : 		Table:Syn
2023-11-22 02:40:53 : 		Table:Bit error:0
2023-11-22 02:40:53 : 		Table:Time11
2023-11-22 02:40:58 : 		Table:bert
2023-11-22 02:40:58 : 		Table:Sync
2023-11-22 02:40:58 : 		Table:Bit error:0
2023-11-22 02:40:58 : 		Table:Time15
2023-11-22 02:40:58 : 		bert test Pass
2023-11-22 02:41:09 : ********* TS:5 *********
2023-11-22 02:41:26 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:41:31 : 		Table:bert
2023-11-22 02:41:31 : 		Table:Syn
2023-11-22 02:41:31 : 		Table:Bit error:0
2023-11-22 02:41:31 : 		Table:Time13
2023-11-22 02:41:37 : 		Table:bert
2023-11-22 02:41:37 : 		Table:Sync
2023-11-22 02:41:37 : 		Table:Bit error:0
2023-11-22 02:41:37 : 		Table:Time17
2023-11-22 02:41:37 : 		bert test Pass
2023-11-22 02:41:48 : ********* TS:6 *********
2023-11-22 02:42:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:42:09 : 		Table:bert
2023-11-22 02:42:09 : 		Table:Syn
2023-11-22 02:42:09 : 		Table:Bit error:0
2023-11-22 02:42:09 : 		Table:Time10
2023-11-22 02:42:14 : 		Table:bert
2023-11-22 02:42:14 : 		Table:Sync
2023-11-22 02:42:14 : 		Table:Bit error:0
2023-11-22 02:42:14 : 		Table:Time14
2023-11-22 02:42:14 : 		bert test Pass
2023-11-22 02:42:25 : ********* TS:7 *********
2023-11-22 02:42:41 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:42:46 : 		Table:bert
2023-11-22 02:42:46 : 		Table:Syn
2023-11-22 02:42:46 : 		Table:Bit error:0
2023-11-22 02:42:46 : 		Table:Time10
2023-11-22 02:42:51 : 		Table:bert
2023-11-22 02:42:51 : 		Table:Sync
2023-11-22 02:42:51 : 		Table:Bit error:0
2023-11-22 02:42:51 : 		Table:Time13
2023-11-22 02:42:51 : 		bert test Pass
2023-11-22 02:43:02 : ********* TS:8 *********
2023-11-22 02:43:19 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:43:23 : 		Table:bert
2023-11-22 02:43:23 : 		Table:Syn
2023-11-22 02:43:23 : 		Table:Bit error:0
2023-11-22 02:43:23 : 		Table:Time8
2023-11-22 02:43:28 : 		Table:bert
2023-11-22 02:43:28 : 		Table:Sync
2023-11-22 02:43:28 : 		Table:Bit error:0
2023-11-22 02:43:28 : 		Table:Time16
2023-11-22 02:43:28 : 		bert test Pass
2023-11-22 02:43:39 : ********* TS:9 *********
2023-11-22 02:43:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:44:00 : 		Table:bert
2023-11-22 02:44:00 : 		Table:Syn
2023-11-22 02:44:00 : 		Table:Bit error:0
2023-11-22 02:44:00 : 		Table:Time12
2023-11-22 02:44:04 : 		Table:bert
2023-11-22 02:44:04 : 		Table:Sync
2023-11-22 02:44:04 : 		Table:Bit error:0
2023-11-22 02:44:04 : 		Table:Time16
2023-11-22 02:44:04 : 		bert test Pass
2023-11-22 02:44:16 : ********* TS:10 *********
2023-11-22 02:44:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:44:37 : 		Table:bert
2023-11-22 02:44:37 : 		Table:Syn
2023-11-22 02:44:37 : 		Table:Bit error:0
2023-11-22 02:44:37 : 		Table:Time11
2023-11-22 02:44:42 : 		Table:bert
2023-11-22 02:44:42 : 		Table:Sync
2023-11-22 02:44:42 : 		Table:Bit error:0
2023-11-22 02:44:42 : 		Table:Time15
2023-11-22 02:44:42 : 		bert test Pass
2023-11-22 02:44:54 : ********* TS:11 *********
2023-11-22 02:45:11 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:45:15 : 		Table:bert
2023-11-22 02:45:15 : 		Table:Syn
2023-11-22 02:45:15 : 		Table:Bit error:0
2023-11-22 02:45:15 : 		Table:Time13
2023-11-22 02:45:20 : 		Table:bert
2023-11-22 02:45:20 : 		Table:Sync
2023-11-22 02:45:20 : 		Table:Bit error:0
2023-11-22 02:45:20 : 		Table:Time16
2023-11-22 02:45:20 : 		bert test Pass
2023-11-22 02:45:32 : ********* TS:12 *********
2023-11-22 02:45:49 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 02:45:54 : 		Table:bert
2023-11-22 02:45:54 : 		Table:Syn
2023-11-22 02:45:54 : 		Table:Bit error:0
2023-11-22 02:45:54 : 		Table:Time10
2023-11-22 02:45:58 : 		Table:bert
2023-11-22 02:45:58 : 		Table:Sync
2023-11-22 02:45:58 : 		Table:Bit error:0
2023-11-22 02:45:58 : 		Table:Time14
2023-11-22 02:45:58 : 		bert test Pass
2023-11-22 02:46:34 : Check setup status end 
2023-11-22 02:46:38 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:46:38 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 02:46:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:46:42 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 46
2023-11-22 02:46:46 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:46:46 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 02:46:51 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:46:51 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 47
2023-11-22 02:46:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:47:06 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:47:12 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:47:18 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:47:18 : 	TSI Mapping clear
2023-11-22 02:47:18 : ---test end---
2023-11-22 02:47:21 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:47:21 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 02:47:25 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:47:25 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 02:47:30 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:47:30 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 02:47:35 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:47:35 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 02:47:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:47:48 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:47:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:48:02 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:48:02 : 	TSI Mapping clear
2023-11-22 02:48:02 : ---------Round@     15-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 02:48:02
2023-11-22 02:48:02 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 02:48:03 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 02:48:04 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 02:48:05 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 02:48:35 : 	Scan voice ts 
2023-11-22 02:48:36 : 	Scan voice ts:1 enable
2023-11-22 02:48:37 : 	Scan voice ts:2 enable
2023-11-22 02:48:37 : 	Scan voice ts:3 enable
2023-11-22 02:48:38 : 	Scan voice ts:4 enable
2023-11-22 02:48:39 : 	Scan voice ts:5 enable
2023-11-22 02:48:40 : 	Scan voice ts:6 enable
2023-11-22 02:48:42 : 	Scan voice ts:7 enable
2023-11-22 02:48:43 : 	Scan voice ts:8 enable
2023-11-22 02:48:44 : 	Scan voice ts:9 enable
2023-11-22 02:48:45 : 	Scan voice ts:10 enable
2023-11-22 02:48:45 : 	Scan voice ts:11 enable
2023-11-22 02:48:47 : 	Scan voice ts:12 enable
2023-11-22 02:48:47 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 02:48:53 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 02:49:00 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 02:49:05 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:49:08 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:49:13 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:49:17 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:49:21 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:49:22 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 02:49:22 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 02:49:25 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:49:26 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 02:49:26 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 02:49:30 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:49:30 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 02:49:30 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 02:49:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:49:34 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 02:49:34 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 02:50:35 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:50:36 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:50:36 : Check setup status start 
2023-11-22 02:51:04 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 02:51:04 : 		Tone value set :D
2023-11-22 02:51:05 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 02:51:07 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:51:12 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 02:51:17 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 02:51:21 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 02:51:26 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 02:51:26 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 02:52:18 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 02:52:18 : 		Tone value set :n4
2023-11-22 02:52:20 : 		Tone Expected value:"444--444--444--444"
2023-11-22 02:52:22 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:52:26 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:52:31 : 		Tone result:        "444--444--444--444"
2023-11-22 02:52:36 : 		Tone result:        "444--444--444--444"
2023-11-22 02:52:40 : 		Tone result:        "444--444--444--444"
2023-11-22 02:52:45 : 		Tone result:        "444--444--444--444"
2023-11-22 02:52:45 : 		tone test pass "444--444--444--444"
2023-11-22 02:53:40 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 02:53:40 : 		Tone value set :n8
2023-11-22 02:53:42 : 		Tone Expected value:"888--888--888--888"
2023-11-22 02:53:43 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:53:49 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:53:54 : 		Tone result:        "888--888--888--888"
2023-11-22 02:53:59 : 		Tone result:        "888--888--888--888"
2023-11-22 02:54:03 : 		Tone result:        "888--888--888--888"
2023-11-22 02:54:08 : 		Tone result:        "888--888--888--888"
2023-11-22 02:54:08 : 		tone test pass "888--888--888--888"
2023-11-22 02:55:02 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 02:55:02 : 		Tone value set :pound
2023-11-22 02:55:04 : 		Tone Expected value:"###--###--###--###"
2023-11-22 02:55:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:55:09 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:55:14 : 		Tone result:        "###--###--###--###"
2023-11-22 02:55:19 : 		Tone result:        "###--###--###--###"
2023-11-22 02:55:24 : 		Tone result:        "###--###--###--###"
2023-11-22 02:55:29 : 		Tone result:        "###--###--###--###"
2023-11-22 02:55:29 : 		tone test pass "###--###--###--###"
2023-11-22 02:55:58 : Check setup status end 
2023-11-22 02:56:01 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:56:01 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 02:56:06 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:56:06 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 02:56:11 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:56:11 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 02:56:16 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:56:16 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 02:56:24 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:56:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:56:38 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:56:44 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:56:44 : 	TSI Mapping clear
2023-11-22 02:56:44 : ---test end---
2023-11-22 02:56:44 : ---------Round@     15-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 02:56:44
2023-11-22 02:56:44 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 02:56:46 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 02:56:47 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 02:56:47 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 02:57:18 : 	Scan voice ts 
2023-11-22 02:57:18 : 	Scan voice ts:1 enable
2023-11-22 02:57:18 : 	Scan voice ts:2 enable
2023-11-22 02:57:19 : 	Scan voice ts:3 enable
2023-11-22 02:57:20 : 	Scan voice ts:4 enable
2023-11-22 02:57:21 : 	Scan voice ts:5 enable
2023-11-22 02:57:22 : 	Scan voice ts:6 enable
2023-11-22 02:57:23 : 	Scan voice ts:7 enable
2023-11-22 02:57:24 : 	Scan voice ts:8 enable
2023-11-22 02:57:24 : 	Scan voice ts:9 enable
2023-11-22 02:57:26 : 	Scan voice ts:10 enable
2023-11-22 02:57:27 : 	Scan voice ts:11 enable
2023-11-22 02:57:27 : 	Scan voice ts:12 enable
2023-11-22 02:57:27 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 02:57:32 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 02:57:39 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 02:57:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:57:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:57:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:57:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 02:57:59 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:58:00 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 02:58:00 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 02:58:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:58:04 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 02:58:04 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 02:58:08 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:58:09 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 02:58:09 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 02:58:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 02:58:13 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 02:58:13 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 02:59:14 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:59:15 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 02:59:15 : Check setup status start 
2023-11-22 02:59:45 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 02:59:45 : 		Tone value set :D
2023-11-22 02:59:46 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 02:59:48 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 02:59:53 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 02:59:57 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:00:02 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:00:06 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:00:06 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 03:01:02 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:01:03 : 		Tone value set :n4
2023-11-22 03:01:04 : 		Tone Expected value:"444--444--444--444"
2023-11-22 03:01:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:01:10 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:01:14 : 		Tone result:        "444--444--444--444"
2023-11-22 03:01:19 : 		Tone result:        "444--444--444--444"
2023-11-22 03:01:24 : 		Tone result:        "444--444--444--444"
2023-11-22 03:01:28 : 		Tone result:        "444--444--444--444"
2023-11-22 03:01:28 : 		tone test pass "444--444--444--444"
2023-11-22 03:02:25 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:02:25 : 		Tone value set :n8
2023-11-22 03:02:26 : 		Tone Expected value:"888--888--888--888"
2023-11-22 03:02:28 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:02:33 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:02:38 : 		Tone result:        "888--888--888--888"
2023-11-22 03:02:43 : 		Tone result:        "888--888--888--888"
2023-11-22 03:02:48 : 		Tone result:        "888--888--888--888"
2023-11-22 03:02:53 : 		Tone result:        "888--888--888--888"
2023-11-22 03:02:53 : 		tone test pass "888--888--888--888"
2023-11-22 03:03:50 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:03:50 : 		Tone value set :pound
2023-11-22 03:03:52 : 		Tone Expected value:"###--###--###--###"
2023-11-22 03:03:54 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:03:59 : 		Tone result:        "###--###--###--###"
2023-11-22 03:04:04 : 		Tone result:        "###--###--###--###"
2023-11-22 03:04:09 : 		Tone result:        "###--###--###--###"
2023-11-22 03:04:13 : 		Tone result:        "###--###--###--###"
2023-11-22 03:04:13 : 		tone test pass "###--###--###--###"
2023-11-22 03:04:41 : Check setup status end 
2023-11-22 03:04:44 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:04:44 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 03:04:48 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:04:48 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 03:04:52 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:04:52 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 03:04:56 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:04:56 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 03:05:05 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:05:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:05:18 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:05:26 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:05:26 : 	TSI Mapping clear
2023-11-22 03:05:26 : ---test end---
2023-11-22 03:05:26 : ---------Round@     15-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 03:05:26
2023-11-22 03:05:26 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:05:27 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:05:28 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:05:28 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:05:59 : 	Scan voice ts 
2023-11-22 03:06:00 : 	Scan voice ts:1 enable
2023-11-22 03:06:01 : 	Scan voice ts:2 enable
2023-11-22 03:06:02 : 	Scan voice ts:3 enable
2023-11-22 03:06:03 : 	Scan voice ts:4 enable
2023-11-22 03:06:04 : 	Scan voice ts:5 enable
2023-11-22 03:06:05 : 	Scan voice ts:6 enable
2023-11-22 03:06:06 : 	Scan voice ts:7 enable
2023-11-22 03:06:07 : 	Scan voice ts:8 enable
2023-11-22 03:06:08 : 	Scan voice ts:9 enable
2023-11-22 03:06:09 : 	Scan voice ts:10 enable
2023-11-22 03:06:10 : 	Scan voice ts:11 enable
2023-11-22 03:06:11 : 	Scan voice ts:12 enable
2023-11-22 03:06:11 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 03:06:16 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 03:06:23 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 03:06:27 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:06:32 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:06:37 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:06:41 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:06:44 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:06:45 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 03:06:45 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 03:06:49 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:06:50 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 03:06:50 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 03:06:53 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:06:54 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 03:06:54 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 03:06:58 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:06:59 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 03:06:59 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 03:08:00 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:08:00 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:08:00 : Check setup status start 
2023-11-22 03:08:32 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:08:32 : 		Tone value set :D
2023-11-22 03:08:33 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 03:08:34 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:08:38 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:08:43 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:08:48 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:08:52 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:08:57 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:08:57 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 03:09:54 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:09:54 : 		Tone value set :n4
2023-11-22 03:09:55 : 		Tone Expected value:"444--444--444--444"
2023-11-22 03:09:57 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:10:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:10:05 : 		Tone result:        "444--444--444--444"
2023-11-22 03:10:10 : 		Tone result:        "444--444--444--444"
2023-11-22 03:10:14 : 		Tone result:        "444--444--444--444"
2023-11-22 03:10:19 : 		Tone result:        "444--444--444--444"
2023-11-22 03:10:19 : 		tone test pass "444--444--444--444"
2023-11-22 03:11:14 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:11:14 : 		Tone value set :n8
2023-11-22 03:11:15 : 		Tone Expected value:"888--888--888--888"
2023-11-22 03:11:17 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:11:21 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:11:26 : 		Tone result:        "888--888--888--888"
2023-11-22 03:11:30 : 		Tone result:        "888--888--888--888"
2023-11-22 03:11:35 : 		Tone result:        "888--888--888--888"
2023-11-22 03:11:40 : 		Tone result:        "888--888--888--888"
2023-11-22 03:11:40 : 		tone test pass "888--888--888--888"
2023-11-22 03:12:38 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:12:38 : 		Tone value set :pound
2023-11-22 03:12:39 : 		Tone Expected value:"###--###--###--###"
2023-11-22 03:12:41 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:12:46 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:12:51 : 		Tone result:        "###--###--###--###"
2023-11-22 03:12:55 : 		Tone result:        "###--###--###--###"
2023-11-22 03:13:00 : 		Tone result:        "###--###--###--###"
2023-11-22 03:13:05 : 		Tone result:        "###--###--###--###"
2023-11-22 03:13:05 : 		tone test pass "###--###--###--###"
2023-11-22 03:13:31 : Check setup status end 
2023-11-22 03:13:35 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:13:35 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 03:13:40 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:13:40 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 03:13:45 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:13:45 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 03:13:49 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:13:49 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 03:13:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:14:03 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:14:09 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:14:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:14:15 : 	TSI Mapping clear
2023-11-22 03:14:15 : ---test end---
2023-11-22 03:14:15 : ---------Round@     15-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 03:14:15
2023-11-22 03:14:15 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:14:16 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:14:16 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:14:17 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:14:48 : 	Scan voice ts 
2023-11-22 03:14:49 : 	Scan voice ts:1 enable
2023-11-22 03:14:50 : 	Scan voice ts:2 enable
2023-11-22 03:14:51 : 	Scan voice ts:3 enable
2023-11-22 03:14:52 : 	Scan voice ts:4 enable
2023-11-22 03:14:53 : 	Scan voice ts:5 enable
2023-11-22 03:14:54 : 	Scan voice ts:6 enable
2023-11-22 03:14:54 : 	Scan voice ts:7 enable
2023-11-22 03:14:55 : 	Scan voice ts:8 enable
2023-11-22 03:14:56 : 	Scan voice ts:9 enable
2023-11-22 03:14:57 : 	Scan voice ts:10 enable
2023-11-22 03:14:58 : 	Scan voice ts:11 enable
2023-11-22 03:14:59 : 	Scan voice ts:12 enable
2023-11-22 03:14:59 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 03:15:04 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 03:15:11 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 03:15:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:15:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 54	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:15:26 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:15:30 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 55	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:15:33 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:15:34 : DUT 1 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 03:15:34 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 03:15:38 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:15:39 : DUT 2 (AM3440_CCPA_pw_connect) bid:54 connect to ecid:28741
2023-11-22 03:15:39 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 03:15:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:15:43 : DUT 2 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 03:15:43 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 03:15:47 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:15:48 : DUT 1 (AM3440_CCPA_pw_connect) bid:55 connect to ecid:28742
2023-11-22 03:15:48 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 03:16:49 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:16:49 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:16:49 : Check setup status start 
2023-11-22 03:17:19 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:17:19 : 		Tone value set :D
2023-11-22 03:17:21 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 03:17:23 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:17:27 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:17:32 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:17:37 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:17:42 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:17:47 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 03:17:47 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 03:18:41 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:18:41 : 		Tone value set :n4
2023-11-22 03:18:43 : 		Tone Expected value:"444--444--444--444"
2023-11-22 03:18:45 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:18:49 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:18:54 : 		Tone result:        "444--444--444--444"
2023-11-22 03:18:58 : 		Tone result:        "444--444--444--444"
2023-11-22 03:19:02 : 		Tone result:        "444--444--444--444"
2023-11-22 03:19:08 : 		Tone result:        "444--444--444--444"
2023-11-22 03:19:08 : 		tone test pass "444--444--444--444"
2023-11-22 03:20:03 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:20:03 : 		Tone value set :n8
2023-11-22 03:20:04 : 		Tone Expected value:"888--888--888--888"
2023-11-22 03:20:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:20:10 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:20:15 : 		Tone result:        "888--888--888--888"
2023-11-22 03:20:20 : 		Tone result:        "888--888--888--888"
2023-11-22 03:20:25 : 		Tone result:        "888--888--888--888"
2023-11-22 03:20:29 : 		Tone result:        "888--888--888--888"
2023-11-22 03:20:29 : 		tone test pass "888--888--888--888"
2023-11-22 03:21:23 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 03:21:23 : 		Tone value set :pound
2023-11-22 03:21:24 : 		Tone Expected value:"###--###--###--###"
2023-11-22 03:21:25 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:21:30 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 03:21:35 : 		Tone result:        "###--###--###--###"
2023-11-22 03:21:41 : 		Tone result:        "###--###--###--###"
2023-11-22 03:21:45 : 		Tone result:        "###--###--###--###"
2023-11-22 03:21:50 : 		Tone result:        "###--###--###--###"
2023-11-22 03:21:50 : 		tone test pass "###--###--###--###"
2023-11-22 03:22:19 : Check setup status end 
2023-11-22 03:22:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:22:23 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 03:22:26 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:22:26 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 54
2023-11-22 03:22:31 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:22:31 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 03:22:36 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:22:36 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 55
2023-11-22 03:22:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:22:53 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:23:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:23:08 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:23:08 : 	TSI Mapping clear
2023-11-22 03:23:08 : ---test end---
2023-11-22 03:23:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:23:13 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 03:23:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:23:18 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 03:23:23 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:23:23 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 03:23:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:23:27 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 03:23:35 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:23:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:23:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:23:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:23:55 : 	TSI Mapping clear
2023-11-22 03:23:56 : ---------Round@     16-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 03:23:56
2023-11-22 03:23:57 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:23:57 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:23:58 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:23:59 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:24:30 : 	Scan voice ts 
2023-11-22 03:24:30 : 	Scan voice ts:1 enable
2023-11-22 03:24:31 : 	Scan voice ts:2 enable
2023-11-22 03:24:32 : 	Scan voice ts:3 enable
2023-11-22 03:24:32 : 	Scan voice ts:4 enable
2023-11-22 03:24:32 : 	Scan voice ts:5 enable
2023-11-22 03:24:33 : 	Scan voice ts:6 enable
2023-11-22 03:24:34 : 	Scan voice ts:7 enable
2023-11-22 03:24:35 : 	Scan voice ts:8 enable
2023-11-22 03:24:36 : 	Scan voice ts:9 enable
2023-11-22 03:24:37 : 	Scan voice ts:10 enable
2023-11-22 03:24:38 : 	Scan voice ts:11 enable
2023-11-22 03:24:39 : 	Scan voice ts:12 enable
2023-11-22 03:24:39 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 03:24:45 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 03:24:52 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 03:24:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:25:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:25:04 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:25:09 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:25:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:25:14 : DUT 1 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 03:25:14 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 03:25:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:25:17 : DUT 2 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 03:25:17 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 03:25:21 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:25:22 : DUT 2 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 03:25:22 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 03:25:26 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:25:26 : DUT 1 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 03:25:26 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 03:26:27 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:26:28 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:26:28 : Check setup status start 
2023-11-22 03:26:55 : ********* TS:1 *********
2023-11-22 03:26:59 : 	fxopPortStatus ringing=no
2023-11-22 03:27:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:27:53 : ********* TS:2 *********
2023-11-22 03:27:58 : 	fxopPortStatus ringing=no
2023-11-22 03:28:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:28:51 : ********* TS:3 *********
2023-11-22 03:28:56 : 	fxopPortStatus ringing=no
2023-11-22 03:28:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:29:52 : ********* TS:4 *********
2023-11-22 03:29:57 : 	fxopPortStatus ringing=no
2023-11-22 03:29:59 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:30:55 : ********* TS:5 *********
2023-11-22 03:31:00 : 	fxopPortStatus ringing=no
2023-11-22 03:31:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:31:55 : ********* TS:6 *********
2023-11-22 03:32:01 : 	fxopPortStatus ringing=no
2023-11-22 03:32:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:32:55 : ********* TS:7 *********
2023-11-22 03:33:00 : 	fxopPortStatus ringing=no
2023-11-22 03:33:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:33:53 : ********* TS:8 *********
2023-11-22 03:33:58 : 	fxopPortStatus ringing=no
2023-11-22 03:34:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:34:52 : ********* TS:9 *********
2023-11-22 03:34:58 : 	fxopPortStatus ringing=no
2023-11-22 03:35:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:35:58 : ********* TS:10 *********
2023-11-22 03:36:03 : 	fxopPortStatus ringing=no
2023-11-22 03:36:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:37:01 : ********* TS:11 *********
2023-11-22 03:37:05 : 	fxopPortStatus ringing=no
2023-11-22 03:37:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:37:59 : ********* TS:12 *********
2023-11-22 03:38:04 : 	fxopPortStatus ringing=no
2023-11-22 03:38:06 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:39:01 : ********* TS:1 *********
2023-11-22 03:39:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:39:23 : 		Table:bert
2023-11-22 03:39:23 : 		Table:Syn
2023-11-22 03:39:23 : 		Table:Bit error:0
2023-11-22 03:39:23 : 		Table:Time12
2023-11-22 03:39:27 : 		Table:bert
2023-11-22 03:39:27 : 		Table:Sync
2023-11-22 03:39:27 : 		Table:Bit error:0
2023-11-22 03:39:27 : 		Table:Time16
2023-11-22 03:39:27 : 		bert test Pass
2023-11-22 03:39:38 : ********* TS:2 *********
2023-11-22 03:39:55 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:39:59 : 		Table:bert
2023-11-22 03:39:59 : 		Table:Syn
2023-11-22 03:39:59 : 		Table:Bit error:0
2023-11-22 03:39:59 : 		Table:Time10
2023-11-22 03:40:05 : 		Table:bert
2023-11-22 03:40:05 : 		Table:Sync
2023-11-22 03:40:05 : 		Table:Bit error:0
2023-11-22 03:40:05 : 		Table:Time14
2023-11-22 03:40:05 : 		bert test Pass
2023-11-22 03:40:17 : ********* TS:3 *********
2023-11-22 03:40:34 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:40:39 : 		Table:bert
2023-11-22 03:40:39 : 		Table:Syn
2023-11-22 03:40:39 : 		Table:Bit error:0
2023-11-22 03:40:39 : 		Table:Time12
2023-11-22 03:40:45 : 		Table:bert
2023-11-22 03:40:45 : 		Table:Sync
2023-11-22 03:40:45 : 		Table:Bit error:0
2023-11-22 03:40:45 : 		Table:Time16
2023-11-22 03:40:45 : 		bert test Pass
2023-11-22 03:40:57 : ********* TS:4 *********
2023-11-22 03:41:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:41:18 : 		Table:bert
2023-11-22 03:41:18 : 		Table:Syn
2023-11-22 03:41:18 : 		Table:Bit error:0
2023-11-22 03:41:18 : 		Table:Time11
2023-11-22 03:41:22 : 		Table:bert
2023-11-22 03:41:22 : 		Table:Sync
2023-11-22 03:41:22 : 		Table:Bit error:0
2023-11-22 03:41:22 : 		Table:Time15
2023-11-22 03:41:22 : 		bert test Pass
2023-11-22 03:41:33 : ********* TS:5 *********
2023-11-22 03:41:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:41:55 : 		Table:bert
2023-11-22 03:41:55 : 		Table:Syn
2023-11-22 03:41:55 : 		Table:Bit error:0
2023-11-22 03:41:55 : 		Table:Time11
2023-11-22 03:41:59 : 		Table:bert
2023-11-22 03:41:59 : 		Table:Sync
2023-11-22 03:41:59 : 		Table:Bit error:0
2023-11-22 03:41:59 : 		Table:Time15
2023-11-22 03:41:59 : 		bert test Pass
2023-11-22 03:42:10 : ********* TS:6 *********
2023-11-22 03:42:28 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:42:33 : 		Table:bert
2023-11-22 03:42:33 : 		Table:Syn
2023-11-22 03:42:33 : 		Table:Bit error:0
2023-11-22 03:42:33 : 		Table:Time9
2023-11-22 03:42:38 : 		Table:bert
2023-11-22 03:42:38 : 		Table:Sync
2023-11-22 03:42:38 : 		Table:Bit error:0
2023-11-22 03:42:38 : 		Table:Time17
2023-11-22 03:42:38 : 		bert test Pass
2023-11-22 03:42:49 : ********* TS:7 *********
2023-11-22 03:43:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:43:11 : 		Table:bert
2023-11-22 03:43:11 : 		Table:Syn
2023-11-22 03:43:11 : 		Table:Bit error:0
2023-11-22 03:43:11 : 		Table:Time12
2023-11-22 03:43:16 : 		Table:bert
2023-11-22 03:43:16 : 		Table:Sync
2023-11-22 03:43:16 : 		Table:Bit error:0
2023-11-22 03:43:16 : 		Table:Time16
2023-11-22 03:43:16 : 		bert test Pass
2023-11-22 03:43:27 : ********* TS:8 *********
2023-11-22 03:43:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:43:48 : 		Table:bert
2023-11-22 03:43:48 : 		Table:Syn
2023-11-22 03:43:48 : 		Table:Bit error:0
2023-11-22 03:43:48 : 		Table:Time9
2023-11-22 03:43:54 : 		Table:bert
2023-11-22 03:43:54 : 		Table:Sync
2023-11-22 03:43:54 : 		Table:Bit error:0
2023-11-22 03:43:54 : 		Table:Time17
2023-11-22 03:43:54 : 		bert test Pass
2023-11-22 03:44:05 : ********* TS:9 *********
2023-11-22 03:44:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:44:27 : 		Table:bert
2023-11-22 03:44:27 : 		Table:Syn
2023-11-22 03:44:27 : 		Table:Bit error:0
2023-11-22 03:44:27 : 		Table:Time12
2023-11-22 03:44:33 : 		Table:bert
2023-11-22 03:44:33 : 		Table:Sync
2023-11-22 03:44:33 : 		Table:Bit error:0
2023-11-22 03:44:33 : 		Table:Time15
2023-11-22 03:44:33 : 		bert test Pass
2023-11-22 03:44:44 : ********* TS:10 *********
2023-11-22 03:45:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:45:07 : 		Table:bert
2023-11-22 03:45:07 : 		Table:Syn
2023-11-22 03:45:07 : 		Table:Bit error:0
2023-11-22 03:45:07 : 		Table:Time12
2023-11-22 03:45:11 : 		Table:bert
2023-11-22 03:45:11 : 		Table:Sync
2023-11-22 03:45:11 : 		Table:Bit error:0
2023-11-22 03:45:11 : 		Table:Time16
2023-11-22 03:45:11 : 		bert test Pass
2023-11-22 03:45:22 : ********* TS:11 *********
2023-11-22 03:45:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:45:44 : 		Table:bert
2023-11-22 03:45:44 : 		Table:Syn
2023-11-22 03:45:44 : 		Table:Bit error:0
2023-11-22 03:45:44 : 		Table:Time10
2023-11-22 03:45:48 : 		Table:bert
2023-11-22 03:45:48 : 		Table:Sync
2023-11-22 03:45:48 : 		Table:Bit error:0
2023-11-22 03:45:48 : 		Table:Time13
2023-11-22 03:45:48 : 		bert test Pass
2023-11-22 03:46:00 : ********* TS:12 *********
2023-11-22 03:46:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 03:46:22 : 		Table:bert
2023-11-22 03:46:22 : 		Table:Syn
2023-11-22 03:46:22 : 		Table:Bit error:0
2023-11-22 03:46:22 : 		Table:Time12
2023-11-22 03:46:26 : 		Table:bert
2023-11-22 03:46:26 : 		Table:Sync
2023-11-22 03:46:26 : 		Table:Bit error:0
2023-11-22 03:46:26 : 		Table:Time16
2023-11-22 03:46:26 : 		bert test Pass
2023-11-22 03:47:02 : Check setup status end 
2023-11-22 03:47:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:47:06 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 03:47:11 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:47:11 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 03:47:15 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:47:15 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 03:47:19 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:47:19 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 03:47:28 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:47:35 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:47:42 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:47:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:47:49 : 	TSI Mapping clear
2023-11-22 03:47:49 : ---test end---
2023-11-22 03:47:49 : ---------Round@     16-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 03:47:49
2023-11-22 03:47:49 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:47:50 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:47:51 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 03:47:51 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 03:48:22 : 	Scan voice ts 
2023-11-22 03:48:23 : 	Scan voice ts:1 enable
2023-11-22 03:48:24 : 	Scan voice ts:2 enable
2023-11-22 03:48:25 : 	Scan voice ts:3 enable
2023-11-22 03:48:25 : 	Scan voice ts:4 enable
2023-11-22 03:48:27 : 	Scan voice ts:5 enable
2023-11-22 03:48:28 : 	Scan voice ts:6 enable
2023-11-22 03:48:28 : 	Scan voice ts:7 enable
2023-11-22 03:48:29 : 	Scan voice ts:8 enable
2023-11-22 03:48:30 : 	Scan voice ts:9 enable
2023-11-22 03:48:30 : 	Scan voice ts:10 enable
2023-11-22 03:48:32 : 	Scan voice ts:11 enable
2023-11-22 03:48:32 : 	Scan voice ts:12 enable
2023-11-22 03:48:32 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 03:48:38 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 03:48:44 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 03:48:49 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:48:54 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:48:58 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:49:03 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 03:49:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:49:07 : DUT 1 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 03:49:07 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 03:49:11 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:49:12 : DUT 2 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 03:49:12 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 03:49:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:49:18 : DUT 2 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 03:49:18 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 03:49:21 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 03:49:22 : DUT 1 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 03:49:22 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 03:50:22 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:50:23 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 03:50:23 : Check setup status start 
2023-11-22 03:50:49 : ********* TS:1 *********
2023-11-22 03:50:55 : 	fxopPortStatus ringing=no
2023-11-22 03:50:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:51:48 : ********* TS:2 *********
2023-11-22 03:51:53 : 	fxopPortStatus ringing=no
2023-11-22 03:51:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:52:49 : ********* TS:3 *********
2023-11-22 03:52:54 : 	fxopPortStatus ringing=no
2023-11-22 03:52:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:53:50 : ********* TS:4 *********
2023-11-22 03:53:56 : 	fxopPortStatus ringing=no
2023-11-22 03:53:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:54:49 : ********* TS:5 *********
2023-11-22 03:54:54 : 	fxopPortStatus ringing=no
2023-11-22 03:54:56 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:55:50 : ********* TS:6 *********
2023-11-22 03:55:55 : 	fxopPortStatus ringing=no
2023-11-22 03:55:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:56:50 : ********* TS:7 *********
2023-11-22 03:56:55 : 	fxopPortStatus ringing=no
2023-11-22 03:56:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:57:53 : ********* TS:8 *********
2023-11-22 03:57:58 : 	fxopPortStatus ringing=no
2023-11-22 03:58:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 03:58:58 : ********* TS:9 *********
2023-11-22 03:59:04 : 	fxopPortStatus ringing=no
2023-11-22 03:59:06 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:00:00 : ********* TS:10 *********
2023-11-22 04:00:05 : 	fxopPortStatus ringing=no
2023-11-22 04:00:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:01:00 : ********* TS:11 *********
2023-11-22 04:01:06 : 	fxopPortStatus ringing=no
2023-11-22 04:01:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:01:58 : ********* TS:12 *********
2023-11-22 04:02:03 : 	fxopPortStatus ringing=no
2023-11-22 04:02:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:03:02 : ********* TS:1 *********
2023-11-22 04:03:19 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:03:25 : 		Table:bert
2023-11-22 04:03:25 : 		Table:Syn
2023-11-22 04:03:25 : 		Table:Bit error:0
2023-11-22 04:03:25 : 		Table:Time13
2023-11-22 04:03:30 : 		Table:bert
2023-11-22 04:03:30 : 		Table:Sync
2023-11-22 04:03:30 : 		Table:Bit error:0
2023-11-22 04:03:30 : 		Table:Time16
2023-11-22 04:03:30 : 		bert test Pass
2023-11-22 04:03:41 : ********* TS:2 *********
2023-11-22 04:03:57 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:04:02 : 		Table:bert
2023-11-22 04:04:02 : 		Table:Syn
2023-11-22 04:04:02 : 		Table:Bit error:0
2023-11-22 04:04:02 : 		Table:Time10
2023-11-22 04:04:07 : 		Table:bert
2023-11-22 04:04:07 : 		Table:Sync
2023-11-22 04:04:07 : 		Table:Bit error:0
2023-11-22 04:04:07 : 		Table:Time14
2023-11-22 04:04:07 : 		bert test Pass
2023-11-22 04:04:18 : ********* TS:3 *********
2023-11-22 04:04:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:04:40 : 		Table:bert
2023-11-22 04:04:40 : 		Table:Syn
2023-11-22 04:04:40 : 		Table:Bit error:0
2023-11-22 04:04:40 : 		Table:Time13
2023-11-22 04:04:45 : 		Table:bert
2023-11-22 04:04:45 : 		Table:Sync
2023-11-22 04:04:45 : 		Table:Bit error:0
2023-11-22 04:04:45 : 		Table:Time17
2023-11-22 04:04:45 : 		bert test Pass
2023-11-22 04:04:57 : ********* TS:4 *********
2023-11-22 04:05:13 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:05:18 : 		Table:bert
2023-11-22 04:05:18 : 		Table:Syn
2023-11-22 04:05:18 : 		Table:Bit error:0
2023-11-22 04:05:18 : 		Table:Time10
2023-11-22 04:05:23 : 		Table:bert
2023-11-22 04:05:23 : 		Table:Sync
2023-11-22 04:05:23 : 		Table:Bit error:0
2023-11-22 04:05:23 : 		Table:Time14
2023-11-22 04:05:23 : 		bert test Pass
2023-11-22 04:05:35 : ********* TS:5 *********
2023-11-22 04:05:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:05:56 : 		Table:bert
2023-11-22 04:05:56 : 		Table:Syn
2023-11-22 04:05:56 : 		Table:Bit error:0
2023-11-22 04:05:56 : 		Table:Time12
2023-11-22 04:06:01 : 		Table:bert
2023-11-22 04:06:01 : 		Table:Sync
2023-11-22 04:06:01 : 		Table:Bit error:0
2023-11-22 04:06:01 : 		Table:Time16
2023-11-22 04:06:01 : 		bert test Pass
2023-11-22 04:06:12 : ********* TS:6 *********
2023-11-22 04:06:28 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:06:33 : 		Table:bert
2023-11-22 04:06:33 : 		Table:Syn
2023-11-22 04:06:33 : 		Table:Bit error:0
2023-11-22 04:06:33 : 		Table:Time11
2023-11-22 04:06:38 : 		Table:bert
2023-11-22 04:06:38 : 		Table:Sync
2023-11-22 04:06:38 : 		Table:Bit error:0
2023-11-22 04:06:38 : 		Table:Time15
2023-11-22 04:06:38 : 		bert test Pass
2023-11-22 04:06:49 : ********* TS:7 *********
2023-11-22 04:07:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:07:10 : 		Table:bert
2023-11-22 04:07:10 : 		Table:Syn
2023-11-22 04:07:10 : 		Table:Bit error:0
2023-11-22 04:07:10 : 		Table:Time10
2023-11-22 04:07:14 : 		Table:bert
2023-11-22 04:07:14 : 		Table:Sync
2023-11-22 04:07:14 : 		Table:Bit error:0
2023-11-22 04:07:14 : 		Table:Time13
2023-11-22 04:07:14 : 		bert test Pass
2023-11-22 04:07:26 : ********* TS:8 *********
2023-11-22 04:07:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:07:48 : 		Table:bert
2023-11-22 04:07:48 : 		Table:Syn
2023-11-22 04:07:48 : 		Table:Bit error:0
2023-11-22 04:07:48 : 		Table:Time13
2023-11-22 04:07:53 : 		Table:bert
2023-11-22 04:07:53 : 		Table:Sync
2023-11-22 04:07:53 : 		Table:Bit error:0
2023-11-22 04:07:53 : 		Table:Time17
2023-11-22 04:07:53 : 		bert test Pass
2023-11-22 04:08:04 : ********* TS:9 *********
2023-11-22 04:08:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:08:25 : 		Table:bert
2023-11-22 04:08:25 : 		Table:Syn
2023-11-22 04:08:25 : 		Table:Bit error:0
2023-11-22 04:08:25 : 		Table:Time11
2023-11-22 04:08:30 : 		Table:bert
2023-11-22 04:08:30 : 		Table:Sync
2023-11-22 04:08:30 : 		Table:Bit error:0
2023-11-22 04:08:30 : 		Table:Time15
2023-11-22 04:08:30 : 		bert test Pass
2023-11-22 04:08:42 : ********* TS:10 *********
2023-11-22 04:08:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:09:03 : 		Table:bert
2023-11-22 04:09:03 : 		Table:Syn
2023-11-22 04:09:03 : 		Table:Bit error:0
2023-11-22 04:09:03 : 		Table:Time9
2023-11-22 04:09:08 : 		Table:bert
2023-11-22 04:09:08 : 		Table:Sync
2023-11-22 04:09:08 : 		Table:Bit error:0
2023-11-22 04:09:08 : 		Table:Time17
2023-11-22 04:09:08 : 		bert test Pass
2023-11-22 04:09:20 : ********* TS:11 *********
2023-11-22 04:09:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:09:41 : 		Table:bert
2023-11-22 04:09:41 : 		Table:Syn
2023-11-22 04:09:41 : 		Table:Bit error:0
2023-11-22 04:09:41 : 		Table:Time11
2023-11-22 04:09:46 : 		Table:bert
2023-11-22 04:09:46 : 		Table:Sync
2023-11-22 04:09:46 : 		Table:Bit error:0
2023-11-22 04:09:46 : 		Table:Time14
2023-11-22 04:09:46 : 		bert test Pass
2023-11-22 04:09:58 : ********* TS:12 *********
2023-11-22 04:10:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:10:21 : 		Table:bert
2023-11-22 04:10:21 : 		Table:Syn
2023-11-22 04:10:21 : 		Table:Bit error:0
2023-11-22 04:10:21 : 		Table:Time12
2023-11-22 04:10:26 : 		Table:bert
2023-11-22 04:10:26 : 		Table:Sync
2023-11-22 04:10:26 : 		Table:Bit error:0
2023-11-22 04:10:26 : 		Table:Time16
2023-11-22 04:10:26 : 		bert test Pass
2023-11-22 04:11:05 : Check setup status end 
2023-11-22 04:11:08 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:11:08 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 04:11:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:11:14 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 04:11:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:11:18 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 04:11:24 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:11:24 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 04:11:33 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:11:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:11:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:11:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:11:57 : 	TSI Mapping clear
2023-11-22 04:11:57 : ---test end---
2023-11-22 04:11:57 : ---------Round@     16-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 04:11:57
2023-11-22 04:11:57 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 04:11:58 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 04:12:00 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 04:12:00 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 04:12:31 : 	Scan voice ts 
2023-11-22 04:12:32 : 	Scan voice ts:1 enable
2023-11-22 04:12:33 : 	Scan voice ts:2 enable
2023-11-22 04:12:34 : 	Scan voice ts:3 enable
2023-11-22 04:12:35 : 	Scan voice ts:4 enable
2023-11-22 04:12:36 : 	Scan voice ts:5 enable
2023-11-22 04:12:38 : 	Scan voice ts:6 enable
2023-11-22 04:12:38 : 	Scan voice ts:7 enable
2023-11-22 04:12:40 : 	Scan voice ts:8 enable
2023-11-22 04:12:41 : 	Scan voice ts:9 enable
2023-11-22 04:12:42 : 	Scan voice ts:10 enable
2023-11-22 04:12:43 : 	Scan voice ts:11 enable
2023-11-22 04:12:44 : 	Scan voice ts:12 enable
2023-11-22 04:12:44 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 04:12:50 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 04:12:58 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 04:13:02 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:13:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:13:11 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:13:16 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:13:19 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:13:19 : DUT 1 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 04:13:20 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 04:13:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:13:24 : DUT 2 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 04:13:24 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 04:13:27 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:13:28 : DUT 2 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 04:13:28 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 04:13:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:13:33 : DUT 1 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 04:13:33 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 04:14:33 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 04:14:34 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 04:14:34 : Check setup status start 
2023-11-22 04:14:58 : ********* TS:1 *********
2023-11-22 04:15:03 : 	fxopPortStatus ringing=no
2023-11-22 04:15:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:15:59 : ********* TS:2 *********
2023-11-22 04:16:04 : 	fxopPortStatus ringing=no
2023-11-22 04:16:05 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:17:01 : ********* TS:3 *********
2023-11-22 04:17:07 : 	fxopPortStatus ringing=no
2023-11-22 04:17:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:18:07 : ********* TS:4 *********
2023-11-22 04:18:11 : 	fxopPortStatus ringing=no
2023-11-22 04:18:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:19:09 : ********* TS:5 *********
2023-11-22 04:19:15 : 	fxopPortStatus ringing=no
2023-11-22 04:19:17 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:20:11 : ********* TS:6 *********
2023-11-22 04:20:16 : 	fxopPortStatus ringing=no
2023-11-22 04:20:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:21:14 : ********* TS:7 *********
2023-11-22 04:21:20 : 	fxopPortStatus ringing=no
2023-11-22 04:21:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:22:19 : ********* TS:8 *********
2023-11-22 04:22:24 : 	fxopPortStatus ringing=no
2023-11-22 04:22:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:23:19 : ********* TS:9 *********
2023-11-22 04:23:24 : 	fxopPortStatus ringing=no
2023-11-22 04:23:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:24:21 : ********* TS:10 *********
2023-11-22 04:24:26 : 	fxopPortStatus ringing=no
2023-11-22 04:24:28 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:25:20 : ********* TS:11 *********
2023-11-22 04:25:24 : 	fxopPortStatus ringing=no
2023-11-22 04:25:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:26:24 : ********* TS:12 *********
2023-11-22 04:26:30 : 	fxopPortStatus ringing=no
2023-11-22 04:26:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:27:27 : ********* TS:1 *********
2023-11-22 04:27:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:27:49 : 		Table:bert
2023-11-22 04:27:49 : 		Table:Syn
2023-11-22 04:27:49 : 		Table:Bit error:0
2023-11-22 04:27:49 : 		Table:Time12
2023-11-22 04:27:53 : 		Table:bert
2023-11-22 04:27:53 : 		Table:Sync
2023-11-22 04:27:53 : 		Table:Bit error:0
2023-11-22 04:27:53 : 		Table:Time16
2023-11-22 04:27:54 : 		bert test Pass
2023-11-22 04:28:05 : ********* TS:2 *********
2023-11-22 04:28:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:28:26 : 		Table:bert
2023-11-22 04:28:26 : 		Table:Syn
2023-11-22 04:28:26 : 		Table:Bit error:0
2023-11-22 04:28:26 : 		Table:Time11
2023-11-22 04:28:31 : 		Table:bert
2023-11-22 04:28:31 : 		Table:Sync
2023-11-22 04:28:31 : 		Table:Bit error:0
2023-11-22 04:28:31 : 		Table:Time15
2023-11-22 04:28:31 : 		bert test Pass
2023-11-22 04:28:42 : ********* TS:3 *********
2023-11-22 04:28:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:29:04 : 		Table:bert
2023-11-22 04:29:04 : 		Table:Syn
2023-11-22 04:29:04 : 		Table:Bit error:0
2023-11-22 04:29:04 : 		Table:Time13
2023-11-22 04:29:09 : 		Table:bert
2023-11-22 04:29:09 : 		Table:Sync
2023-11-22 04:29:09 : 		Table:Bit error:0
2023-11-22 04:29:09 : 		Table:Time17
2023-11-22 04:29:09 : 		bert test Pass
2023-11-22 04:29:21 : ********* TS:4 *********
2023-11-22 04:29:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:29:41 : 		Table:bert
2023-11-22 04:29:41 : 		Table:Syn
2023-11-22 04:29:41 : 		Table:Bit error:0
2023-11-22 04:29:41 : 		Table:Time11
2023-11-22 04:29:46 : 		Table:bert
2023-11-22 04:29:46 : 		Table:Sync
2023-11-22 04:29:46 : 		Table:Bit error:0
2023-11-22 04:29:46 : 		Table:Time15
2023-11-22 04:29:46 : 		bert test Pass
2023-11-22 04:29:57 : ********* TS:5 *********
2023-11-22 04:30:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:30:19 : 		Table:bert
2023-11-22 04:30:19 : 		Table:Syn
2023-11-22 04:30:19 : 		Table:Bit error:0
2023-11-22 04:30:19 : 		Table:Time11
2023-11-22 04:30:24 : 		Table:bert
2023-11-22 04:30:24 : 		Table:Sync
2023-11-22 04:30:24 : 		Table:Bit error:0
2023-11-22 04:30:24 : 		Table:Time18
2023-11-22 04:30:24 : 		bert test Pass
2023-11-22 04:30:36 : ********* TS:6 *********
2023-11-22 04:30:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:30:57 : 		Table:bert
2023-11-22 04:30:57 : 		Table:Syn
2023-11-22 04:30:57 : 		Table:Bit error:0
2023-11-22 04:30:57 : 		Table:Time12
2023-11-22 04:31:01 : 		Table:bert
2023-11-22 04:31:01 : 		Table:Sync
2023-11-22 04:31:01 : 		Table:Bit error:0
2023-11-22 04:31:01 : 		Table:Time16
2023-11-22 04:31:01 : 		bert test Pass
2023-11-22 04:31:13 : ********* TS:7 *********
2023-11-22 04:31:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:31:34 : 		Table:bert
2023-11-22 04:31:34 : 		Table:Syn
2023-11-22 04:31:34 : 		Table:Bit error:0
2023-11-22 04:31:34 : 		Table:Time12
2023-11-22 04:31:39 : 		Table:bert
2023-11-22 04:31:39 : 		Table:Sync
2023-11-22 04:31:39 : 		Table:Bit error:0
2023-11-22 04:31:39 : 		Table:Time15
2023-11-22 04:31:39 : 		bert test Pass
2023-11-22 04:31:50 : ********* TS:8 *********
2023-11-22 04:32:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:32:11 : 		Table:bert
2023-11-22 04:32:11 : 		Table:Syn
2023-11-22 04:32:11 : 		Table:Bit error:0
2023-11-22 04:32:11 : 		Table:Time11
2023-11-22 04:32:15 : 		Table:bert
2023-11-22 04:32:15 : 		Table:Sync
2023-11-22 04:32:15 : 		Table:Bit error:0
2023-11-22 04:32:15 : 		Table:Time14
2023-11-22 04:32:15 : 		bert test Pass
2023-11-22 04:32:26 : ********* TS:9 *********
2023-11-22 04:32:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:32:50 : 		Table:bert
2023-11-22 04:32:50 : 		Table:Syn
2023-11-22 04:32:50 : 		Table:Bit error:0
2023-11-22 04:32:50 : 		Table:Time12
2023-11-22 04:32:55 : 		Table:bert
2023-11-22 04:32:55 : 		Table:Sync
2023-11-22 04:32:55 : 		Table:Bit error:0
2023-11-22 04:32:55 : 		Table:Time16
2023-11-22 04:32:55 : 		bert test Pass
2023-11-22 04:33:06 : ********* TS:10 *********
2023-11-22 04:33:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:33:29 : 		Table:bert
2023-11-22 04:33:29 : 		Table:Syn
2023-11-22 04:33:29 : 		Table:Bit error:0
2023-11-22 04:33:29 : 		Table:Time13
2023-11-22 04:33:33 : 		Table:bert
2023-11-22 04:33:33 : 		Table:Sync
2023-11-22 04:33:33 : 		Table:Bit error:0
2023-11-22 04:33:33 : 		Table:Time17
2023-11-22 04:33:33 : 		bert test Pass
2023-11-22 04:33:45 : ********* TS:11 *********
2023-11-22 04:34:02 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:34:07 : 		Table:bert
2023-11-22 04:34:07 : 		Table:Syn
2023-11-22 04:34:07 : 		Table:Bit error:0
2023-11-22 04:34:07 : 		Table:Time10
2023-11-22 04:34:12 : 		Table:bert
2023-11-22 04:34:12 : 		Table:Sync
2023-11-22 04:34:12 : 		Table:Bit error:0
2023-11-22 04:34:12 : 		Table:Time14
2023-11-22 04:34:12 : 		bert test Pass
2023-11-22 04:34:24 : ********* TS:12 *********
2023-11-22 04:34:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:34:45 : 		Table:bert
2023-11-22 04:34:45 : 		Table:Syn
2023-11-22 04:34:45 : 		Table:Bit error:0
2023-11-22 04:34:45 : 		Table:Time12
2023-11-22 04:34:51 : 		Table:bert
2023-11-22 04:34:51 : 		Table:Sync
2023-11-22 04:34:51 : 		Table:Bit error:0
2023-11-22 04:34:51 : 		Table:Time16
2023-11-22 04:34:51 : 		bert test Pass
2023-11-22 04:35:30 : Check setup status end 
2023-11-22 04:35:34 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:35:34 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 04:35:39 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:35:39 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 04:35:44 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:35:44 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 04:35:49 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:35:49 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 04:35:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:36:02 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:36:11 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:36:19 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:36:19 : 	TSI Mapping clear
2023-11-22 04:36:19 : ---test end---
2023-11-22 04:36:19 : ---------Round@     16-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 04:36:19
2023-11-22 04:36:19 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 04:36:20 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 04:36:21 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 04:36:22 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 04:36:53 : 	Scan voice ts 
2023-11-22 04:36:54 : 	Scan voice ts:1 enable
2023-11-22 04:36:54 : 	Scan voice ts:2 enable
2023-11-22 04:36:55 : 	Scan voice ts:3 enable
2023-11-22 04:36:56 : 	Scan voice ts:4 enable
2023-11-22 04:36:57 : 	Scan voice ts:5 enable
2023-11-22 04:36:58 : 	Scan voice ts:6 enable
2023-11-22 04:36:59 : 	Scan voice ts:7 enable
2023-11-22 04:37:00 : 	Scan voice ts:8 enable
2023-11-22 04:37:01 : 	Scan voice ts:9 enable
2023-11-22 04:37:02 : 	Scan voice ts:10 enable
2023-11-22 04:37:03 : 	Scan voice ts:11 enable
2023-11-22 04:37:04 : 	Scan voice ts:12 enable
2023-11-22 04:37:04 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 04:37:10 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 04:37:16 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 04:37:21 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:37:24 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 32	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:37:29 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:37:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 33	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 04:37:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:37:38 : DUT 1 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 04:37:38 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 04:37:41 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:37:42 : DUT 2 (AM3440_CCPA_pw_connect) bid:32 connect to ecid:12174
2023-11-22 04:37:42 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 04:37:45 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:37:45 : DUT 2 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 04:37:46 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 04:37:49 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:37:50 : DUT 1 (AM3440_CCPA_pw_connect) bid:33 connect to ecid:12175
2023-11-22 04:37:50 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 04:38:51 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 04:38:52 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 04:38:52 : Check setup status start 
2023-11-22 04:39:16 : ********* TS:1 *********
2023-11-22 04:39:21 : 	fxopPortStatus ringing=no
2023-11-22 04:39:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:40:18 : ********* TS:2 *********
2023-11-22 04:40:23 : 	fxopPortStatus ringing=no
2023-11-22 04:40:25 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:41:20 : ********* TS:3 *********
2023-11-22 04:41:25 : 	fxopPortStatus ringing=no
2023-11-22 04:41:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:42:18 : ********* TS:4 *********
2023-11-22 04:42:24 : 	fxopPortStatus ringing=no
2023-11-22 04:42:25 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:43:19 : ********* TS:5 *********
2023-11-22 04:43:23 : 	fxopPortStatus ringing=no
2023-11-22 04:43:25 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:44:15 : ********* TS:6 *********
2023-11-22 04:44:21 : 	fxopPortStatus ringing=no
2023-11-22 04:44:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:45:24 : ********* TS:7 *********
2023-11-22 04:45:30 : 	fxopPortStatus ringing=no
2023-11-22 04:45:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:46:28 : ********* TS:8 *********
2023-11-22 04:46:33 : 	fxopPortStatus ringing=no
2023-11-22 04:46:34 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:47:29 : ********* TS:9 *********
2023-11-22 04:47:33 : 	fxopPortStatus ringing=no
2023-11-22 04:47:35 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:48:31 : ********* TS:10 *********
2023-11-22 04:48:36 : 	fxopPortStatus ringing=no
2023-11-22 04:48:38 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:49:34 : ********* TS:11 *********
2023-11-22 04:49:39 : 	fxopPortStatus ringing=no
2023-11-22 04:49:41 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:50:35 : ********* TS:12 *********
2023-11-22 04:50:40 : 	fxopPortStatus ringing=no
2023-11-22 04:50:42 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 04:51:35 : ********* TS:1 *********
2023-11-22 04:51:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:51:56 : 		Table:bert
2023-11-22 04:51:56 : 		Table:Syn
2023-11-22 04:51:56 : 		Table:Bit error:0
2023-11-22 04:51:56 : 		Table:Time12
2023-11-22 04:52:00 : 		Table:bert
2023-11-22 04:52:00 : 		Table:Sync
2023-11-22 04:52:00 : 		Table:Bit error:0
2023-11-22 04:52:00 : 		Table:Time16
2023-11-22 04:52:00 : 		bert test Pass
2023-11-22 04:52:11 : ********* TS:2 *********
2023-11-22 04:52:28 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:52:33 : 		Table:bert
2023-11-22 04:52:33 : 		Table:Syn
2023-11-22 04:52:33 : 		Table:Bit error:0
2023-11-22 04:52:33 : 		Table:Time12
2023-11-22 04:52:37 : 		Table:bert
2023-11-22 04:52:37 : 		Table:Sync
2023-11-22 04:52:37 : 		Table:Bit error:0
2023-11-22 04:52:37 : 		Table:Time15
2023-11-22 04:52:37 : 		bert test Pass
2023-11-22 04:52:48 : ********* TS:3 *********
2023-11-22 04:53:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:53:10 : 		Table:bert
2023-11-22 04:53:10 : 		Table:Syn
2023-11-22 04:53:10 : 		Table:Bit error:0
2023-11-22 04:53:10 : 		Table:Time11
2023-11-22 04:53:15 : 		Table:bert
2023-11-22 04:53:15 : 		Table:Sync
2023-11-22 04:53:15 : 		Table:Bit error:0
2023-11-22 04:53:15 : 		Table:Time15
2023-11-22 04:53:15 : 		bert test Pass
2023-11-22 04:53:26 : ********* TS:4 *********
2023-11-22 04:53:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:53:49 : 		Table:bert
2023-11-22 04:53:49 : 		Table:Syn
2023-11-22 04:53:49 : 		Table:Bit error:0
2023-11-22 04:53:49 : 		Table:Time12
2023-11-22 04:53:54 : 		Table:bert
2023-11-22 04:53:54 : 		Table:Sync
2023-11-22 04:53:54 : 		Table:Bit error:0
2023-11-22 04:53:54 : 		Table:Time16
2023-11-22 04:53:54 : 		bert test Pass
2023-11-22 04:54:05 : ********* TS:5 *********
2023-11-22 04:54:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:54:28 : 		Table:bert
2023-11-22 04:54:28 : 		Table:Syn
2023-11-22 04:54:28 : 		Table:Bit error:0
2023-11-22 04:54:28 : 		Table:Time13
2023-11-22 04:54:33 : 		Table:bert
2023-11-22 04:54:33 : 		Table:Sync
2023-11-22 04:54:33 : 		Table:Bit error:0
2023-11-22 04:54:33 : 		Table:Time17
2023-11-22 04:54:33 : 		bert test Pass
2023-11-22 04:54:44 : ********* TS:6 *********
2023-11-22 04:55:02 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:55:06 : 		Table:bert
2023-11-22 04:55:06 : 		Table:Syn
2023-11-22 04:55:06 : 		Table:Bit error:0
2023-11-22 04:55:06 : 		Table:Time10
2023-11-22 04:55:10 : 		Table:bert
2023-11-22 04:55:10 : 		Table:Sync
2023-11-22 04:55:10 : 		Table:Bit error:0
2023-11-22 04:55:10 : 		Table:Time14
2023-11-22 04:55:10 : 		bert test Pass
2023-11-22 04:55:22 : ********* TS:7 *********
2023-11-22 04:55:39 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:55:42 : 		Table:bert
2023-11-22 04:55:42 : 		Table:Syn
2023-11-22 04:55:42 : 		Table:Bit error:0
2023-11-22 04:55:42 : 		Table:Time9
2023-11-22 04:55:47 : 		Table:bert
2023-11-22 04:55:47 : 		Table:Sync
2023-11-22 04:55:47 : 		Table:Bit error:0
2023-11-22 04:55:47 : 		Table:Time13
2023-11-22 04:55:47 : 		bert test Pass
2023-11-22 04:55:58 : ********* TS:8 *********
2023-11-22 04:56:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:56:20 : 		Table:bert
2023-11-22 04:56:20 : 		Table:Syn
2023-11-22 04:56:20 : 		Table:Bit error:0
2023-11-22 04:56:20 : 		Table:Time12
2023-11-22 04:56:24 : 		Table:bert
2023-11-22 04:56:24 : 		Table:Sync
2023-11-22 04:56:24 : 		Table:Bit error:0
2023-11-22 04:56:25 : 		Table:Time16
2023-11-22 04:56:25 : 		bert test Pass
2023-11-22 04:56:35 : ********* TS:9 *********
2023-11-22 04:56:52 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:56:57 : 		Table:bert
2023-11-22 04:56:57 : 		Table:Syn
2023-11-22 04:56:57 : 		Table:Bit error:0
2023-11-22 04:56:57 : 		Table:Time11
2023-11-22 04:57:02 : 		Table:bert
2023-11-22 04:57:02 : 		Table:Sync
2023-11-22 04:57:02 : 		Table:Bit error:0
2023-11-22 04:57:02 : 		Table:Time15
2023-11-22 04:57:02 : 		bert test Pass
2023-11-22 04:57:13 : ********* TS:10 *********
2023-11-22 04:57:30 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:57:34 : 		Table:bert
2023-11-22 04:57:34 : 		Table:Syn
2023-11-22 04:57:34 : 		Table:Bit error:0
2023-11-22 04:57:34 : 		Table:Time10
2023-11-22 04:57:40 : 		Table:bert
2023-11-22 04:57:40 : 		Table:Sync
2023-11-22 04:57:40 : 		Table:Bit error:0
2023-11-22 04:57:40 : 		Table:Time17
2023-11-22 04:57:40 : 		bert test Pass
2023-11-22 04:57:51 : ********* TS:11 *********
2023-11-22 04:58:07 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:58:12 : 		Table:bert
2023-11-22 04:58:12 : 		Table:Syn
2023-11-22 04:58:12 : 		Table:Bit error:0
2023-11-22 04:58:12 : 		Table:Time12
2023-11-22 04:58:17 : 		Table:bert
2023-11-22 04:58:17 : 		Table:Sync
2023-11-22 04:58:17 : 		Table:Bit error:0
2023-11-22 04:58:17 : 		Table:Time16
2023-11-22 04:58:17 : 		bert test Pass
2023-11-22 04:58:28 : ********* TS:12 *********
2023-11-22 04:58:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 04:58:51 : 		Table:bert
2023-11-22 04:58:51 : 		Table:Syn
2023-11-22 04:58:51 : 		Table:Bit error:0
2023-11-22 04:58:51 : 		Table:Time13
2023-11-22 04:58:56 : 		Table:bert
2023-11-22 04:58:56 : 		Table:Sync
2023-11-22 04:58:56 : 		Table:Bit error:0
2023-11-22 04:58:56 : 		Table:Time17
2023-11-22 04:58:56 : 		bert test Pass
2023-11-22 04:59:40 : Check setup status end 
2023-11-22 04:59:42 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:59:42 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 04:59:46 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:59:46 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 32
2023-11-22 04:59:52 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:59:52 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 04:59:57 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 04:59:57 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 33
2023-11-22 05:00:04 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:00:12 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:00:18 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:00:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:00:25 : 	TSI Mapping clear
2023-11-22 05:00:25 : ---test end---
2023-11-22 05:00:28 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:00:28 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:00:34 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:00:34 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:00:39 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:00:39 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:00:43 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:00:43 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:00:50 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:00:58 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:01:04 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:01:11 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:01:11 : 	TSI Mapping clear
2023-11-22 05:01:12 : ---------Round@     17-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 05:01:12
2023-11-22 05:01:12 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:01:13 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:01:14 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:01:15 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:01:45 : 	Scan voice ts 
2023-11-22 05:01:46 : 	Scan voice ts:1 enable
2023-11-22 05:01:47 : 	Scan voice ts:2 enable
2023-11-22 05:01:48 : 	Scan voice ts:3 enable
2023-11-22 05:01:48 : 	Scan voice ts:4 enable
2023-11-22 05:01:49 : 	Scan voice ts:5 enable
2023-11-22 05:01:50 : 	Scan voice ts:6 enable
2023-11-22 05:01:51 : 	Scan voice ts:7 enable
2023-11-22 05:01:52 : 	Scan voice ts:8 enable
2023-11-22 05:01:53 : 	Scan voice ts:9 enable
2023-11-22 05:01:54 : 	Scan voice ts:10 enable
2023-11-22 05:01:55 : 	Scan voice ts:11 enable
2023-11-22 05:01:56 : 	Scan voice ts:12 enable
2023-11-22 05:01:56 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 05:02:02 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 05:02:08 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 05:02:13 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:02:17 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:02:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:02:25 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:02:28 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:02:29 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:02:29 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:02:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:02:33 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:02:33 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:02:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:02:38 : DUT 2 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:02:38 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:02:41 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:02:42 : DUT 1 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:02:42 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:03:43 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:03:43 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:03:43 : Check setup status start 
2023-11-22 05:04:10 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:04:10 : 		Tone value set :D
2023-11-22 05:04:12 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 05:04:14 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:04:19 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:04:23 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:04:27 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:04:32 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:04:36 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:04:36 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 05:05:30 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:05:30 : 		Tone value set :n4
2023-11-22 05:05:31 : 		Tone Expected value:"444--444--444--444"
2023-11-22 05:05:33 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:05:38 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:05:42 : 		Tone result:        "444--444--444--444"
2023-11-22 05:05:47 : 		Tone result:        "444--444--444--444"
2023-11-22 05:05:51 : 		Tone result:        "444--444--444--444"
2023-11-22 05:05:56 : 		Tone result:        "444--444--444--444"
2023-11-22 05:05:56 : 		tone test pass "444--444--444--444"
2023-11-22 05:06:49 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:06:49 : 		Tone value set :n8
2023-11-22 05:06:51 : 		Tone Expected value:"888--888--888--888"
2023-11-22 05:06:53 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:06:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:07:02 : 		Tone result:        "888--888--888--888"
2023-11-22 05:07:06 : 		Tone result:        "888--888--888--888"
2023-11-22 05:07:11 : 		Tone result:        "888--888--888--888"
2023-11-22 05:07:16 : 		Tone result:        "888--888--888--888"
2023-11-22 05:07:16 : 		tone test pass "888--888--888--888"
2023-11-22 05:08:13 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:08:13 : 		Tone value set :pound
2023-11-22 05:08:15 : 		Tone Expected value:"###--###--###--###"
2023-11-22 05:08:16 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:08:22 : 		Tone result:        "###--###--###--###"
2023-11-22 05:08:26 : 		Tone result:        "###--###--###--###"
2023-11-22 05:08:32 : 		Tone result:        "###--###--###--###"
2023-11-22 05:08:37 : 		Tone result:        "###--###--###--###"
2023-11-22 05:08:37 : 		tone test pass "###--###--###--###"
2023-11-22 05:09:04 : Check setup status end 
2023-11-22 05:09:08 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:09:08 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:09:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:09:13 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:09:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:09:17 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:09:21 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:09:21 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:09:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:09:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:09:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:09:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:09:55 : 	TSI Mapping clear
2023-11-22 05:09:55 : ---test end---
2023-11-22 05:09:55 : ---------Round@     17-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 05:09:55
2023-11-22 05:09:55 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:09:56 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:09:56 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:09:57 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:10:28 : 	Scan voice ts 
2023-11-22 05:10:29 : 	Scan voice ts:1 enable
2023-11-22 05:10:30 : 	Scan voice ts:2 enable
2023-11-22 05:10:31 : 	Scan voice ts:3 enable
2023-11-22 05:10:31 : 	Scan voice ts:4 enable
2023-11-22 05:10:32 : 	Scan voice ts:5 enable
2023-11-22 05:10:33 : 	Scan voice ts:6 enable
2023-11-22 05:10:34 : 	Scan voice ts:7 enable
2023-11-22 05:10:35 : 	Scan voice ts:8 enable
2023-11-22 05:10:37 : 	Scan voice ts:9 enable
2023-11-22 05:10:37 : 	Scan voice ts:10 enable
2023-11-22 05:10:38 : 	Scan voice ts:11 enable
2023-11-22 05:10:39 : 	Scan voice ts:12 enable
2023-11-22 05:10:39 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 05:10:45 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 05:10:51 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 05:10:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:11:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:11:05 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:11:10 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:11:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:11:14 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:11:14 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:11:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:11:18 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:11:18 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:11:22 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:11:23 : DUT 2 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:11:23 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:11:28 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:11:28 : DUT 1 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:11:28 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:12:29 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:12:30 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:12:30 : Check setup status start 
2023-11-22 05:12:58 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:12:58 : 		Tone value set :D
2023-11-22 05:12:59 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 05:13:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:13:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:13:10 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:13:15 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:13:20 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:13:24 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:13:24 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 05:14:21 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:14:21 : 		Tone value set :n4
2023-11-22 05:14:22 : 		Tone Expected value:"444--444--444--444"
2023-11-22 05:14:23 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:14:29 : 		Tone result:        "444--444--444--444"
2023-11-22 05:14:34 : 		Tone result:        "444--444--444--444"
2023-11-22 05:14:39 : 		Tone result:        "444--444--444--444"
2023-11-22 05:14:44 : 		Tone result:        "444--444--444--444"
2023-11-22 05:14:44 : 		tone test pass "444--444--444--444"
2023-11-22 05:15:39 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:15:39 : 		Tone value set :n8
2023-11-22 05:15:40 : 		Tone Expected value:"888--888--888--888"
2023-11-22 05:15:41 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:15:46 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:15:50 : 		Tone result:        "888--888--888--888"
2023-11-22 05:15:55 : 		Tone result:        "888--888--888--888"
2023-11-22 05:16:00 : 		Tone result:        "888--888--888--888"
2023-11-22 05:16:05 : 		Tone result:        "888--888--888--888"
2023-11-22 05:16:05 : 		tone test pass "888--888--888--888"
2023-11-22 05:17:00 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:17:00 : 		Tone value set :pound
2023-11-22 05:17:02 : 		Tone Expected value:"###--###--###--###"
2023-11-22 05:17:03 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:17:08 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:17:12 : 		Tone result:        "###--###--###--###"
2023-11-22 05:17:17 : 		Tone result:        "###--###--###--###"
2023-11-22 05:17:22 : 		Tone result:        "###--###--###--###"
2023-11-22 05:17:26 : 		Tone result:        "###--###--###--###"
2023-11-22 05:17:26 : 		tone test pass "###--###--###--###"
2023-11-22 05:17:53 : Check setup status end 
2023-11-22 05:17:55 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:17:55 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:18:00 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:18:00 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:18:05 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:18:05 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:18:09 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:18:09 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:18:17 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:18:24 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:18:30 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:18:36 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:18:36 : 	TSI Mapping clear
2023-11-22 05:18:36 : ---test end---
2023-11-22 05:18:37 : ---------Round@     17-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 05:18:37
2023-11-22 05:18:37 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:18:38 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:18:38 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:18:39 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:19:11 : 	Scan voice ts 
2023-11-22 05:19:12 : 	Scan voice ts:1 enable
2023-11-22 05:19:13 : 	Scan voice ts:2 enable
2023-11-22 05:19:14 : 	Scan voice ts:3 enable
2023-11-22 05:19:14 : 	Scan voice ts:4 enable
2023-11-22 05:19:16 : 	Scan voice ts:5 enable
2023-11-22 05:19:16 : 	Scan voice ts:6 enable
2023-11-22 05:19:17 : 	Scan voice ts:7 enable
2023-11-22 05:19:18 : 	Scan voice ts:8 enable
2023-11-22 05:19:18 : 	Scan voice ts:9 enable
2023-11-22 05:19:19 : 	Scan voice ts:10 enable
2023-11-22 05:19:20 : 	Scan voice ts:11 enable
2023-11-22 05:19:21 : 	Scan voice ts:12 enable
2023-11-22 05:19:21 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 05:19:27 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 05:19:34 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 05:19:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:19:41 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:19:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:19:50 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:19:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:19:54 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:19:54 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:19:58 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:19:58 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:19:58 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:20:01 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:20:03 : DUT 2 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:20:03 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:20:06 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:20:07 : DUT 1 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:20:07 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:21:08 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:21:08 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:21:08 : Check setup status start 
2023-11-22 05:21:35 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:21:35 : 		Tone value set :D
2023-11-22 05:21:37 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 05:21:39 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:21:44 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:21:49 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:21:54 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:21:59 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:22:03 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:22:03 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 05:23:02 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:23:02 : 		Tone value set :n4
2023-11-22 05:23:03 : 		Tone Expected value:"444--444--444--444"
2023-11-22 05:23:04 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:23:09 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:23:14 : 		Tone result:        "444--444--444--444"
2023-11-22 05:23:18 : 		Tone result:        "444--444--444--444"
2023-11-22 05:23:23 : 		Tone result:        "444--444--444--444"
2023-11-22 05:23:27 : 		Tone result:        "444--444--444--444"
2023-11-22 05:23:27 : 		tone test pass "444--444--444--444"
2023-11-22 05:24:21 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:24:21 : 		Tone value set :n8
2023-11-22 05:24:22 : 		Tone Expected value:"888--888--888--888"
2023-11-22 05:24:24 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:24:29 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:24:34 : 		Tone result:        "888--888--888--888"
2023-11-22 05:24:39 : 		Tone result:        "888--888--888--888"
2023-11-22 05:24:43 : 		Tone result:        "888--888--888--888"
2023-11-22 05:24:48 : 		Tone result:        "888--888--888--888"
2023-11-22 05:24:48 : 		tone test pass "888--888--888--888"
2023-11-22 05:25:41 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:25:41 : 		Tone value set :pound
2023-11-22 05:25:42 : 		Tone Expected value:"###--###--###--###"
2023-11-22 05:25:44 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:25:49 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:25:54 : 		Tone result:        "###--###--###--###"
2023-11-22 05:25:58 : 		Tone result:        "###--###--###--###"
2023-11-22 05:26:02 : 		Tone result:        "###--###--###--###"
2023-11-22 05:26:06 : 		Tone result:        "###--###--###--###"
2023-11-22 05:26:06 : 		tone test pass "###--###--###--###"
2023-11-22 05:26:34 : Check setup status end 
2023-11-22 05:26:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:26:38 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:26:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:26:42 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:26:46 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:26:46 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:26:52 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:26:52 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:27:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:27:06 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:27:13 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:27:21 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:27:21 : 	TSI Mapping clear
2023-11-22 05:27:21 : ---test end---
2023-11-22 05:27:21 : ---------Round@     17-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 05:27:21
2023-11-22 05:27:21 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:27:21 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:27:22 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:27:24 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:27:54 : 	Scan voice ts 
2023-11-22 05:27:55 : 	Scan voice ts:1 enable
2023-11-22 05:27:56 : 	Scan voice ts:2 enable
2023-11-22 05:27:57 : 	Scan voice ts:3 enable
2023-11-22 05:27:58 : 	Scan voice ts:4 enable
2023-11-22 05:27:59 : 	Scan voice ts:5 enable
2023-11-22 05:28:00 : 	Scan voice ts:6 enable
2023-11-22 05:28:01 : 	Scan voice ts:7 enable
2023-11-22 05:28:02 : 	Scan voice ts:8 enable
2023-11-22 05:28:02 : 	Scan voice ts:9 enable
2023-11-22 05:28:04 : 	Scan voice ts:10 enable
2023-11-22 05:28:04 : 	Scan voice ts:11 enable
2023-11-22 05:28:05 : 	Scan voice ts:12 enable
2023-11-22 05:28:05 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 05:28:11 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 05:28:17 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 05:28:23 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:28:27 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 20	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:28:33 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:28:37 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 21	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:28:41 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:28:42 : DUT 1 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:28:42 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:28:46 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:28:47 : DUT 2 (AM3440_CCPA_pw_connect) bid:20 connect to ecid:14677
2023-11-22 05:28:47 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:28:50 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:28:52 : DUT 2 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:28:52 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 05:28:56 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:28:57 : DUT 1 (AM3440_CCPA_pw_connect) bid:21 connect to ecid:14678
2023-11-22 05:28:57 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 05:29:58 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:29:59 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:29:59 : Check setup status start 
2023-11-22 05:30:25 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:30:25 : 		Tone value set :D
2023-11-22 05:30:26 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 05:30:28 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:30:33 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:30:38 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:30:42 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:30:46 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:30:51 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 05:30:51 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 05:31:46 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:31:46 : 		Tone value set :n4
2023-11-22 05:31:48 : 		Tone Expected value:"444--444--444--444"
2023-11-22 05:31:49 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:31:55 : 		Tone result:        "444--444--444--444"
2023-11-22 05:32:00 : 		Tone result:        "444--444--444--444"
2023-11-22 05:32:05 : 		Tone result:        "444--444--444--444"
2023-11-22 05:32:10 : 		Tone result:        "444--444--444--444"
2023-11-22 05:32:10 : 		tone test pass "444--444--444--444"
2023-11-22 05:33:02 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:33:02 : 		Tone value set :n8
2023-11-22 05:33:04 : 		Tone Expected value:"888--888--888--888"
2023-11-22 05:33:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:33:09 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:33:13 : 		Tone result:        "888--888--888--888"
2023-11-22 05:33:18 : 		Tone result:        "888--888--888--888"
2023-11-22 05:33:22 : 		Tone result:        "888--888--888--888"
2023-11-22 05:33:27 : 		Tone result:        "888--888--888--888"
2023-11-22 05:33:27 : 		tone test pass "888--888--888--888"
2023-11-22 05:34:21 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 05:34:21 : 		Tone value set :pound
2023-11-22 05:34:22 : 		Tone Expected value:"###--###--###--###"
2023-11-22 05:34:23 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:34:28 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 05:34:33 : 		Tone result:        "###--###--###--###"
2023-11-22 05:34:37 : 		Tone result:        "###--###--###--###"
2023-11-22 05:34:41 : 		Tone result:        "###--###--###--###"
2023-11-22 05:34:46 : 		Tone result:        "###--###--###--###"
2023-11-22 05:34:46 : 		tone test pass "###--###--###--###"
2023-11-22 05:35:16 : Check setup status end 
2023-11-22 05:35:19 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:35:19 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:35:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:35:23 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 20
2023-11-22 05:35:28 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:35:28 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:35:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:35:32 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 21
2023-11-22 05:35:40 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:35:46 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:35:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:35:59 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:35:59 : 	TSI Mapping clear
2023-11-22 05:35:59 : ---test end---
2023-11-22 05:36:03 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:36:03 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:36:08 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:36:08 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:36:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:36:12 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:36:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:36:16 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 05:36:26 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:36:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:36:40 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:36:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:36:47 : 	TSI Mapping clear
2023-11-22 05:36:47 : ---------Round@     18-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 05:36:47
2023-11-22 05:36:47 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:36:47 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:36:48 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 05:36:50 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 05:37:20 : 	Scan voice ts 
2023-11-22 05:37:22 : 	Scan voice ts:1 enable
2023-11-22 05:37:22 : 	Scan voice ts:2 enable
2023-11-22 05:37:23 : 	Scan voice ts:3 enable
2023-11-22 05:37:24 : 	Scan voice ts:4 enable
2023-11-22 05:37:25 : 	Scan voice ts:5 enable
2023-11-22 05:37:26 : 	Scan voice ts:6 enable
2023-11-22 05:37:26 : 	Scan voice ts:7 enable
2023-11-22 05:37:26 : 	Scan voice ts:8 enable
2023-11-22 05:37:27 : 	Scan voice ts:9 enable
2023-11-22 05:37:28 : 	Scan voice ts:10 enable
2023-11-22 05:37:30 : 	Scan voice ts:11 enable
2023-11-22 05:37:30 : 	Scan voice ts:12 enable
2023-11-22 05:37:30 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 05:37:35 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 05:37:41 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 05:37:46 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:37:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:37:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:37:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 05:38:02 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:38:03 : DUT 1 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 05:38:03 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 05:38:08 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:38:09 : DUT 2 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 05:38:09 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 05:38:12 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:38:13 : DUT 2 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 05:38:13 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 05:38:16 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 05:38:17 : DUT 1 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 05:38:17 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 05:39:18 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:39:19 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 05:39:19 : Check setup status start 
2023-11-22 05:39:44 : ********* TS:1 *********
2023-11-22 05:39:49 : 	fxopPortStatus ringing=no
2023-11-22 05:39:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:40:46 : ********* TS:2 *********
2023-11-22 05:40:52 : 	fxopPortStatus ringing=no
2023-11-22 05:40:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:41:48 : ********* TS:3 *********
2023-11-22 05:41:53 : 	fxopPortStatus ringing=no
2023-11-22 05:41:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:42:46 : ********* TS:4 *********
2023-11-22 05:42:52 : 	fxopPortStatus ringing=no
2023-11-22 05:42:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:43:45 : ********* TS:5 *********
2023-11-22 05:43:50 : 	fxopPortStatus ringing=no
2023-11-22 05:43:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:44:44 : ********* TS:6 *********
2023-11-22 05:44:49 : 	fxopPortStatus ringing=no
2023-11-22 05:44:51 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:45:46 : ********* TS:7 *********
2023-11-22 05:45:52 : 	fxopPortStatus ringing=no
2023-11-22 05:45:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:46:48 : ********* TS:8 *********
2023-11-22 05:46:53 : 	fxopPortStatus ringing=no
2023-11-22 05:46:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:47:47 : ********* TS:9 *********
2023-11-22 05:47:53 : 	fxopPortStatus ringing=no
2023-11-22 05:47:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:48:48 : ********* TS:10 *********
2023-11-22 05:48:53 : 	fxopPortStatus ringing=no
2023-11-22 05:48:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:49:53 : ********* TS:11 *********
2023-11-22 05:49:58 : 	fxopPortStatus ringing=no
2023-11-22 05:50:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:50:56 : ********* TS:12 *********
2023-11-22 05:51:00 : 	fxopPortStatus ringing=no
2023-11-22 05:51:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 05:51:58 : ********* TS:1 *********
2023-11-22 05:52:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:52:20 : 		Table:bert
2023-11-22 05:52:20 : 		Table:Syn
2023-11-22 05:52:20 : 		Table:Bit error:0
2023-11-22 05:52:20 : 		Table:Time13
2023-11-22 05:52:25 : 		Table:bert
2023-11-22 05:52:26 : 		Table:Sync
2023-11-22 05:52:26 : 		Table:Bit error:0
2023-11-22 05:52:26 : 		Table:Time17
2023-11-22 05:52:26 : 		bert test Pass
2023-11-22 05:52:37 : ********* TS:2 *********
2023-11-22 05:52:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:52:58 : 		Table:bert
2023-11-22 05:52:58 : 		Table:Syn
2023-11-22 05:52:58 : 		Table:Bit error:0
2023-11-22 05:52:58 : 		Table:Time10
2023-11-22 05:53:02 : 		Table:bert
2023-11-22 05:53:02 : 		Table:Sync
2023-11-22 05:53:02 : 		Table:Bit error:0
2023-11-22 05:53:02 : 		Table:Time13
2023-11-22 05:53:02 : 		bert test Pass
2023-11-22 05:53:14 : ********* TS:3 *********
2023-11-22 05:53:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:53:36 : 		Table:bert
2023-11-22 05:53:36 : 		Table:Syn
2023-11-22 05:53:36 : 		Table:Bit error:0
2023-11-22 05:53:36 : 		Table:Time12
2023-11-22 05:53:42 : 		Table:bert
2023-11-22 05:53:42 : 		Table:Sync
2023-11-22 05:53:42 : 		Table:Bit error:0
2023-11-22 05:53:42 : 		Table:Time16
2023-11-22 05:53:42 : 		bert test Pass
2023-11-22 05:53:54 : ********* TS:4 *********
2023-11-22 05:54:12 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:54:17 : 		Table:bert
2023-11-22 05:54:17 : 		Table:Syn
2023-11-22 05:54:17 : 		Table:Bit error:0
2023-11-22 05:54:17 : 		Table:Time11
2023-11-22 05:54:22 : 		Table:bert
2023-11-22 05:54:22 : 		Table:Sync
2023-11-22 05:54:22 : 		Table:Bit error:0
2023-11-22 05:54:22 : 		Table:Time15
2023-11-22 05:54:22 : 		bert test Pass
2023-11-22 05:54:33 : ********* TS:5 *********
2023-11-22 05:54:50 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:54:55 : 		Table:bert
2023-11-22 05:54:55 : 		Table:Syn
2023-11-22 05:54:55 : 		Table:Bit error:0
2023-11-22 05:54:55 : 		Table:Time9
2023-11-22 05:55:00 : 		Table:bert
2023-11-22 05:55:00 : 		Table:Sync
2023-11-22 05:55:00 : 		Table:Bit error:0
2023-11-22 05:55:00 : 		Table:Time17
2023-11-22 05:55:00 : 		bert test Pass
2023-11-22 05:55:11 : ********* TS:6 *********
2023-11-22 05:55:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:55:32 : 		Table:bert
2023-11-22 05:55:32 : 		Table:Syn
2023-11-22 05:55:32 : 		Table:Bit error:0
2023-11-22 05:55:32 : 		Table:Time12
2023-11-22 05:55:37 : 		Table:bert
2023-11-22 05:55:37 : 		Table:Sync
2023-11-22 05:55:37 : 		Table:Bit error:0
2023-11-22 05:55:37 : 		Table:Time16
2023-11-22 05:55:37 : 		bert test Pass
2023-11-22 05:55:48 : ********* TS:7 *********
2023-11-22 05:56:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:56:10 : 		Table:bert
2023-11-22 05:56:10 : 		Table:Syn
2023-11-22 05:56:10 : 		Table:Bit error:0
2023-11-22 05:56:10 : 		Table:Time11
2023-11-22 05:56:15 : 		Table:bert
2023-11-22 05:56:15 : 		Table:Sync
2023-11-22 05:56:15 : 		Table:Bit error:0
2023-11-22 05:56:15 : 		Table:Time15
2023-11-22 05:56:15 : 		bert test Pass
2023-11-22 05:56:27 : ********* TS:8 *********
2023-11-22 05:56:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:56:48 : 		Table:bert
2023-11-22 05:56:48 : 		Table:Syn
2023-11-22 05:56:48 : 		Table:Bit error:0
2023-11-22 05:56:48 : 		Table:Time11
2023-11-22 05:56:54 : 		Table:bert
2023-11-22 05:56:54 : 		Table:Sync
2023-11-22 05:56:54 : 		Table:Bit error:0
2023-11-22 05:56:54 : 		Table:Time15
2023-11-22 05:56:54 : 		bert test Pass
2023-11-22 05:57:05 : ********* TS:9 *********
2023-11-22 05:57:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:57:26 : 		Table:bert
2023-11-22 05:57:26 : 		Table:Syn
2023-11-22 05:57:27 : 		Table:Bit error:0
2023-11-22 05:57:27 : 		Table:Time10
2023-11-22 05:57:31 : 		Table:bert
2023-11-22 05:57:31 : 		Table:Sync
2023-11-22 05:57:31 : 		Table:Bit error:0
2023-11-22 05:57:31 : 		Table:Time14
2023-11-22 05:57:31 : 		bert test Pass
2023-11-22 05:57:42 : ********* TS:10 *********
2023-11-22 05:57:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:58:04 : 		Table:bert
2023-11-22 05:58:04 : 		Table:Syn
2023-11-22 05:58:04 : 		Table:Bit error:0
2023-11-22 05:58:04 : 		Table:Time12
2023-11-22 05:58:08 : 		Table:bert
2023-11-22 05:58:08 : 		Table:Sync
2023-11-22 05:58:08 : 		Table:Bit error:0
2023-11-22 05:58:08 : 		Table:Time16
2023-11-22 05:58:08 : 		bert test Pass
2023-11-22 05:58:19 : ********* TS:11 *********
2023-11-22 05:58:36 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:58:41 : 		Table:bert
2023-11-22 05:58:41 : 		Table:Syn
2023-11-22 05:58:41 : 		Table:Bit error:0
2023-11-22 05:58:41 : 		Table:Time11
2023-11-22 05:58:47 : 		Table:bert
2023-11-22 05:58:47 : 		Table:Sync
2023-11-22 05:58:47 : 		Table:Bit error:0
2023-11-22 05:58:47 : 		Table:Time15
2023-11-22 05:58:47 : 		bert test Pass
2023-11-22 05:58:58 : ********* TS:12 *********
2023-11-22 05:59:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 05:59:19 : 		Table:bert
2023-11-22 05:59:19 : 		Table:Syn
2023-11-22 05:59:19 : 		Table:Bit error:0
2023-11-22 05:59:19 : 		Table:Time9
2023-11-22 05:59:23 : 		Table:bert
2023-11-22 05:59:23 : 		Table:Sync
2023-11-22 05:59:23 : 		Table:Bit error:0
2023-11-22 05:59:23 : 		Table:Time12
2023-11-22 05:59:23 : 		bert test Pass
2023-11-22 06:00:00 : Check setup status end 
2023-11-22 06:00:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:00:04 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 06:00:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:00:09 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 06:00:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:00:13 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 06:00:17 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:00:17 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 06:00:24 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:00:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:00:38 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:00:45 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:00:45 : 	TSI Mapping clear
2023-11-22 06:00:45 : ---test end---
2023-11-22 06:00:45 : ---------Round@     18-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 06:00:45
2023-11-22 06:00:45 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 06:00:46 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 06:00:47 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 06:00:47 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 06:01:19 : 	Scan voice ts 
2023-11-22 06:01:20 : 	Scan voice ts:1 enable
2023-11-22 06:01:21 : 	Scan voice ts:2 enable
2023-11-22 06:01:21 : 	Scan voice ts:3 enable
2023-11-22 06:01:22 : 	Scan voice ts:4 enable
2023-11-22 06:01:23 : 	Scan voice ts:5 enable
2023-11-22 06:01:24 : 	Scan voice ts:6 enable
2023-11-22 06:01:25 : 	Scan voice ts:7 enable
2023-11-22 06:01:26 : 	Scan voice ts:8 enable
2023-11-22 06:01:26 : 	Scan voice ts:9 enable
2023-11-22 06:01:27 : 	Scan voice ts:10 enable
2023-11-22 06:01:28 : 	Scan voice ts:11 enable
2023-11-22 06:01:28 : 	Scan voice ts:12 enable
2023-11-22 06:01:28 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 06:01:33 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 06:01:40 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 06:01:45 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:01:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:01:54 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:01:58 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:02:00 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:02:01 : DUT 1 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 06:02:01 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 06:02:06 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:02:06 : DUT 2 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 06:02:06 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 06:02:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:02:11 : DUT 2 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 06:02:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 06:02:15 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:02:16 : DUT 1 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 06:02:16 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 06:03:17 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 06:03:18 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 06:03:18 : Check setup status start 
2023-11-22 06:03:46 : ********* TS:1 *********
2023-11-22 06:03:51 : 	fxopPortStatus ringing=no
2023-11-22 06:03:53 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:04:47 : ********* TS:2 *********
2023-11-22 06:04:52 : 	fxopPortStatus ringing=no
2023-11-22 06:04:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:05:48 : ********* TS:3 *********
2023-11-22 06:05:53 : 	fxopPortStatus ringing=no
2023-11-22 06:05:55 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:06:50 : ********* TS:4 *********
2023-11-22 06:06:56 : 	fxopPortStatus ringing=no
2023-11-22 06:06:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:07:52 : ********* TS:5 *********
2023-11-22 06:07:58 : 	fxopPortStatus ringing=no
2023-11-22 06:08:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:08:57 : ********* TS:6 *********
2023-11-22 06:09:02 : 	fxopPortStatus ringing=no
2023-11-22 06:09:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:09:59 : ********* TS:7 *********
2023-11-22 06:10:04 : 	fxopPortStatus ringing=no
2023-11-22 06:10:06 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:11:05 : ********* TS:8 *********
2023-11-22 06:11:10 : 	fxopPortStatus ringing=no
2023-11-22 06:11:13 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:12:06 : ********* TS:9 *********
2023-11-22 06:12:12 : 	fxopPortStatus ringing=no
2023-11-22 06:12:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:13:08 : ********* TS:10 *********
2023-11-22 06:13:13 : 	fxopPortStatus ringing=no
2023-11-22 06:13:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:14:07 : ********* TS:11 *********
2023-11-22 06:14:13 : 	fxopPortStatus ringing=no
2023-11-22 06:14:15 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:15:06 : ********* TS:12 *********
2023-11-22 06:15:11 : 	fxopPortStatus ringing=no
2023-11-22 06:15:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:16:06 : ********* TS:1 *********
2023-11-22 06:16:23 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:16:28 : 		Table:bert
2023-11-22 06:16:28 : 		Table:Syn
2023-11-22 06:16:28 : 		Table:Bit error:0
2023-11-22 06:16:28 : 		Table:Time12
2023-11-22 06:16:33 : 		Table:bert
2023-11-22 06:16:33 : 		Table:Sync
2023-11-22 06:16:33 : 		Table:Bit error:0
2023-11-22 06:16:33 : 		Table:Time15
2023-11-22 06:16:33 : 		bert test Pass
2023-11-22 06:16:44 : ********* TS:2 *********
2023-11-22 06:17:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:17:06 : 		Table:bert
2023-11-22 06:17:06 : 		Table:Syn
2023-11-22 06:17:06 : 		Table:Bit error:0
2023-11-22 06:17:06 : 		Table:Time9
2023-11-22 06:17:10 : 		Table:bert
2023-11-22 06:17:10 : 		Table:Sync
2023-11-22 06:17:10 : 		Table:Bit error:0
2023-11-22 06:17:10 : 		Table:Time13
2023-11-22 06:17:10 : 		bert test Pass
2023-11-22 06:17:22 : ********* TS:3 *********
2023-11-22 06:17:38 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:17:43 : 		Table:bert
2023-11-22 06:17:43 : 		Table:Syn
2023-11-22 06:17:43 : 		Table:Bit error:0
2023-11-22 06:17:43 : 		Table:Time13
2023-11-22 06:17:48 : 		Table:bert
2023-11-22 06:17:48 : 		Table:Sync
2023-11-22 06:17:48 : 		Table:Bit error:0
2023-11-22 06:17:48 : 		Table:Time17
2023-11-22 06:17:48 : 		bert test Pass
2023-11-22 06:17:59 : ********* TS:4 *********
2023-11-22 06:18:16 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:18:21 : 		Table:bert
2023-11-22 06:18:21 : 		Table:Syn
2023-11-22 06:18:21 : 		Table:Bit error:0
2023-11-22 06:18:21 : 		Table:Time10
2023-11-22 06:18:26 : 		Table:bert
2023-11-22 06:18:26 : 		Table:Sync
2023-11-22 06:18:26 : 		Table:Bit error:0
2023-11-22 06:18:26 : 		Table:Time14
2023-11-22 06:18:26 : 		bert test Pass
2023-11-22 06:18:38 : ********* TS:5 *********
2023-11-22 06:18:54 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:18:58 : 		Table:bert
2023-11-22 06:18:58 : 		Table:Syn
2023-11-22 06:18:58 : 		Table:Bit error:0
2023-11-22 06:18:58 : 		Table:Time9
2023-11-22 06:19:03 : 		Table:bert
2023-11-22 06:19:03 : 		Table:Sync
2023-11-22 06:19:03 : 		Table:Bit error:0
2023-11-22 06:19:03 : 		Table:Time16
2023-11-22 06:19:03 : 		bert test Pass
2023-11-22 06:19:14 : ********* TS:6 *********
2023-11-22 06:19:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:19:36 : 		Table:bert
2023-11-22 06:19:36 : 		Table:Syn
2023-11-22 06:19:36 : 		Table:Bit error:0
2023-11-22 06:19:36 : 		Table:Time11
2023-11-22 06:19:41 : 		Table:bert
2023-11-22 06:19:41 : 		Table:Sync
2023-11-22 06:19:41 : 		Table:Bit error:0
2023-11-22 06:19:41 : 		Table:Time15
2023-11-22 06:19:41 : 		bert test Pass
2023-11-22 06:19:53 : ********* TS:7 *********
2023-11-22 06:20:10 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:20:14 : 		Table:bert
2023-11-22 06:20:14 : 		Table:Syn
2023-11-22 06:20:14 : 		Table:Bit error:0
2023-11-22 06:20:14 : 		Table:Time13
2023-11-22 06:20:18 : 		Table:bert
2023-11-22 06:20:18 : 		Table:Sync
2023-11-22 06:20:18 : 		Table:Bit error:0
2023-11-22 06:20:18 : 		Table:Time13
2023-11-22 06:20:18 : 		bert test Pass
2023-11-22 06:20:29 : ********* TS:8 *********
2023-11-22 06:20:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:20:50 : 		Table:bert
2023-11-22 06:20:50 : 		Table:Syn
2023-11-22 06:20:50 : 		Table:Bit error:0
2023-11-22 06:20:51 : 		Table:Time12
2023-11-22 06:20:55 : 		Table:bert
2023-11-22 06:20:55 : 		Table:Sync
2023-11-22 06:20:55 : 		Table:Bit error:0
2023-11-22 06:20:55 : 		Table:Time16
2023-11-22 06:20:55 : 		bert test Pass
2023-11-22 06:21:06 : ********* TS:9 *********
2023-11-22 06:21:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:21:27 : 		Table:bert
2023-11-22 06:21:27 : 		Table:Syn
2023-11-22 06:21:27 : 		Table:Bit error:0
2023-11-22 06:21:27 : 		Table:Time12
2023-11-22 06:21:32 : 		Table:bert
2023-11-22 06:21:32 : 		Table:Sync
2023-11-22 06:21:32 : 		Table:Bit error:0
2023-11-22 06:21:32 : 		Table:Time16
2023-11-22 06:21:32 : 		bert test Pass
2023-11-22 06:21:43 : ********* TS:10 *********
2023-11-22 06:21:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:22:04 : 		Table:bert
2023-11-22 06:22:04 : 		Table:Syn
2023-11-22 06:22:04 : 		Table:Bit error:0
2023-11-22 06:22:04 : 		Table:Time11
2023-11-22 06:22:09 : 		Table:bert
2023-11-22 06:22:09 : 		Table:Sync
2023-11-22 06:22:09 : 		Table:Bit error:0
2023-11-22 06:22:09 : 		Table:Time15
2023-11-22 06:22:09 : 		bert test Pass
2023-11-22 06:22:20 : ********* TS:11 *********
2023-11-22 06:22:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:22:43 : 		Table:bert
2023-11-22 06:22:43 : 		Table:Syn
2023-11-22 06:22:43 : 		Table:Bit error:0
2023-11-22 06:22:43 : 		Table:Time13
2023-11-22 06:22:48 : 		Table:bert
2023-11-22 06:22:48 : 		Table:Sync
2023-11-22 06:22:48 : 		Table:Bit error:0
2023-11-22 06:22:48 : 		Table:Time17
2023-11-22 06:22:48 : 		bert test Pass
2023-11-22 06:23:00 : ********* TS:12 *********
2023-11-22 06:23:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:23:23 : 		Table:bert
2023-11-22 06:23:23 : 		Table:Syn
2023-11-22 06:23:23 : 		Table:Bit error:0
2023-11-22 06:23:23 : 		Table:Time13
2023-11-22 06:23:28 : 		Table:bert
2023-11-22 06:23:28 : 		Table:Sync
2023-11-22 06:23:28 : 		Table:Bit error:0
2023-11-22 06:23:28 : 		Table:Time17
2023-11-22 06:23:28 : 		bert test Pass
2023-11-22 06:24:07 : Check setup status end 
2023-11-22 06:24:11 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:24:11 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 06:24:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:24:16 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 06:24:21 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:24:21 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 06:24:26 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:24:26 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 06:24:35 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:24:42 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:24:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:24:57 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:24:57 : 	TSI Mapping clear
2023-11-22 06:24:57 : ---test end---
2023-11-22 06:24:57 : ---------Round@     18-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 06:24:57
2023-11-22 06:24:57 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 06:24:58 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 06:24:59 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 06:25:00 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 06:25:31 : 	Scan voice ts 
2023-11-22 06:25:32 : 	Scan voice ts:1 enable
2023-11-22 06:25:32 : 	Scan voice ts:2 enable
2023-11-22 06:25:33 : 	Scan voice ts:3 enable
2023-11-22 06:25:34 : 	Scan voice ts:4 enable
2023-11-22 06:25:34 : 	Scan voice ts:5 enable
2023-11-22 06:25:35 : 	Scan voice ts:6 enable
2023-11-22 06:25:36 : 	Scan voice ts:7 enable
2023-11-22 06:25:37 : 	Scan voice ts:8 enable
2023-11-22 06:25:37 : 	Scan voice ts:9 enable
2023-11-22 06:25:38 : 	Scan voice ts:10 enable
2023-11-22 06:25:40 : 	Scan voice ts:11 enable
2023-11-22 06:25:40 : 	Scan voice ts:12 enable
2023-11-22 06:25:40 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 06:25:46 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 06:25:52 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 06:25:56 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:26:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:26:06 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:26:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:26:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:26:15 : DUT 1 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 06:26:15 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 06:26:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:26:19 : DUT 2 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 06:26:19 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 06:26:21 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:26:22 : DUT 2 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 06:26:22 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 06:26:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:26:26 : DUT 1 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 06:26:26 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 06:27:27 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 06:27:28 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 06:27:28 : Check setup status start 
2023-11-22 06:27:53 : ********* TS:1 *********
2023-11-22 06:27:58 : 	fxopPortStatus ringing=no
2023-11-22 06:27:59 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:28:52 : ********* TS:2 *********
2023-11-22 06:28:57 : 	fxopPortStatus ringing=no
2023-11-22 06:28:59 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:29:51 : ********* TS:3 *********
2023-11-22 06:29:57 : 	fxopPortStatus ringing=no
2023-11-22 06:29:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:30:53 : ********* TS:4 *********
2023-11-22 06:30:58 : 	fxopPortStatus ringing=no
2023-11-22 06:30:59 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:31:53 : ********* TS:5 *********
2023-11-22 06:31:58 : 	fxopPortStatus ringing=no
2023-11-22 06:32:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:32:54 : ********* TS:6 *********
2023-11-22 06:32:59 : 	fxopPortStatus ringing=no
2023-11-22 06:33:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:33:54 : ********* TS:7 *********
2023-11-22 06:33:58 : 	fxopPortStatus ringing=no
2023-11-22 06:34:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:34:53 : ********* TS:8 *********
2023-11-22 06:34:58 : 	fxopPortStatus ringing=no
2023-11-22 06:35:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:35:54 : ********* TS:9 *********
2023-11-22 06:36:00 : 	fxopPortStatus ringing=no
2023-11-22 06:36:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:36:57 : ********* TS:10 *********
2023-11-22 06:37:02 : 	fxopPortStatus ringing=no
2023-11-22 06:37:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:38:00 : ********* TS:11 *********
2023-11-22 06:38:05 : 	fxopPortStatus ringing=no
2023-11-22 06:38:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:39:00 : ********* TS:12 *********
2023-11-22 06:39:05 : 	fxopPortStatus ringing=no
2023-11-22 06:39:07 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:39:58 : ********* TS:1 *********
2023-11-22 06:40:15 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:40:19 : 		Table:bert
2023-11-22 06:40:19 : 		Table:Syn
2023-11-22 06:40:19 : 		Table:Bit error:0
2023-11-22 06:40:19 : 		Table:Time12
2023-11-22 06:40:25 : 		Table:bert
2023-11-22 06:40:25 : 		Table:Sync
2023-11-22 06:40:25 : 		Table:Bit error:0
2023-11-22 06:40:25 : 		Table:Time16
2023-11-22 06:40:25 : 		bert test Pass
2023-11-22 06:40:38 : ********* TS:2 *********
2023-11-22 06:40:54 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:40:58 : 		Table:bert
2023-11-22 06:40:58 : 		Table:Syn
2023-11-22 06:40:58 : 		Table:Bit error:0
2023-11-22 06:40:58 : 		Table:Time9
2023-11-22 06:41:02 : 		Table:bert
2023-11-22 06:41:02 : 		Table:Sync
2023-11-22 06:41:02 : 		Table:Bit error:0
2023-11-22 06:41:02 : 		Table:Time13
2023-11-22 06:41:02 : 		bert test Pass
2023-11-22 06:41:14 : ********* TS:3 *********
2023-11-22 06:41:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:41:36 : 		Table:bert
2023-11-22 06:41:36 : 		Table:Syn
2023-11-22 06:41:36 : 		Table:Bit error:0
2023-11-22 06:41:36 : 		Table:Time13
2023-11-22 06:41:41 : 		Table:bert
2023-11-22 06:41:41 : 		Table:Sync
2023-11-22 06:41:41 : 		Table:Bit error:0
2023-11-22 06:41:41 : 		Table:Time17
2023-11-22 06:41:42 : 		bert test Pass
2023-11-22 06:41:53 : ********* TS:4 *********
2023-11-22 06:42:10 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:42:14 : 		Table:bert
2023-11-22 06:42:14 : 		Table:Syn
2023-11-22 06:42:14 : 		Table:Bit error:0
2023-11-22 06:42:14 : 		Table:Time9
2023-11-22 06:42:18 : 		Table:bert
2023-11-22 06:42:18 : 		Table:Sync
2023-11-22 06:42:18 : 		Table:Bit error:0
2023-11-22 06:42:18 : 		Table:Time13
2023-11-22 06:42:18 : 		bert test Pass
2023-11-22 06:42:29 : ********* TS:5 *********
2023-11-22 06:42:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:42:51 : 		Table:bert
2023-11-22 06:42:51 : 		Table:Syn
2023-11-22 06:42:51 : 		Table:Bit error:0
2023-11-22 06:42:51 : 		Table:Time9
2023-11-22 06:42:55 : 		Table:bert
2023-11-22 06:42:55 : 		Table:Sync
2023-11-22 06:42:56 : 		Table:Bit error:0
2023-11-22 06:42:56 : 		Table:Time17
2023-11-22 06:42:56 : 		bert test Pass
2023-11-22 06:43:07 : ********* TS:6 *********
2023-11-22 06:43:24 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:43:29 : 		Table:bert
2023-11-22 06:43:29 : 		Table:Syn
2023-11-22 06:43:29 : 		Table:Bit error:0
2023-11-22 06:43:29 : 		Table:Time11
2023-11-22 06:43:33 : 		Table:bert
2023-11-22 06:43:33 : 		Table:Sync
2023-11-22 06:43:33 : 		Table:Bit error:0
2023-11-22 06:43:33 : 		Table:Time15
2023-11-22 06:43:34 : 		bert test Pass
2023-11-22 06:43:45 : ********* TS:7 *********
2023-11-22 06:44:01 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:44:07 : 		Table:bert
2023-11-22 06:44:07 : 		Table:Syn
2023-11-22 06:44:07 : 		Table:Bit error:0
2023-11-22 06:44:07 : 		Table:Time14
2023-11-22 06:44:13 : 		Table:bert
2023-11-22 06:44:13 : 		Table:Sync
2023-11-22 06:44:13 : 		Table:Bit error:0
2023-11-22 06:44:13 : 		Table:Time18
2023-11-22 06:44:13 : 		bert test Pass
2023-11-22 06:44:24 : ********* TS:8 *********
2023-11-22 06:44:42 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:44:46 : 		Table:bert
2023-11-22 06:44:46 : 		Table:Syn
2023-11-22 06:44:46 : 		Table:Bit error:0
2023-11-22 06:44:46 : 		Table:Time9
2023-11-22 06:44:50 : 		Table:bert
2023-11-22 06:44:50 : 		Table:Sync
2023-11-22 06:44:50 : 		Table:Bit error:0
2023-11-22 06:44:50 : 		Table:Time13
2023-11-22 06:44:50 : 		bert test Pass
2023-11-22 06:45:02 : ********* TS:9 *********
2023-11-22 06:45:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:45:23 : 		Table:bert
2023-11-22 06:45:23 : 		Table:Syn
2023-11-22 06:45:23 : 		Table:Bit error:0
2023-11-22 06:45:24 : 		Table:Time13
2023-11-22 06:45:29 : 		Table:bert
2023-11-22 06:45:29 : 		Table:Sync
2023-11-22 06:45:29 : 		Table:Bit error:0
2023-11-22 06:45:29 : 		Table:Time17
2023-11-22 06:45:29 : 		bert test Pass
2023-11-22 06:45:40 : ********* TS:10 *********
2023-11-22 06:45:57 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:46:01 : 		Table:bert
2023-11-22 06:46:01 : 		Table:Syn
2023-11-22 06:46:01 : 		Table:Bit error:0
2023-11-22 06:46:01 : 		Table:Time12
2023-11-22 06:46:05 : 		Table:bert
2023-11-22 06:46:05 : 		Table:Sync
2023-11-22 06:46:05 : 		Table:Bit error:0
2023-11-22 06:46:05 : 		Table:Time15
2023-11-22 06:46:05 : 		bert test Pass
2023-11-22 06:46:16 : ********* TS:11 *********
2023-11-22 06:46:34 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:46:38 : 		Table:bert
2023-11-22 06:46:38 : 		Table:Syn
2023-11-22 06:46:38 : 		Table:Bit error:0
2023-11-22 06:46:38 : 		Table:Time10
2023-11-22 06:46:42 : 		Table:bert
2023-11-22 06:46:42 : 		Table:Sync
2023-11-22 06:46:42 : 		Table:Bit error:0
2023-11-22 06:46:42 : 		Table:Time14
2023-11-22 06:46:42 : 		bert test Pass
2023-11-22 06:46:54 : ********* TS:12 *********
2023-11-22 06:47:10 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 06:47:15 : 		Table:bert
2023-11-22 06:47:15 : 		Table:Syn
2023-11-22 06:47:15 : 		Table:Bit error:0
2023-11-22 06:47:15 : 		Table:Time9
2023-11-22 06:47:19 : 		Table:bert
2023-11-22 06:47:19 : 		Table:Sync
2023-11-22 06:47:19 : 		Table:Bit error:0
2023-11-22 06:47:19 : 		Table:Time17
2023-11-22 06:47:19 : 		bert test Pass
2023-11-22 06:47:58 : Check setup status end 
2023-11-22 06:48:01 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:48:01 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 06:48:05 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:48:05 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 06:48:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:48:10 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 06:48:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:48:14 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 06:48:22 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:48:31 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:48:38 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:48:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:48:46 : 	TSI Mapping clear
2023-11-22 06:48:46 : ---test end---
2023-11-22 06:48:46 : ---------Round@     18-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 06:48:46
2023-11-22 06:48:46 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 06:48:47 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 06:48:48 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 06:48:49 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 06:49:19 : 	Scan voice ts 
2023-11-22 06:49:20 : 	Scan voice ts:1 enable
2023-11-22 06:49:21 : 	Scan voice ts:2 enable
2023-11-22 06:49:22 : 	Scan voice ts:3 enable
2023-11-22 06:49:23 : 	Scan voice ts:4 enable
2023-11-22 06:49:24 : 	Scan voice ts:5 enable
2023-11-22 06:49:25 : 	Scan voice ts:6 enable
2023-11-22 06:49:25 : 	Scan voice ts:7 enable
2023-11-22 06:49:26 : 	Scan voice ts:8 enable
2023-11-22 06:49:27 : 	Scan voice ts:9 enable
2023-11-22 06:49:28 : 	Scan voice ts:10 enable
2023-11-22 06:49:29 : 	Scan voice ts:11 enable
2023-11-22 06:49:29 : 	Scan voice ts:12 enable
2023-11-22 06:49:29 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 06:49:35 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 06:49:43 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 06:49:46 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:49:51 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 34	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:49:55 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:50:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 35	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 06:50:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:50:05 : DUT 1 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 06:50:05 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 06:50:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:50:09 : DUT 2 (AM3440_CCPA_pw_connect) bid:34 connect to ecid:52700
2023-11-22 06:50:09 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 06:50:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:50:15 : DUT 2 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 06:50:15 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 06:50:19 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 06:50:20 : DUT 1 (AM3440_CCPA_pw_connect) bid:35 connect to ecid:52701
2023-11-22 06:50:20 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 06:51:21 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 06:51:21 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 06:51:21 : Check setup status start 
2023-11-22 06:51:48 : ********* TS:1 *********
2023-11-22 06:51:53 : 	fxopPortStatus ringing=no
2023-11-22 06:51:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:52:51 : ********* TS:2 *********
2023-11-22 06:52:56 : 	fxopPortStatus ringing=no
2023-11-22 06:52:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:53:53 : ********* TS:3 *********
2023-11-22 06:53:58 : 	fxopPortStatus ringing=no
2023-11-22 06:54:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:54:55 : ********* TS:4 *********
2023-11-22 06:55:00 : 	fxopPortStatus ringing=no
2023-11-22 06:55:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:55:55 : ********* TS:5 *********
2023-11-22 06:56:00 : 	fxopPortStatus ringing=no
2023-11-22 06:56:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:56:57 : ********* TS:6 *********
2023-11-22 06:57:01 : 	fxopPortStatus ringing=no
2023-11-22 06:57:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:57:56 : ********* TS:7 *********
2023-11-22 06:58:02 : 	fxopPortStatus ringing=no
2023-11-22 06:58:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 06:59:03 : ********* TS:8 *********
2023-11-22 06:59:08 : 	fxopPortStatus ringing=no
2023-11-22 06:59:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:00:02 : ********* TS:9 *********
2023-11-22 07:00:07 : 	fxopPortStatus ringing=no
2023-11-22 07:00:09 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:01:02 : ********* TS:10 *********
2023-11-22 07:01:08 : 	fxopPortStatus ringing=no
2023-11-22 07:01:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:02:02 : ********* TS:11 *********
2023-11-22 07:02:08 : 	fxopPortStatus ringing=no
2023-11-22 07:02:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:03:03 : ********* TS:12 *********
2023-11-22 07:03:08 : 	fxopPortStatus ringing=no
2023-11-22 07:03:10 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:04:10 : ********* TS:1 *********
2023-11-22 07:04:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:04:32 : 		Table:bert
2023-11-22 07:04:32 : 		Table:Syn
2023-11-22 07:04:32 : 		Table:Bit error:0
2023-11-22 07:04:32 : 		Table:Time12
2023-11-22 07:04:37 : 		Table:bert
2023-11-22 07:04:37 : 		Table:Sync
2023-11-22 07:04:37 : 		Table:Bit error:0
2023-11-22 07:04:37 : 		Table:Time16
2023-11-22 07:04:37 : 		bert test Pass
2023-11-22 07:04:49 : ********* TS:2 *********
2023-11-22 07:05:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:05:11 : 		Table:bert
2023-11-22 07:05:11 : 		Table:Syn
2023-11-22 07:05:11 : 		Table:Bit error:0
2023-11-22 07:05:11 : 		Table:Time10
2023-11-22 07:05:16 : 		Table:bert
2023-11-22 07:05:16 : 		Table:Sync
2023-11-22 07:05:16 : 		Table:Bit error:0
2023-11-22 07:05:16 : 		Table:Time18
2023-11-22 07:05:16 : 		bert test Pass
2023-11-22 07:05:27 : ********* TS:3 *********
2023-11-22 07:05:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:05:48 : 		Table:bert
2023-11-22 07:05:48 : 		Table:Syn
2023-11-22 07:05:48 : 		Table:Bit error:0
2023-11-22 07:05:48 : 		Table:Time12
2023-11-22 07:05:54 : 		Table:bert
2023-11-22 07:05:54 : 		Table:Sync
2023-11-22 07:05:54 : 		Table:Bit error:0
2023-11-22 07:05:54 : 		Table:Time16
2023-11-22 07:05:54 : 		bert test Pass
2023-11-22 07:06:05 : ********* TS:4 *********
2023-11-22 07:06:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:06:27 : 		Table:bert
2023-11-22 07:06:27 : 		Table:Syn
2023-11-22 07:06:27 : 		Table:Bit error:0
2023-11-22 07:06:27 : 		Table:Time14
2023-11-22 07:06:32 : 		Table:bert
2023-11-22 07:06:32 : 		Table:Sync
2023-11-22 07:06:32 : 		Table:Bit error:0
2023-11-22 07:06:32 : 		Table:Time17
2023-11-22 07:06:32 : 		bert test Pass
2023-11-22 07:06:43 : ********* TS:5 *********
2023-11-22 07:07:00 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:07:04 : 		Table:bert
2023-11-22 07:07:04 : 		Table:Syn
2023-11-22 07:07:04 : 		Table:Bit error:0
2023-11-22 07:07:04 : 		Table:Time11
2023-11-22 07:07:10 : 		Table:bert
2023-11-22 07:07:10 : 		Table:Sync
2023-11-22 07:07:10 : 		Table:Bit error:0
2023-11-22 07:07:10 : 		Table:Time15
2023-11-22 07:07:10 : 		bert test Pass
2023-11-22 07:07:23 : ********* TS:6 *********
2023-11-22 07:07:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:07:44 : 		Table:bert
2023-11-22 07:07:44 : 		Table:Syn
2023-11-22 07:07:44 : 		Table:Bit error:0
2023-11-22 07:07:44 : 		Table:Time12
2023-11-22 07:07:49 : 		Table:bert
2023-11-22 07:07:49 : 		Table:Sync
2023-11-22 07:07:49 : 		Table:Bit error:0
2023-11-22 07:07:49 : 		Table:Time15
2023-11-22 07:07:49 : 		bert test Pass
2023-11-22 07:08:00 : ********* TS:7 *********
2023-11-22 07:08:17 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:08:21 : 		Table:bert
2023-11-22 07:08:21 : 		Table:Syn
2023-11-22 07:08:21 : 		Table:Bit error:0
2023-11-22 07:08:21 : 		Table:Time10
2023-11-22 07:08:25 : 		Table:bert
2023-11-22 07:08:25 : 		Table:Sync
2023-11-22 07:08:25 : 		Table:Bit error:0
2023-11-22 07:08:26 : 		Table:Time14
2023-11-22 07:08:26 : 		bert test Pass
2023-11-22 07:08:37 : ********* TS:8 *********
2023-11-22 07:08:53 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:08:58 : 		Table:bert
2023-11-22 07:08:58 : 		Table:Syn
2023-11-22 07:08:58 : 		Table:Bit error:0
2023-11-22 07:08:58 : 		Table:Time11
2023-11-22 07:09:03 : 		Table:bert
2023-11-22 07:09:03 : 		Table:Sync
2023-11-22 07:09:03 : 		Table:Bit error:0
2023-11-22 07:09:03 : 		Table:Time15
2023-11-22 07:09:03 : 		bert test Pass
2023-11-22 07:09:14 : ********* TS:9 *********
2023-11-22 07:09:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:09:35 : 		Table:bert
2023-11-22 07:09:35 : 		Table:Syn
2023-11-22 07:09:35 : 		Table:Bit error:0
2023-11-22 07:09:35 : 		Table:Time8
2023-11-22 07:09:39 : 		Table:bert
2023-11-22 07:09:39 : 		Table:Sync
2023-11-22 07:09:39 : 		Table:Bit error:0
2023-11-22 07:09:39 : 		Table:Time16
2023-11-22 07:09:39 : 		bert test Pass
2023-11-22 07:09:50 : ********* TS:10 *********
2023-11-22 07:10:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:10:11 : 		Table:bert
2023-11-22 07:10:11 : 		Table:Syn
2023-11-22 07:10:11 : 		Table:Bit error:0
2023-11-22 07:10:11 : 		Table:Time9
2023-11-22 07:10:15 : 		Table:bert
2023-11-22 07:10:15 : 		Table:Sync
2023-11-22 07:10:15 : 		Table:Bit error:0
2023-11-22 07:10:15 : 		Table:Time13
2023-11-22 07:10:15 : 		bert test Pass
2023-11-22 07:10:26 : ********* TS:11 *********
2023-11-22 07:10:42 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:10:46 : 		Table:bert
2023-11-22 07:10:46 : 		Table:Syn
2023-11-22 07:10:46 : 		Table:Bit error:0
2023-11-22 07:10:46 : 		Table:Time9
2023-11-22 07:10:51 : 		Table:bert
2023-11-22 07:10:51 : 		Table:Sync
2023-11-22 07:10:51 : 		Table:Bit error:0
2023-11-22 07:10:51 : 		Table:Time13
2023-11-22 07:10:51 : 		bert test Pass
2023-11-22 07:11:02 : ********* TS:12 *********
2023-11-22 07:11:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 07:11:23 : 		Table:bert
2023-11-22 07:11:23 : 		Table:Syn
2023-11-22 07:11:23 : 		Table:Bit error:0
2023-11-22 07:11:23 : 		Table:Time13
2023-11-22 07:11:29 : 		Table:bert
2023-11-22 07:11:29 : 		Table:Sync
2023-11-22 07:11:29 : 		Table:Bit error:0
2023-11-22 07:11:29 : 		Table:Time17
2023-11-22 07:11:29 : 		bert test Pass
2023-11-22 07:12:07 : Check setup status end 
2023-11-22 07:12:09 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:12:09 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 07:12:15 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:12:15 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 34
2023-11-22 07:12:19 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:12:19 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 07:12:24 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:12:24 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 35
2023-11-22 07:12:32 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:12:39 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:12:45 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:12:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:12:53 : 	TSI Mapping clear
2023-11-22 07:12:53 : ---test end---
2023-11-22 07:12:57 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:12:57 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:13:02 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:13:02 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:13:07 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:13:07 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:13:13 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:13:13 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:13:21 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:13:28 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:13:35 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:13:43 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:13:43 : 	TSI Mapping clear
2023-11-22 07:13:43 : ---------Round@     19-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 07:13:43
2023-11-22 07:13:43 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:13:44 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:13:45 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:13:46 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:14:16 : 	Scan voice ts 
2023-11-22 07:14:17 : 	Scan voice ts:1 enable
2023-11-22 07:14:17 : 	Scan voice ts:2 enable
2023-11-22 07:14:18 : 	Scan voice ts:3 enable
2023-11-22 07:14:19 : 	Scan voice ts:4 enable
2023-11-22 07:14:19 : 	Scan voice ts:5 enable
2023-11-22 07:14:20 : 	Scan voice ts:6 enable
2023-11-22 07:14:21 : 	Scan voice ts:7 enable
2023-11-22 07:14:22 : 	Scan voice ts:8 enable
2023-11-22 07:14:23 : 	Scan voice ts:9 enable
2023-11-22 07:14:24 : 	Scan voice ts:10 enable
2023-11-22 07:14:25 : 	Scan voice ts:11 enable
2023-11-22 07:14:26 : 	Scan voice ts:12 enable
2023-11-22 07:14:26 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 07:14:31 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 07:14:37 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 07:14:41 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:14:46 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:14:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:14:57 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:15:02 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:15:03 : DUT 1 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:15:03 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:15:07 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:15:08 : DUT 2 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:15:08 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:15:12 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:15:12 : DUT 2 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:15:12 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:15:17 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:15:18 : DUT 1 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:15:18 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:16:19 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:16:20 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:16:20 : Check setup status start 
2023-11-22 07:16:50 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:16:50 : 		Tone value set :D
2023-11-22 07:16:51 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 07:16:53 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:16:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:17:03 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:17:07 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:17:12 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:17:16 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:17:16 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 07:18:15 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:18:15 : 		Tone value set :n4
2023-11-22 07:18:16 : 		Tone Expected value:"444--444--444--444"
2023-11-22 07:18:18 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:18:24 : 		Tone result:        "444--444--444--444"
2023-11-22 07:18:29 : 		Tone result:        "444--444--444--444"
2023-11-22 07:18:33 : 		Tone result:        "444--444--444--444"
2023-11-22 07:18:38 : 		Tone result:        "444--444--444--444"
2023-11-22 07:18:38 : 		tone test pass "444--444--444--444"
2023-11-22 07:19:34 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:19:34 : 		Tone value set :n8
2023-11-22 07:19:36 : 		Tone Expected value:"888--888--888--888"
2023-11-22 07:19:38 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:19:42 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:19:47 : 		Tone result:        "888--888--888--888"
2023-11-22 07:19:53 : 		Tone result:        "888--888--888--888"
2023-11-22 07:19:57 : 		Tone result:        "888--888--888--888"
2023-11-22 07:20:02 : 		Tone result:        "888--888--888--888"
2023-11-22 07:20:02 : 		tone test pass "888--888--888--888"
2023-11-22 07:20:56 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:20:56 : 		Tone value set :pound
2023-11-22 07:20:57 : 		Tone Expected value:"###--###--###--###"
2023-11-22 07:20:58 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:21:02 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:21:07 : 		Tone result:        "###--###--###--###"
2023-11-22 07:21:12 : 		Tone result:        "###--###--###--###"
2023-11-22 07:21:17 : 		Tone result:        "###--###--###--###"
2023-11-22 07:21:22 : 		Tone result:        "###--###--###--###"
2023-11-22 07:21:22 : 		tone test pass "###--###--###--###"
2023-11-22 07:21:51 : Check setup status end 
2023-11-22 07:21:54 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:21:54 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:21:59 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:21:59 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:22:03 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:22:03 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:22:07 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:22:07 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:22:14 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:22:21 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:22:28 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:22:35 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:22:35 : 	TSI Mapping clear
2023-11-22 07:22:35 : ---test end---
2023-11-22 07:22:35 : ---------Round@     19-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 07:22:35
2023-11-22 07:22:35 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:22:36 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:22:36 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:22:37 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:23:08 : 	Scan voice ts 
2023-11-22 07:23:09 : 	Scan voice ts:1 enable
2023-11-22 07:23:09 : 	Scan voice ts:2 enable
2023-11-22 07:23:10 : 	Scan voice ts:3 enable
2023-11-22 07:23:11 : 	Scan voice ts:4 enable
2023-11-22 07:23:13 : 	Scan voice ts:5 enable
2023-11-22 07:23:14 : 	Scan voice ts:6 enable
2023-11-22 07:23:14 : 	Scan voice ts:7 enable
2023-11-22 07:23:15 : 	Scan voice ts:8 enable
2023-11-22 07:23:16 : 	Scan voice ts:9 enable
2023-11-22 07:23:16 : 	Scan voice ts:10 enable
2023-11-22 07:23:18 : 	Scan voice ts:11 enable
2023-11-22 07:23:19 : 	Scan voice ts:12 enable
2023-11-22 07:23:19 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 07:23:24 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 07:23:31 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 07:23:35 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:23:39 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:23:43 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:23:48 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:23:51 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:23:52 : DUT 1 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:23:52 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:23:56 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:23:57 : DUT 2 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:23:57 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:24:01 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:24:02 : DUT 2 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:24:02 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:24:05 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:24:06 : DUT 1 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:24:06 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:25:07 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:25:07 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:25:07 : Check setup status start 
2023-11-22 07:25:34 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:25:34 : 		Tone value set :D
2023-11-22 07:25:36 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 07:25:38 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:25:43 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:25:47 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:25:52 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:25:56 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:26:01 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:26:01 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 07:26:58 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:26:58 : 		Tone value set :n4
2023-11-22 07:26:59 : 		Tone Expected value:"444--444--444--444"
2023-11-22 07:27:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:27:06 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:27:12 : 		Tone result:        "444--444--444--444"
2023-11-22 07:27:16 : 		Tone result:        "444--444--444--444"
2023-11-22 07:27:21 : 		Tone result:        "444--444--444--444"
2023-11-22 07:27:26 : 		Tone result:        "444--444--444--444"
2023-11-22 07:27:26 : 		tone test pass "444--444--444--444"
2023-11-22 07:28:18 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:28:18 : 		Tone value set :n8
2023-11-22 07:28:20 : 		Tone Expected value:"888--888--888--888"
2023-11-22 07:28:22 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:28:27 : 		Tone result:        "888--888--888--888"
2023-11-22 07:28:32 : 		Tone result:        "888--888--888--888"
2023-11-22 07:28:37 : 		Tone result:        "888--888--888--888"
2023-11-22 07:28:42 : 		Tone result:        "888--888--888--888"
2023-11-22 07:28:42 : 		tone test pass "888--888--888--888"
2023-11-22 07:29:40 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:29:40 : 		Tone value set :pound
2023-11-22 07:29:41 : 		Tone Expected value:"###--###--###--###"
2023-11-22 07:29:43 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:29:48 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:29:53 : 		Tone result:        "###--###--###--###"
2023-11-22 07:29:57 : 		Tone result:        "###--###--###--###"
2023-11-22 07:30:02 : 		Tone result:        "###--###--###--###"
2023-11-22 07:30:07 : 		Tone result:        "###--###--###--###"
2023-11-22 07:30:07 : 		tone test pass "###--###--###--###"
2023-11-22 07:30:34 : Check setup status end 
2023-11-22 07:30:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:30:37 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:30:42 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:30:42 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:30:46 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:30:46 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:30:50 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:30:50 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:30:58 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:31:06 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:31:14 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:31:22 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:31:22 : 	TSI Mapping clear
2023-11-22 07:31:22 : ---test end---
2023-11-22 07:31:22 : ---------Round@     19-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 07:31:22
2023-11-22 07:31:22 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:31:23 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:31:24 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:31:25 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:31:56 : 	Scan voice ts 
2023-11-22 07:31:57 : 	Scan voice ts:1 enable
2023-11-22 07:31:57 : 	Scan voice ts:2 enable
2023-11-22 07:31:58 : 	Scan voice ts:3 enable
2023-11-22 07:31:59 : 	Scan voice ts:4 enable
2023-11-22 07:32:00 : 	Scan voice ts:5 enable
2023-11-22 07:32:01 : 	Scan voice ts:6 enable
2023-11-22 07:32:02 : 	Scan voice ts:7 enable
2023-11-22 07:32:03 : 	Scan voice ts:8 enable
2023-11-22 07:32:04 : 	Scan voice ts:9 enable
2023-11-22 07:32:05 : 	Scan voice ts:10 enable
2023-11-22 07:32:06 : 	Scan voice ts:11 enable
2023-11-22 07:32:07 : 	Scan voice ts:12 enable
2023-11-22 07:32:07 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 07:32:13 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 07:32:20 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 07:32:26 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:32:31 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:32:35 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:32:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:32:43 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:32:43 : DUT 1 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:32:43 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:32:49 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:32:51 : DUT 2 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:32:51 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:32:55 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:32:56 : DUT 2 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:32:56 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:33:00 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:33:01 : DUT 1 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:33:02 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:34:02 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:34:03 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:34:03 : Check setup status start 
2023-11-22 07:34:31 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:34:31 : 		Tone value set :D
2023-11-22 07:34:33 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 07:34:35 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:34:40 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:34:44 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:34:49 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:34:54 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:34:58 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:34:58 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 07:35:58 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:35:58 : 		Tone value set :n4
2023-11-22 07:36:00 : 		Tone Expected value:"444--444--444--444"
2023-11-22 07:36:01 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:36:05 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:36:10 : 		Tone result:        "444--444--444--444"
2023-11-22 07:36:14 : 		Tone result:        "444--444--444--444"
2023-11-22 07:36:19 : 		Tone result:        "444--444--444--444"
2023-11-22 07:36:24 : 		Tone result:        "444--444--444--444"
2023-11-22 07:36:24 : 		tone test pass "444--444--444--444"
2023-11-22 07:37:22 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:37:22 : 		Tone value set :n8
2023-11-22 07:37:23 : 		Tone Expected value:"888--888--888--888"
2023-11-22 07:37:24 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:37:28 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:37:34 : 		Tone result:        "888--888--888--888"
2023-11-22 07:37:39 : 		Tone result:        "888--888--888--888"
2023-11-22 07:37:43 : 		Tone result:        "888--888--888--888"
2023-11-22 07:37:48 : 		Tone result:        "888--888--888--888"
2023-11-22 07:37:48 : 		tone test pass "888--888--888--888"
2023-11-22 07:38:38 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:38:38 : 		Tone value set :pound
2023-11-22 07:38:40 : 		Tone Expected value:"###--###--###--###"
2023-11-22 07:38:42 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:38:47 : 		Tone result:        "###--###--###--###"
2023-11-22 07:38:52 : 		Tone result:        "###--###--###--###"
2023-11-22 07:38:56 : 		Tone result:        "###--###--###--###"
2023-11-22 07:39:01 : 		Tone result:        "###--###--###--###"
2023-11-22 07:39:01 : 		tone test pass "###--###--###--###"
2023-11-22 07:39:29 : Check setup status end 
2023-11-22 07:39:32 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:39:32 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:39:36 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:39:36 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:39:41 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:39:41 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:39:45 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:39:45 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:39:53 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:40:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:40:07 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:40:13 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:40:13 : 	TSI Mapping clear
2023-11-22 07:40:13 : ---test end---
2023-11-22 07:40:13 : ---------Round@     19-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 07:40:13
2023-11-22 07:40:13 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:40:14 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:40:14 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:40:15 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:40:46 : 	Scan voice ts 
2023-11-22 07:40:46 : 	Scan voice ts:1 enable
2023-11-22 07:40:47 : 	Scan voice ts:2 enable
2023-11-22 07:40:48 : 	Scan voice ts:3 enable
2023-11-22 07:40:49 : 	Scan voice ts:4 enable
2023-11-22 07:40:50 : 	Scan voice ts:5 enable
2023-11-22 07:40:50 : 	Scan voice ts:6 enable
2023-11-22 07:40:51 : 	Scan voice ts:7 enable
2023-11-22 07:40:52 : 	Scan voice ts:8 enable
2023-11-22 07:40:52 : 	Scan voice ts:9 enable
2023-11-22 07:40:53 : 	Scan voice ts:10 enable
2023-11-22 07:40:54 : 	Scan voice ts:11 enable
2023-11-22 07:40:55 : 	Scan voice ts:12 enable
2023-11-22 07:40:55 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 07:41:01 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 07:41:07 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 07:41:11 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:41:16 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 42	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:41:20 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:41:25 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 43	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:41:28 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:41:30 : DUT 1 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:41:30 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:41:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:41:34 : DUT 2 (AM3440_CCPA_pw_connect) bid:42 connect to ecid:51758
2023-11-22 07:41:34 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:41:38 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:41:39 : DUT 2 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:41:39 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:C5:02:7E Sec Ip/Mac:00:50:C6:C5:00:14
2023-11-22 07:41:42 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:41:42 : DUT 1 (AM3440_CCPA_pw_connect) bid:43 connect to ecid:51759
2023-11-22 07:41:42 : 		Format:Cesopsn ,Type:Cesoeth ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:00:50:C6:CC:00:7A Sec Ip/Mac:00:50:C6:CC:00:DA
2023-11-22 07:42:44 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:42:44 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:42:44 : Check setup status start 
2023-11-22 07:43:13 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:43:13 : 		Tone value set :D
2023-11-22 07:43:14 : 		Tone Expected value:"DDD--DDD--DDD--DDD"
2023-11-22 07:43:16 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:43:20 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:43:25 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:43:30 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:43:34 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:43:39 : 		Tone result:        "DDD--DDD--DDD--DDD"
2023-11-22 07:43:39 : 		tone test pass "DDD--DDD--DDD--DDD"
2023-11-22 07:44:37 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:44:37 : 		Tone value set :n4
2023-11-22 07:44:39 : 		Tone Expected value:"444--444--444--444"
2023-11-22 07:44:41 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:44:46 : 		Tone result:        "444--444--444--444"
2023-11-22 07:44:51 : 		Tone result:        "444--444--444--444"
2023-11-22 07:44:56 : 		Tone result:        "444--444--444--444"
2023-11-22 07:45:01 : 		Tone result:        "444--444--444--444"
2023-11-22 07:45:01 : 		tone test pass "444--444--444--444"
2023-11-22 07:45:55 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:45:55 : 		Tone value set :n8
2023-11-22 07:45:57 : 		Tone Expected value:"888--888--888--888"
2023-11-22 07:45:59 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:46:04 : 		Tone result:        "888--888--888--888"
2023-11-22 07:46:09 : 		Tone result:        "888--888--888--888"
2023-11-22 07:46:14 : 		Tone result:        "888--888--888--888"
2023-11-22 07:46:19 : 		Tone result:        "888--888--888--888"
2023-11-22 07:46:19 : 		tone test pass "888--888--888--888"
2023-11-22 07:47:16 : DUT 1 (AM3440_CCPA_fxsToneTest)  Slot:6
2023-11-22 07:47:16 : 		Tone value set :pound
2023-11-22 07:47:18 : 		Tone Expected value:"###--###--###--###"
2023-11-22 07:47:19 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:47:24 : 		Tone result:        "XXX--XXX--XXX--XXX"
2023-11-22 07:47:29 : 		Tone result:        "###--###--###--###"
2023-11-22 07:47:33 : 		Tone result:        "###--###--###--###"
2023-11-22 07:47:38 : 		Tone result:        "###--###--###--###"
2023-11-22 07:47:42 : 		Tone result:        "###--###--###--###"
2023-11-22 07:47:42 : 		tone test pass "###--###--###--###"
2023-11-22 07:48:11 : Check setup status end 
2023-11-22 07:48:15 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:48:15 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:48:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:48:18 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 42
2023-11-22 07:48:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:48:23 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:48:29 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:48:29 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 43
2023-11-22 07:48:38 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:48:46 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:48:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:49:00 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:49:00 : 	TSI Mapping clear
2023-11-22 07:49:00 : ---test end---
2023-11-22 07:49:04 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:49:04 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:49:09 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:49:09 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:49:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:49:13 : DUT 1 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:49:17 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:49:17 : DUT 2 (AM3440_CCPA_pw_connect) del all bundle 
2023-11-22 07:49:23 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:49:30 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:49:37 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:49:43 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:49:43 : 	TSI Mapping clear
2023-11-22 07:49:44 : ---------Round@     20-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 07:49:44
2023-11-22 07:49:44 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:49:44 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:49:45 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 07:49:46 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 07:50:17 : 	Scan voice ts 
2023-11-22 07:50:19 : 	Scan voice ts:1 enable
2023-11-22 07:50:19 : 	Scan voice ts:2 enable
2023-11-22 07:50:20 : 	Scan voice ts:3 enable
2023-11-22 07:50:21 : 	Scan voice ts:4 enable
2023-11-22 07:50:22 : 	Scan voice ts:5 enable
2023-11-22 07:50:22 : 	Scan voice ts:6 enable
2023-11-22 07:50:23 : 	Scan voice ts:7 enable
2023-11-22 07:50:24 : 	Scan voice ts:8 enable
2023-11-22 07:50:25 : 	Scan voice ts:9 enable
2023-11-22 07:50:25 : 	Scan voice ts:10 enable
2023-11-22 07:50:26 : 	Scan voice ts:11 enable
2023-11-22 07:50:27 : 	Scan voice ts:12 enable
2023-11-22 07:50:27 : ******current test $Aulaw=u-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 07:50:33 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 07:50:39 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 07:50:44 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:50:49 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:50:54 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:50:59 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 07:51:03 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:51:03 : DUT 1 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 07:51:03 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 07:51:06 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:51:07 : DUT 2 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 07:51:07 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 07:51:10 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:51:11 : DUT 2 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 07:51:11 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 07:51:14 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 07:51:15 : DUT 1 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 07:51:15 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 07:52:16 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:52:17 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 07:52:17 : Check setup status start 
2023-11-22 07:52:41 : ********* TS:1 *********
2023-11-22 07:52:46 : 	fxopPortStatus ringing=no
2023-11-22 07:52:48 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:53:39 : ********* TS:2 *********
2023-11-22 07:53:44 : 	fxopPortStatus ringing=no
2023-11-22 07:53:46 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:54:43 : ********* TS:3 *********
2023-11-22 07:54:49 : 	fxopPortStatus ringing=no
2023-11-22 07:54:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:55:47 : ********* TS:4 *********
2023-11-22 07:55:52 : 	fxopPortStatus ringing=no
2023-11-22 07:55:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:56:50 : ********* TS:5 *********
2023-11-22 07:56:55 : 	fxopPortStatus ringing=no
2023-11-22 07:56:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:57:50 : ********* TS:6 *********
2023-11-22 07:57:55 : 	fxopPortStatus ringing=no
2023-11-22 07:57:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:58:51 : ********* TS:7 *********
2023-11-22 07:58:56 : 	fxopPortStatus ringing=no
2023-11-22 07:58:57 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 07:59:55 : ********* TS:8 *********
2023-11-22 08:00:01 : 	fxopPortStatus ringing=no
2023-11-22 08:00:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:01:09 : ********* TS:9 *********
2023-11-22 08:01:14 : 	fxopPortStatus ringing=no
2023-11-22 08:01:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:02:11 : ********* TS:10 *********
2023-11-22 08:02:16 : 	fxopPortStatus ringing=no
2023-11-22 08:02:17 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:03:15 : ********* TS:11 *********
2023-11-22 08:03:20 : 	fxopPortStatus ringing=no
2023-11-22 08:03:22 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:04:16 : ********* TS:12 *********
2023-11-22 08:04:22 : 	fxopPortStatus ringing=no
2023-11-22 08:04:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:05:19 : ********* TS:1 *********
2023-11-22 08:05:35 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:05:40 : 		Table:bert
2023-11-22 08:05:40 : 		Table:Syn
2023-11-22 08:05:40 : 		Table:Bit error:0
2023-11-22 08:05:40 : 		Table:Time13
2023-11-22 08:05:45 : 		Table:bert
2023-11-22 08:05:45 : 		Table:Sync
2023-11-22 08:05:45 : 		Table:Bit error:0
2023-11-22 08:05:45 : 		Table:Time16
2023-11-22 08:05:45 : 		bert test Pass
2023-11-22 08:05:57 : ********* TS:2 *********
2023-11-22 08:06:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:06:18 : 		Table:bert
2023-11-22 08:06:18 : 		Table:Syn
2023-11-22 08:06:18 : 		Table:Bit error:0
2023-11-22 08:06:18 : 		Table:Time10
2023-11-22 08:06:23 : 		Table:bert
2023-11-22 08:06:23 : 		Table:Sync
2023-11-22 08:06:23 : 		Table:Bit error:0
2023-11-22 08:06:23 : 		Table:Time14
2023-11-22 08:06:23 : 		bert test Pass
2023-11-22 08:06:34 : ********* TS:3 *********
2023-11-22 08:06:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:06:55 : 		Table:bert
2023-11-22 08:06:55 : 		Table:Syn
2023-11-22 08:06:55 : 		Table:Bit error:0
2023-11-22 08:06:55 : 		Table:Time13
2023-11-22 08:07:01 : 		Table:bert
2023-11-22 08:07:01 : 		Table:Sync
2023-11-22 08:07:01 : 		Table:Bit error:0
2023-11-22 08:07:01 : 		Table:Time16
2023-11-22 08:07:01 : 		bert test Pass
2023-11-22 08:07:12 : ********* TS:4 *********
2023-11-22 08:07:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:07:34 : 		Table:bert
2023-11-22 08:07:34 : 		Table:Syn
2023-11-22 08:07:34 : 		Table:Bit error:0
2023-11-22 08:07:34 : 		Table:Time10
2023-11-22 08:07:39 : 		Table:bert
2023-11-22 08:07:39 : 		Table:Sync
2023-11-22 08:07:39 : 		Table:Bit error:0
2023-11-22 08:07:39 : 		Table:Time18
2023-11-22 08:07:39 : 		bert test Pass
2023-11-22 08:07:51 : ********* TS:5 *********
2023-11-22 08:08:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:08:13 : 		Table:bert
2023-11-22 08:08:13 : 		Table:Syn
2023-11-22 08:08:13 : 		Table:Bit error:0
2023-11-22 08:08:13 : 		Table:Time12
2023-11-22 08:08:18 : 		Table:bert
2023-11-22 08:08:18 : 		Table:Sync
2023-11-22 08:08:18 : 		Table:Bit error:0
2023-11-22 08:08:18 : 		Table:Time15
2023-11-22 08:08:18 : 		bert test Pass
2023-11-22 08:08:30 : ********* TS:6 *********
2023-11-22 08:08:46 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:08:51 : 		Table:bert
2023-11-22 08:08:51 : 		Table:Syn
2023-11-22 08:08:51 : 		Table:Bit error:0
2023-11-22 08:08:51 : 		Table:Time9
2023-11-22 08:08:56 : 		Table:bert
2023-11-22 08:08:56 : 		Table:Sync
2023-11-22 08:08:56 : 		Table:Bit error:0
2023-11-22 08:08:56 : 		Table:Time17
2023-11-22 08:08:56 : 		bert test Pass
2023-11-22 08:09:07 : ********* TS:7 *********
2023-11-22 08:09:23 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:09:28 : 		Table:bert
2023-11-22 08:09:28 : 		Table:Syn
2023-11-22 08:09:28 : 		Table:Bit error:0
2023-11-22 08:09:28 : 		Table:Time13
2023-11-22 08:09:33 : 		Table:bert
2023-11-22 08:09:33 : 		Table:Sync
2023-11-22 08:09:33 : 		Table:Bit error:0
2023-11-22 08:09:33 : 		Table:Time16
2023-11-22 08:09:33 : 		bert test Pass
2023-11-22 08:09:44 : ********* TS:8 *********
2023-11-22 08:10:00 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:10:05 : 		Table:bert
2023-11-22 08:10:05 : 		Table:Syn
2023-11-22 08:10:05 : 		Table:Bit error:0
2023-11-22 08:10:05 : 		Table:Time11
2023-11-22 08:10:11 : 		Table:bert
2023-11-22 08:10:11 : 		Table:Sync
2023-11-22 08:10:11 : 		Table:Bit error:0
2023-11-22 08:10:11 : 		Table:Time15
2023-11-22 08:10:11 : 		bert test Pass
2023-11-22 08:10:22 : ********* TS:9 *********
2023-11-22 08:10:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:10:44 : 		Table:bert
2023-11-22 08:10:44 : 		Table:Syn
2023-11-22 08:10:44 : 		Table:Bit error:0
2023-11-22 08:10:44 : 		Table:Time12
2023-11-22 08:10:48 : 		Table:bert
2023-11-22 08:10:48 : 		Table:Sync
2023-11-22 08:10:48 : 		Table:Bit error:0
2023-11-22 08:10:49 : 		Table:Time15
2023-11-22 08:10:49 : 		bert test Pass
2023-11-22 08:11:00 : ********* TS:10 *********
2023-11-22 08:11:16 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:11:22 : 		Table:bert
2023-11-22 08:11:22 : 		Table:Syn
2023-11-22 08:11:22 : 		Table:Bit error:0
2023-11-22 08:11:22 : 		Table:Time11
2023-11-22 08:11:27 : 		Table:bert
2023-11-22 08:11:27 : 		Table:Sync
2023-11-22 08:11:27 : 		Table:Bit error:0
2023-11-22 08:11:27 : 		Table:Time15
2023-11-22 08:11:27 : 		bert test Pass
2023-11-22 08:11:38 : ********* TS:11 *********
2023-11-22 08:11:56 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:12:01 : 		Table:bert
2023-11-22 08:12:01 : 		Table:Syn
2023-11-22 08:12:01 : 		Table:Bit error:0
2023-11-22 08:12:01 : 		Table:Time11
2023-11-22 08:12:05 : 		Table:bert
2023-11-22 08:12:05 : 		Table:Sync
2023-11-22 08:12:05 : 		Table:Bit error:0
2023-11-22 08:12:05 : 		Table:Time15
2023-11-22 08:12:05 : 		bert test Pass
2023-11-22 08:12:16 : ********* TS:12 *********
2023-11-22 08:12:33 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:12:38 : 		Table:bert
2023-11-22 08:12:38 : 		Table:Syn
2023-11-22 08:12:38 : 		Table:Bit error:0
2023-11-22 08:12:38 : 		Table:Time10
2023-11-22 08:12:42 : 		Table:bert
2023-11-22 08:12:42 : 		Table:Sync
2023-11-22 08:12:42 : 		Table:Bit error:0
2023-11-22 08:12:42 : 		Table:Time14
2023-11-22 08:12:42 : 		bert test Pass
2023-11-22 08:13:24 : Check setup status end 
2023-11-22 08:13:28 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:13:28 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 8
2023-11-22 08:13:33 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:13:33 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 8
2023-11-22 08:13:37 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:13:37 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 9
2023-11-22 08:13:42 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:13:43 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 9
2023-11-22 08:13:52 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:14:00 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:14:08 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:14:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:14:15 : 	TSI Mapping clear
2023-11-22 08:14:15 : ---test end---
2023-11-22 08:14:15 : ---------Round@     20-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 08:14:15
2023-11-22 08:14:15 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 08:14:16 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 08:14:17 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 08:14:18 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 08:14:49 : 	Scan voice ts 
2023-11-22 08:14:50 : 	Scan voice ts:1 enable
2023-11-22 08:14:51 : 	Scan voice ts:2 enable
2023-11-22 08:14:53 : 	Scan voice ts:3 enable
2023-11-22 08:14:54 : 	Scan voice ts:4 enable
2023-11-22 08:14:54 : 	Scan voice ts:5 enable
2023-11-22 08:14:56 : 	Scan voice ts:6 enable
2023-11-22 08:14:57 : 	Scan voice ts:7 enable
2023-11-22 08:14:58 : 	Scan voice ts:8 enable
2023-11-22 08:14:59 : 	Scan voice ts:9 enable
2023-11-22 08:14:59 : 	Scan voice ts:10 enable
2023-11-22 08:15:00 : 	Scan voice ts:11 enable
2023-11-22 08:15:02 : 	Scan voice ts:12 enable
2023-11-22 08:15:02 : ******current test $Aulaw=u-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 08:15:07 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 08:15:15 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 08:15:20 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:15:25 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:15:29 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:15:33 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:15:37 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:15:38 : DUT 1 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 08:15:38 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 08:15:44 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:15:45 : DUT 2 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 08:15:46 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 08:15:50 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:15:52 : DUT 2 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 08:15:52 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 08:15:56 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:15:56 : DUT 1 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 08:15:57 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 08:16:57 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 08:16:59 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 08:16:59 : Check setup status start 
2023-11-22 08:17:25 : ********* TS:1 *********
2023-11-22 08:17:31 : 	fxopPortStatus ringing=no
2023-11-22 08:17:33 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:18:26 : ********* TS:2 *********
2023-11-22 08:18:30 : 	fxopPortStatus ringing=no
2023-11-22 08:18:32 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:19:24 : ********* TS:3 *********
2023-11-22 08:19:29 : 	fxopPortStatus ringing=no
2023-11-22 08:19:31 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:20:28 : ********* TS:4 *********
2023-11-22 08:20:33 : 	fxopPortStatus ringing=no
2023-11-22 08:20:35 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:21:32 : ********* TS:5 *********
2023-11-22 08:21:37 : 	fxopPortStatus ringing=no
2023-11-22 08:21:39 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:22:38 : ********* TS:6 *********
2023-11-22 08:22:43 : 	fxopPortStatus ringing=no
2023-11-22 08:22:45 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:23:38 : ********* TS:7 *********
2023-11-22 08:23:42 : 	fxopPortStatus ringing=no
2023-11-22 08:23:45 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:24:42 : ********* TS:8 *********
2023-11-22 08:24:48 : 	fxopPortStatus ringing=no
2023-11-22 08:24:50 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:25:47 : ********* TS:9 *********
2023-11-22 08:25:52 : 	fxopPortStatus ringing=no
2023-11-22 08:25:54 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:26:51 : ********* TS:10 *********
2023-11-22 08:26:56 : 	fxopPortStatus ringing=no
2023-11-22 08:26:58 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:28:00 : ********* TS:11 *********
2023-11-22 08:28:06 : 	fxopPortStatus ringing=no
2023-11-22 08:28:08 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:29:06 : ********* TS:12 *********
2023-11-22 08:29:11 : 	fxopPortStatus ringing=no
2023-11-22 08:29:12 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:30:09 : ********* TS:1 *********
2023-11-22 08:30:26 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:30:31 : 		Table:bert
2023-11-22 08:30:31 : 		Table:Syn
2023-11-22 08:30:31 : 		Table:Bit error:0
2023-11-22 08:30:31 : 		Table:Time11
2023-11-22 08:30:35 : 		Table:bert
2023-11-22 08:30:35 : 		Table:Sync
2023-11-22 08:30:35 : 		Table:Bit error:0
2023-11-22 08:30:35 : 		Table:Time15
2023-11-22 08:30:35 : 		bert test Pass
2023-11-22 08:30:47 : ********* TS:2 *********
2023-11-22 08:31:04 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:31:08 : 		Table:bert
2023-11-22 08:31:08 : 		Table:Syn
2023-11-22 08:31:08 : 		Table:Bit error:0
2023-11-22 08:31:08 : 		Table:Time10
2023-11-22 08:31:13 : 		Table:bert
2023-11-22 08:31:13 : 		Table:Sync
2023-11-22 08:31:13 : 		Table:Bit error:0
2023-11-22 08:31:13 : 		Table:Time14
2023-11-22 08:31:13 : 		bert test Pass
2023-11-22 08:31:24 : ********* TS:3 *********
2023-11-22 08:31:40 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:31:45 : 		Table:bert
2023-11-22 08:31:45 : 		Table:Syn
2023-11-22 08:31:45 : 		Table:Bit error:0
2023-11-22 08:31:45 : 		Table:Time10
2023-11-22 08:31:49 : 		Table:bert
2023-11-22 08:31:49 : 		Table:Sync
2023-11-22 08:31:49 : 		Table:Bit error:0
2023-11-22 08:31:49 : 		Table:Time17
2023-11-22 08:31:49 : 		bert test Pass
2023-11-22 08:32:01 : ********* TS:4 *********
2023-11-22 08:32:18 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:32:23 : 		Table:bert
2023-11-22 08:32:23 : 		Table:Syn
2023-11-22 08:32:23 : 		Table:Bit error:0
2023-11-22 08:32:23 : 		Table:Time12
2023-11-22 08:32:28 : 		Table:bert
2023-11-22 08:32:28 : 		Table:Sync
2023-11-22 08:32:28 : 		Table:Bit error:0
2023-11-22 08:32:28 : 		Table:Time16
2023-11-22 08:32:28 : 		bert test Pass
2023-11-22 08:32:39 : ********* TS:5 *********
2023-11-22 08:32:56 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:33:00 : 		Table:bert
2023-11-22 08:33:00 : 		Table:Syn
2023-11-22 08:33:00 : 		Table:Bit error:0
2023-11-22 08:33:00 : 		Table:Time10
2023-11-22 08:33:04 : 		Table:bert
2023-11-22 08:33:04 : 		Table:Sync
2023-11-22 08:33:04 : 		Table:Bit error:0
2023-11-22 08:33:04 : 		Table:Time13
2023-11-22 08:33:04 : 		bert test Pass
2023-11-22 08:33:15 : ********* TS:6 *********
2023-11-22 08:33:32 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:33:37 : 		Table:bert
2023-11-22 08:33:37 : 		Table:Syn
2023-11-22 08:33:37 : 		Table:Bit error:0
2023-11-22 08:33:37 : 		Table:Time9
2023-11-22 08:33:42 : 		Table:bert
2023-11-22 08:33:42 : 		Table:Sync
2023-11-22 08:33:42 : 		Table:Bit error:0
2023-11-22 08:33:42 : 		Table:Time17
2023-11-22 08:33:42 : 		bert test Pass
2023-11-22 08:33:53 : ********* TS:7 *********
2023-11-22 08:34:09 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:34:15 : 		Table:bert
2023-11-22 08:34:15 : 		Table:Syn
2023-11-22 08:34:15 : 		Table:Bit error:0
2023-11-22 08:34:15 : 		Table:Time13
2023-11-22 08:34:20 : 		Table:bert
2023-11-22 08:34:20 : 		Table:Sync
2023-11-22 08:34:20 : 		Table:Bit error:0
2023-11-22 08:34:20 : 		Table:Time16
2023-11-22 08:34:20 : 		bert test Pass
2023-11-22 08:34:32 : ********* TS:8 *********
2023-11-22 08:34:48 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:34:53 : 		Table:bert
2023-11-22 08:34:53 : 		Table:Syn
2023-11-22 08:34:53 : 		Table:Bit error:0
2023-11-22 08:34:53 : 		Table:Time13
2023-11-22 08:34:58 : 		Table:bert
2023-11-22 08:34:58 : 		Table:Sync
2023-11-22 08:34:58 : 		Table:Bit error:0
2023-11-22 08:34:58 : 		Table:Time17
2023-11-22 08:34:58 : 		bert test Pass
2023-11-22 08:35:10 : ********* TS:9 *********
2023-11-22 08:35:27 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:35:31 : 		Table:bert
2023-11-22 08:35:31 : 		Table:Syn
2023-11-22 08:35:31 : 		Table:Bit error:0
2023-11-22 08:35:31 : 		Table:Time11
2023-11-22 08:35:37 : 		Table:bert
2023-11-22 08:35:37 : 		Table:Sync
2023-11-22 08:35:37 : 		Table:Bit error:0
2023-11-22 08:35:37 : 		Table:Time14
2023-11-22 08:35:37 : 		bert test Pass
2023-11-22 08:35:48 : ********* TS:10 *********
2023-11-22 08:36:05 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:36:11 : 		Table:bert
2023-11-22 08:36:11 : 		Table:Syn
2023-11-22 08:36:11 : 		Table:Bit error:0
2023-11-22 08:36:11 : 		Table:Time12
2023-11-22 08:36:16 : 		Table:bert
2023-11-22 08:36:16 : 		Table:Sync
2023-11-22 08:36:16 : 		Table:Bit error:0
2023-11-22 08:36:16 : 		Table:Time16
2023-11-22 08:36:16 : 		bert test Pass
2023-11-22 08:36:27 : ********* TS:11 *********
2023-11-22 08:36:44 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:36:48 : 		Table:bert
2023-11-22 08:36:48 : 		Table:Syn
2023-11-22 08:36:48 : 		Table:Bit error:0
2023-11-22 08:36:48 : 		Table:Time10
2023-11-22 08:36:54 : 		Table:bert
2023-11-22 08:36:54 : 		Table:Sync
2023-11-22 08:36:54 : 		Table:Bit error:0
2023-11-22 08:36:54 : 		Table:Time17
2023-11-22 08:36:54 : 		bert test Pass
2023-11-22 08:37:05 : ********* TS:12 *********
2023-11-22 08:37:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:37:25 : 		Table:bert
2023-11-22 08:37:25 : 		Table:Syn
2023-11-22 08:37:26 : 		Table:Bit error:0
2023-11-22 08:37:26 : 		Table:Time13
2023-11-22 08:37:29 : 		Table:bert
2023-11-22 08:37:29 : 		Table:Sync
2023-11-22 08:37:29 : 		Table:Bit error:0
2023-11-22 08:37:29 : 		Table:Time17
2023-11-22 08:37:29 : 		bert test Pass
2023-11-22 08:38:10 : Check setup status end 
2023-11-22 08:38:13 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:38:13 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 8
2023-11-22 08:38:18 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:38:18 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 8
2023-11-22 08:38:23 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:38:23 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 9
2023-11-22 08:38:27 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:38:27 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 9
2023-11-22 08:38:37 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:38:43 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:38:52 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:39:01 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:39:01 : 	TSI Mapping clear
2023-11-22 08:39:01 : ---test end---
2023-11-22 08:39:01 : ---------Round@     20-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 08:39:01
2023-11-22 08:39:01 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 08:39:01 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 08:39:03 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 08:39:05 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 08:39:36 : 	Scan voice ts 
2023-11-22 08:39:37 : 	Scan voice ts:1 enable
2023-11-22 08:39:37 : 	Scan voice ts:2 enable
2023-11-22 08:39:38 : 	Scan voice ts:3 enable
2023-11-22 08:39:39 : 	Scan voice ts:4 enable
2023-11-22 08:39:39 : 	Scan voice ts:5 enable
2023-11-22 08:39:40 : 	Scan voice ts:6 enable
2023-11-22 08:39:41 : 	Scan voice ts:7 enable
2023-11-22 08:39:42 : 	Scan voice ts:8 enable
2023-11-22 08:39:43 : 	Scan voice ts:9 enable
2023-11-22 08:39:44 : 	Scan voice ts:10 enable
2023-11-22 08:39:45 : 	Scan voice ts:11 enable
2023-11-22 08:39:46 : 	Scan voice ts:12 enable
2023-11-22 08:39:46 : ******current test $Aulaw=a-law $Impedance=900-ohm $Gain_mode=default
2023-11-22 08:39:52 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 08:40:00 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 08:40:04 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:40:09 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:40:15 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:40:18 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 08:40:22 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:40:23 : DUT 1 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 08:40:23 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 08:40:26 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:40:27 : DUT 2 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 08:40:27 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 08:40:30 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:40:31 : DUT 2 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 08:40:31 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 08:40:34 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 08:40:36 : DUT 1 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 08:40:36 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 08:41:38 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 08:41:39 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 08:41:39 : Check setup status start 
2023-11-22 08:42:06 : ********* TS:1 *********
2023-11-22 08:42:11 : 	fxopPortStatus ringing=no
2023-11-22 08:42:14 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:43:11 : ********* TS:2 *********
2023-11-22 08:43:17 : 	fxopPortStatus ringing=no
2023-11-22 08:43:19 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:44:17 : ********* TS:3 *********
2023-11-22 08:44:22 : 	fxopPortStatus ringing=no
2023-11-22 08:44:23 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:45:11 : ********* TS:4 *********
2023-11-22 08:45:17 : 	fxopPortStatus ringing=no
2023-11-22 08:45:18 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:46:11 : ********* TS:5 *********
2023-11-22 08:46:16 : 	fxopPortStatus ringing=no
2023-11-22 08:46:17 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:47:18 : ********* TS:6 *********
2023-11-22 08:47:23 : 	fxopPortStatus ringing=no
2023-11-22 08:47:25 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:48:30 : ********* TS:7 *********
2023-11-22 08:48:35 : 	fxopPortStatus ringing=no
2023-11-22 08:48:37 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:49:38 : !!! reget !!! times:1   at 08:49:38
2023-11-22 08:49:55 : ********* TS:8 *********
2023-11-22 08:50:01 : 	fxopPortStatus ringing=no
2023-11-22 08:50:04 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:51:08 : ********* TS:9 *********
2023-11-22 08:51:14 : 	fxopPortStatus ringing=no
2023-11-22 08:51:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:52:19 : ********* TS:10 *********
2023-11-22 08:52:48 : 	fxopPortStatus ringing=no
2023-11-22 08:52:51 : 	fxopPortStatus ringing=no
2023-11-22 08:52:53 : 	fxopPortStatus ringing=no
2023-11-22 08:52:55 : 	fxopPortStatus ringing=no
2023-11-22 08:52:59 : 	fxopPortStatus ringing=no
2023-11-22 08:53:01 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:54:09 : ********* TS:11 *********
2023-11-22 08:54:15 : 	fxopPortStatus ringing=no
2023-11-22 08:54:16 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:55:19 : ********* TS:12 *********
2023-11-22 08:55:24 : 	fxopPortStatus ringing=no
2023-11-22 08:55:26 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 08:56:14 : ********* TS:1 *********
2023-11-22 08:56:31 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:56:36 : 		Table:bert
2023-11-22 08:56:36 : 		Table:Syn
2023-11-22 08:56:36 : 		Table:Bit error:0
2023-11-22 08:56:36 : 		Table:Time11
2023-11-22 08:56:39 : 		Table:bert
2023-11-22 08:56:39 : 		Table:Sync
2023-11-22 08:56:39 : 		Table:Bit error:0
2023-11-22 08:56:39 : 		Table:Time15
2023-11-22 08:56:39 : 		bert test Pass
2023-11-22 08:56:51 : ********* TS:2 *********
2023-11-22 08:57:08 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:57:12 : 		Table:bert
2023-11-22 08:57:12 : 		Table:Syn
2023-11-22 08:57:12 : 		Table:Bit error:0
2023-11-22 08:57:12 : 		Table:Time11
2023-11-22 08:57:16 : 		Table:bert
2023-11-22 08:57:16 : 		Table:Sync
2023-11-22 08:57:16 : 		Table:Bit error:0
2023-11-22 08:57:16 : 		Table:Time15
2023-11-22 08:57:16 : 		bert test Pass
2023-11-22 08:57:28 : ********* TS:3 *********
2023-11-22 08:57:45 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:57:49 : 		Table:bert
2023-11-22 08:57:49 : 		Table:Syn
2023-11-22 08:57:49 : 		Table:Bit error:0
2023-11-22 08:57:49 : 		Table:Time10
2023-11-22 08:57:54 : 		Table:bert
2023-11-22 08:57:54 : 		Table:Sync
2023-11-22 08:57:54 : 		Table:Bit error:0
2023-11-22 08:57:54 : 		Table:Time14
2023-11-22 08:57:54 : 		bert test Pass
2023-11-22 08:58:05 : ********* TS:4 *********
2023-11-22 08:58:22 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:58:27 : 		Table:bert
2023-11-22 08:58:27 : 		Table:Syn
2023-11-22 08:58:27 : 		Table:Bit error:0
2023-11-22 08:58:27 : 		Table:Time12
2023-11-22 08:58:31 : 		Table:bert
2023-11-22 08:58:31 : 		Table:Sync
2023-11-22 08:58:31 : 		Table:Bit error:0
2023-11-22 08:58:31 : 		Table:Time16
2023-11-22 08:58:31 : 		bert test Pass
2023-11-22 08:58:43 : ********* TS:5 *********
2023-11-22 08:58:59 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:59:04 : 		Table:bert
2023-11-22 08:59:04 : 		Table:Syn
2023-11-22 08:59:04 : 		Table:Bit error:0
2023-11-22 08:59:04 : 		Table:Time12
2023-11-22 08:59:09 : 		Table:bert
2023-11-22 08:59:09 : 		Table:Sync
2023-11-22 08:59:09 : 		Table:Bit error:0
2023-11-22 08:59:09 : 		Table:Time15
2023-11-22 08:59:09 : 		bert test Pass
2023-11-22 08:59:20 : ********* TS:6 *********
2023-11-22 08:59:37 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 08:59:42 : 		Table:bert
2023-11-22 08:59:42 : 		Table:Syn
2023-11-22 08:59:42 : 		Table:Bit error:0
2023-11-22 08:59:42 : 		Table:Time9
2023-11-22 08:59:46 : 		Table:bert
2023-11-22 08:59:46 : 		Table:Sync
2023-11-22 08:59:46 : 		Table:Bit error:0
2023-11-22 08:59:46 : 		Table:Time17
2023-11-22 08:59:46 : 		bert test Pass
2023-11-22 08:59:57 : ********* TS:7 *********
2023-11-22 09:00:14 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 09:00:19 : 		Table:bert
2023-11-22 09:00:19 : 		Table:Syn
2023-11-22 09:00:19 : 		Table:Bit error:0
2023-11-22 09:00:19 : 		Table:Time12
2023-11-22 09:00:24 : 		Table:bert
2023-11-22 09:00:24 : 		Table:Sync
2023-11-22 09:00:24 : 		Table:Bit error:0
2023-11-22 09:00:24 : 		Table:Time16
2023-11-22 09:00:24 : 		bert test Pass
2023-11-22 09:00:35 : ********* TS:8 *********
2023-11-22 09:00:51 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 09:00:56 : 		Table:bert
2023-11-22 09:00:56 : 		Table:Syn
2023-11-22 09:00:56 : 		Table:Bit error:0
2023-11-22 09:00:56 : 		Table:Time11
2023-11-22 09:01:01 : 		Table:bert
2023-11-22 09:01:01 : 		Table:Sync
2023-11-22 09:01:01 : 		Table:Bit error:0
2023-11-22 09:01:01 : 		Table:Time15
2023-11-22 09:01:01 : 		bert test Pass
2023-11-22 09:01:13 : ********* TS:9 *********
2023-11-22 09:01:29 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 09:01:34 : 		Table:bert
2023-11-22 09:01:34 : 		Table:Syn
2023-11-22 09:01:34 : 		Table:Bit error:0
2023-11-22 09:01:34 : 		Table:Time9
2023-11-22 09:01:38 : 		Table:bert
2023-11-22 09:01:38 : 		Table:Sync
2023-11-22 09:01:38 : 		Table:Bit error:0
2023-11-22 09:01:38 : 		Table:Time12
2023-11-22 09:01:38 : 		bert test Pass
2023-11-22 09:01:49 : ********* TS:10 *********
2023-11-22 09:02:06 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 09:02:10 : 		Table:bert
2023-11-22 09:02:10 : 		Table:Syn
2023-11-22 09:02:10 : 		Table:Bit error:0
2023-11-22 09:02:10 : 		Table:Time12
2023-11-22 09:02:15 : 		Table:bert
2023-11-22 09:02:15 : 		Table:Sync
2023-11-22 09:02:15 : 		Table:Bit error:0
2023-11-22 09:02:15 : 		Table:Time16
2023-11-22 09:02:15 : 		bert test Pass
2023-11-22 09:02:26 : ********* TS:11 *********
2023-11-22 09:02:43 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 09:02:48 : 		Table:bert
2023-11-22 09:02:48 : 		Table:Syn
2023-11-22 09:02:48 : 		Table:Bit error:0
2023-11-22 09:02:48 : 		Table:Time12
2023-11-22 09:02:52 : 		Table:bert
2023-11-22 09:02:52 : 		Table:Sync
2023-11-22 09:02:52 : 		Table:Bit error:0
2023-11-22 09:02:52 : 		Table:Time16
2023-11-22 09:02:52 : 		bert test Pass
2023-11-22 09:03:04 : ********* TS:12 *********
2023-11-22 09:03:21 : DUT 1 (AM3440_CCPA_Get_FxsBert_Snmp) begin
2023-11-22 09:03:26 : 		Table:bert
2023-11-22 09:03:26 : 		Table:Syn
2023-11-22 09:03:26 : 		Table:Bit error:0
2023-11-22 09:03:26 : 		Table:Time13
2023-11-22 09:03:30 : 		Table:bert
2023-11-22 09:03:30 : 		Table:Sync
2023-11-22 09:03:30 : 		Table:Bit error:0
2023-11-22 09:03:30 : 		Table:Time17
2023-11-22 09:03:30 : 		bert test Pass
2023-11-22 09:04:08 : Check setup status end 
2023-11-22 09:04:12 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:04:12 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 8
2023-11-22 09:04:16 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:04:16 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 8
2023-11-22 09:04:20 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:04:20 : DUT 2 (AM3440_CCPA_pw_connect) del bundle 9
2023-11-22 09:04:25 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:04:25 : DUT 1 (AM3440_CCPA_pw_connect) del bundle 9
2023-11-22 09:04:33 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:04:40 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  Null Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:04:47 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:04:53 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  FE1 Slot a ,port 1	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:04:53 : 	TSI Mapping clear
2023-11-22 09:04:53 : ---test end---
2023-11-22 09:04:53 : ---------Round@     20-----Begin----fxs/fxo/fxs/fxo  _voice_slot   2023/11/22 上午 09:04:53
2023-11-22 09:04:53 : DUT 1 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 09:04:54 : DUT 1 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 09:04:54 : DUT 2 (AM3440_CCPA_fxs_loaddefault)
2023-11-22 09:04:55 : DUT 2 (AM3440_CCPA_fxo_loaddefault)
2023-11-22 09:05:26 : 	Scan voice ts 
2023-11-22 09:05:27 : 	Scan voice ts:1 enable
2023-11-22 09:05:28 : 	Scan voice ts:2 enable
2023-11-22 09:05:29 : 	Scan voice ts:3 enable
2023-11-22 09:05:30 : 	Scan voice ts:4 enable
2023-11-22 09:05:31 : 	Scan voice ts:5 enable
2023-11-22 09:05:32 : 	Scan voice ts:6 enable
2023-11-22 09:05:32 : 	Scan voice ts:7 enable
2023-11-22 09:05:33 : 	Scan voice ts:8 enable
2023-11-22 09:05:34 : 	Scan voice ts:9 enable
2023-11-22 09:05:35 : 	Scan voice ts:10 enable
2023-11-22 09:05:36 : 	Scan voice ts:11 enable
2023-11-22 09:05:37 : 	Scan voice ts:12 enable
2023-11-22 09:05:37 : ******current test $Aulaw=a-law $Impedance=600-ohm $Gain_mode=default
2023-11-22 09:05:43 : 	set Fxs ALL Port CFG (Aulaw,Imp)
2023-11-22 09:05:50 : 	set Fxo ALL Port CFG (Aulaw,Imp)
2023-11-22 09:05:54 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:05:58 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 8	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:06:03 : DUT 2 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXS Slot 6  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:06:07 : DUT 1 (AM3440_CCPA_tsi_cfg_By_Snmp) from FXO Slot 5  ,port 1 to  pw Slot pw ,port 9	Tar_TS:1 Src_TS:1 TS#=12 Tsi_Type:voice
2023-11-22 09:06:11 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:06:12 : DUT 1 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 09:06:12 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 09:06:15 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:06:16 : DUT 2 (AM3440_CCPA_pw_connect) bid:8 connect to ecid:12023
2023-11-22 09:06:16 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 09:06:20 : DUT 2 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:06:21 : DUT 2 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 09:06:21 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.1 Sec Ip/Mac:31.31.31.11
2023-11-22 09:06:24 : DUT 1 (AM3440_CCPA_Get_DaulCtrlInfo_log) 	HW:Exist SW:Exist  Sync:Sync slot at left
2023-11-22 09:06:24 : DUT 1 (AM3440_CCPA_pw_connect) bid:9 connect to ecid:12024
2023-11-22 09:06:24 : 		Format:Cesopsn ,Type:Ip ,Frame:E1CAS TS#:12 ,Frame#:4 ,Pri Ip/Mac:31.31.31.2 Sec Ip/Mac:31.31.31.22
2023-11-22 09:07:25 : DUT 1 (AM3440_CCPA_pw_status_Clear)
2023-11-22 09:07:26 : DUT 2 (AM3440_CCPA_pw_status_Clear)
2023-11-22 09:07:26 : Check setup status start 
2023-11-22 09:07:52 : ********* TS:1 *********
2023-11-22 09:07:58 : 	fxopPortStatus ringing=no
2023-11-22 09:08:00 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 09:08:55 : ********* TS:2 *********
2023-11-22 09:09:00 : 	fxopPortStatus ringing=no
2023-11-22 09:09:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 09:09:54 : ********* TS:3 *********
2023-11-22 09:09:59 : 	fxopPortStatus ringing=no
2023-11-22 09:10:02 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 09:10:56 : ********* TS:4 *********
2023-11-22 09:11:01 : 	fxopPortStatus ringing=no
2023-11-22 09:11:03 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 09:11:53 : ********* TS:5 *********
2023-11-22 09:11:58 : 	fxopPortStatus ringing=no
2023-11-22 09:11:59 : 	fxopPortStatus ringing=yes,pass!
2023-11-22 09:12:45 : ********* TS:6 *********
2023-11-22 09:12:50 : 	fxopPortStatus ringing=no
2023-11-22 09:12:52 : 	fxopPortStatus ringing=yes,pass!
