// Seed: 1366036353
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd85,
    parameter id_2 = 32'd89
) (
    input tri0 _id_0,
    input supply0 id_1,
    input wor _id_2,
    input tri1 id_3
);
  logic [7:0][id_2 : id_0] id_5;
  assign id_5[id_0] = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    output wand id_4,
    output supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input uwire id_10
);
  assign id_5 = -1'h0 || 1;
  reg [1 : -1] id_12;
  always_latch @(posedge id_2 or id_0) id_12 = id_2 !== 1;
  module_0 modCall_1 ();
  logic id_13;
  ;
endmodule
