#ifndef	CPU_SUBSYS_CTRL_REG__H
#define	CPU_SUBSYS_CTRL_REG__H

#define	CTRL_BASE_ADDR	0x00600000

#define	CPU_SUBSYS_CTRL_AA64NAA32_ADDR	0x00000000
#define	CPU_SUBSYS_CTRL_AA64NAA32_RW_ADDR	0x00000000
#define	CPU_SUBSYS_CTRL_AA64NAA32__DEF_VAL	0x0000003F
#define	CPU_SUBSYS_CTRL__AA64NAA32__AA64NAA32__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__AA64NAA32__AA64NAA32__MASK	0x0000003F

#define	CPU_SUBSYS_CTRL_AENDMP_ADDR	0x00000058
#define	CPU_SUBSYS_CTRL_AENDMP_RW_ADDR	0x00000058
#define	CPU_SUBSYS_CTRL_AENDMP__DEF_VAL	0x000FFFFF
#define	CPU_SUBSYS_CTRL__AENDMP__AENDMP__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__AENDMP__AENDMP__MASK	0x000FFFFF

#define	CPU_SUBSYS_CTRL_ASTARTMP_ADDR	0x00000054
#define	CPU_SUBSYS_CTRL_ASTARTMP_RW_ADDR	0x00000054
#define	CPU_SUBSYS_CTRL_ASTARTMP__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__ASTARTMP__ASTARTMP__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__ASTARTMP__ASTARTMP__MASK	0x000FFFFF

#define	CPU_SUBSYS_CTRL_BROADCASTCACHE_ADDR	0x00000068
#define	CPU_SUBSYS_CTRL_BROADCASTCACHE_RW_ADDR	0x00000068
#define	CPU_SUBSYS_CTRL_BROADCASTCACHE__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTCACHEMAINT__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTCACHEMAINT__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTCACHEMAINTPOU__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTCACHEMAINTPOU__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTOUTER__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTOUTER__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTPERSIST__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__BROADCASTCACHE__BROADCASTPERSIST__MASK	0x00000008

#define	CPU_SUBSYS_CTRL_BUSIDLE_ADDR	0x000000BC
#define	CPU_SUBSYS_CTRL_BUSIDLE_RO_ADDR	0x000000BC
#define	CPU_SUBSYS_CTRL_BUSIDLE__DEF_VAL	0x0000000F
#define	CPU_SUBSYS_CTRL__BUSIDLE__BW0_BUS_IDLE__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__BUSIDLE__BW0_BUS_IDLE__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__BUSIDLE__BW1_BUS_IDLE__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__BUSIDLE__BW1_BUS_IDLE__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__BUSIDLE__BWMP_BUS_IDLE__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__BUSIDLE__BWMP_BUS_IDLE__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__BUSIDLE__ETR_AXIBUS_IDLE__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__BUSIDLE__ETR_AXIBUS_IDLE__MASK	0x00000008

#define	CPU_SUBSYS_CTRL_BUSQOS0_ADDR	0x000000A0
#define	CPU_SUBSYS_CTRL_BUSQOS0_RW_ADDR	0x000000A0
#define	CPU_SUBSYS_CTRL_BUSQOS0__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_AXIAP_DDR__OFFSET	0x0000001C
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_AXIAP_DDR__MASK	0xF0000000
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_CPU_SLV0__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_CPU_SLV0__MASK	0x0000F000
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_CPU_SLV1__OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_CPU_SLV1__MASK	0x00F00000
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_CS_SLV__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_ARQOS_CS_SLV__MASK	0x000000F0
#define	CPU_SUBSYS_CTRL_BUSQOS0_NOC_MSTBUS_ARQOS_CS_SLV_OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL_BUSQOS0_NOC_MSTBUS_ARQOS_CS_SLV_MASK	0x000000F0
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_AXIAP_DDR__OFFSET	0x00000018
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_AXIAP_DDR__MASK	0x0F000000
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_CPU_SLV0__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_CPU_SLV0__MASK	0x00000F00
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_CPU_SLV1__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_CPU_SLV1__MASK	0x000F0000
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_CS_SLV__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__BUSQOS0__NOC_MSTBUS_AWQOS_CS_SLV__MASK	0x0000000F

#define	CPU_SUBSYS_CTRL_BUSQOS1_ADDR	0x000000A4
#define	CPU_SUBSYS_CTRL_BUSQOS1_RW_ADDR	0x000000A4
#define	CPU_SUBSYS_CTRL_BUSQOS1__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_ARQOS_AXIAP_CFG__OFFSET	0x0000001C
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_ARQOS_AXIAP_CFG__MASK	0xF0000000
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_ARQOS_CPU_PERISLV__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_ARQOS_CPU_PERISLV__MASK	0x0000F000
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_ARQOS_JOBSCH_SLV__OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_ARQOS_JOBSCH_SLV__MASK	0x00F00000
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_AWQOS_AXIAP_CFG__OFFSET	0x00000018
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_AWQOS_AXIAP_CFG__MASK	0x0F000000
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_AWQOS_CPU_PERISLV__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_AWQOS_CPU_PERISLV__MASK	0x00000F00
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_AWQOS_JOBSCH_SLV__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__BUSQOS1__CFGNOC_MSTBUS_AWQOS_JOBSCH_SLV__MASK	0x000F0000
#define	CPU_SUBSYS_CTRL__BUSQOS1__NOC_MSTBUS_ARQOS_JOBSCH_SLV__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__BUSQOS1__NOC_MSTBUS_ARQOS_JOBSCH_SLV__MASK	0x000000F0
#define	CPU_SUBSYS_CTRL__BUSQOS1__NOC_MSTBUS_AWQOS_JOBSCH_SLV__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__BUSQOS1__NOC_MSTBUS_AWQOS_JOBSCH_SLV__MASK	0x0000000F

#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__ADDR	0x00000078
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__RW__ADDR	0x00000078
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__DEF_VAL	0x0000007F
#define	CPU_SUBSYS_CTRL_BUSRSTCTRL_ADDR	0x00000078
#define	CPU_SUBSYS_CTRL_BUSRSTCTRL_RW_ADDR	0x00000078
#define	CPU_SUBSYS_CTRL_BUSRSTCTRL__DEF_VAL	0x0000007F
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_CSSLV_RESETN_I__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_CSSLV_RESETN_I__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_DAP_RESETN_I__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_DAP_RESETN_I__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_GICSLV_RESETN_I__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_GICSLV_RESETN_I__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_JOBSCH_RESETN_I__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_CFG_JOBSCH_RESETN_I__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_MST_CPUPERI_RESETN_I__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_MST_CPUPERI_RESETN_I__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_MST_JOBSCH_RESETN_I__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUCFGNOC_MST_JOBSCH_RESETN_I__MASK	0x00000020
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUSYSNOC_MST_CSSLV_RESETN_I__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__BUSRSTCTRL__CPUSYSNOC_MST_CSSLV_RESETN_I__MASK	0x00000040

#define	CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_ADDR	0x000000D0
#define	CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_RO_ADDR	0x000000D0
#define	CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO0__CBW0_EXCLUSIVE_ADDR_LOW__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO0__CBW0_EXCLUSIVE_ADDR_LOW__MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_ADDR	0x000000D4
#define	CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_RO_ADDR	0x000000D4
#define	CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO1__CBW0_EXCLUSIVE_ADDR_HIGH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO1__CBW0_EXCLUSIVE_ADDR_HIGH__MASK	0x000000FF
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO1__CBW0_EXCLUSIVE_CPUID__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO1__CBW0_EXCLUSIVE_CPUID__MASK	0x00000700
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO1__CBW0_EXCLUSIVE_TYPE__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__CBW0_EXCL_INFO1__CBW0_EXCLUSIVE_TYPE__MASK	0x00000800

#define	CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_ADDR	0x000000D8
#define	CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_RO_ADDR	0x000000D8
#define	CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO0__CBW1_EXCLUSIVE_ADDR_LOW__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO0__CBW1_EXCLUSIVE_ADDR_LOW__MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_ADDR	0x000000DC
#define	CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_RO_ADDR	0x000000DC
#define	CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO1__CBW1_EXCLUSIVE_ADDR_HIGH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO1__CBW1_EXCLUSIVE_ADDR_HIGH__MASK	0x000000FF
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO1__CBW1_EXCLUSIVE_CPUID__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO1__CBW1_EXCLUSIVE_CPUID__MASK	0x00000700
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO1__CBW1_EXCLUSIVE_TYPE__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__CBW1_EXCL_INFO1__CBW1_EXCLUSIVE_TYPE__MASK	0x00000800

#define	CPU_SUBSYS_CTRL_CBWBYPASS_ADDR	0x000000B8
#define	CPU_SUBSYS_CTRL_CBWBYPASS_RW_ADDR	0x000000B8
#define	CPU_SUBSYS_CTRL_CBWBYPASS__DEF_VAL	0x00000003
#define	CPU_SUBSYS_CTRL__CBWBYPASS__BW0_CBW_BYPASS__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBWBYPASS__BW0_CBW_BYPASS__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CBWBYPASS__BW1_CBW_BYPASS__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CBWBYPASS__BW1_CBW_BYPASS__MASK	0x00000002

#define	CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_ADDR	0x000000C0
#define	CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_RW_ADDR	0x000000C0
#define	CPU_SUBSYS_CTRL_CBW_BUS_CLEAR__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CBW_BUS_CLEAR__CBW0_BUS_CLEAR__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW_BUS_CLEAR__CBW0_BUS_CLEAR__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_BUS_CLEAR__CBW1_BUS_CLEAR__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_BUS_CLEAR__CBW1_BUS_CLEAR__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__CBW_BUS_CLEAR__CBWMP_BUS_CLEAR__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CBW_BUS_CLEAR__CBWMP_BUS_CLEAR__MASK	0x00000004

#define	CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_ADDR	0x000000CC
#define	CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_HWC_ADDR	0x000000CC
#define	CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CBW_EXCL_CLEAR__CBW0_EXCLUSIVE_CLEAR__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW_EXCL_CLEAR__CBW0_EXCLUSIVE_CLEAR__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_EXCL_CLEAR__CBW1_EXCLUSIVE_CLEAR__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_EXCL_CLEAR__CBW1_EXCLUSIVE_CLEAR__MASK	0x00000002

#define	CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_ADDR	0x000000C8
#define	CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_RO_ADDR	0x000000C8
#define	CPU_SUBSYS_CTRL_CBW_EXCL_IRQ__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CBW_EXCL_IRQ__CBW0_EXCLUSIVE_IRQ__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW_EXCL_IRQ__CBW0_EXCLUSIVE_IRQ__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_EXCL_IRQ__CBW1_EXCLUSIVE_IRQ__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_EXCL_IRQ__CBW1_EXCLUSIVE_IRQ__MASK	0x00000002

#define	CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_ADDR	0x000000C4
#define	CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_RW_ADDR	0x000000C4
#define	CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH__DEF_VAL	0x00000003
#define	CPU_SUBSYS_CTRL__CBW_EXCL_SWITCH__CBW0_EXCLUSIVE_SWITCH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CBW_EXCL_SWITCH__CBW0_EXCLUSIVE_SWITCH__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_EXCL_SWITCH__CBW1_EXCLUSIVE_SWITCH__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CBW_EXCL_SWITCH__CBW1_EXCLUSIVE_SWITCH__MASK	0x00000002

#define	CPU_SUBSYS_CTRL_CFGEND_ADDR	0x00000004
#define	CPU_SUBSYS_CTRL_CFGEND_RW_ADDR	0x00000004
#define	CPU_SUBSYS_CTRL_CFGEND__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CFGEND__CFGEND__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CFGEND__CFGEND__MASK	0x0000003F

#define	CPU_SUBSYS_CTRL_CFGTE_ADDR	0x00000008
#define	CPU_SUBSYS_CTRL_CFGTE_RW_ADDR	0x00000008
#define	CPU_SUBSYS_CTRL_CFGTE__DEF_VAL	0x0000003F
#define	CPU_SUBSYS_CTRL__CFGTE__CFGTE__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CFGTE__CFGTE__MASK	0x0000003F

#define	CPU_SUBSYS_CTRL_CLUSTERIDAFF_ADDR	0x0000000C
#define	CPU_SUBSYS_CTRL_CLUSTERIDAFF_RW_ADDR	0x0000000C
#define	CPU_SUBSYS_CTRL_CLUSTERIDAFF__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CLUSTERIDAFF__CLUSTERIDAFF2__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CLUSTERIDAFF__CLUSTERIDAFF2__MASK	0x000000FF
#define	CPU_SUBSYS_CTRL__CLUSTERIDAFF__CLUSTERIDAFF3__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__CLUSTERIDAFF__CLUSTERIDAFF3__MASK	0x00FF0000

#define	CPU_SUBSYS_CTRL_CORE0CLKCTRL_ADDR	0x0000007C
#define	CPU_SUBSYS_CTRL_CORE0CLKCTRL_RW_ADDR	0x0000007C
#define	CPU_SUBSYS_CTRL_CORE0CLKCTRL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CORE0CLKCTRL__CORE0_CLK_CLKCTRL_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CORE0CLKCTRL__CORE0_CLK_CLKCTRL_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CORE0CLKCTRL__CORE0_CLK_CLKCTRL_RATIO__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CORE0CLKCTRL__CORE0_CLK_CLKCTRL_RATIO__MASK	0x0000003E

#define	CPU_SUBSYS_CTRL_CORE1CLKCTRL_ADDR	0x00000080
#define	CPU_SUBSYS_CTRL_CORE1CLKCTRL_RW_ADDR	0x00000080
#define	CPU_SUBSYS_CTRL_CORE1CLKCTRL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CORE1CLKCTRL__CORE1_CLK_CLKCTRL_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CORE1CLKCTRL__CORE1_CLK_CLKCTRL_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CORE1CLKCTRL__CORE1_CLK_CLKCTRL_RATIO__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CORE1CLKCTRL__CORE1_CLK_CLKCTRL_RATIO__MASK	0x0000003E

#define	CPU_SUBSYS_CTRL_CORE2CLKCTRL_ADDR	0x00000084
#define	CPU_SUBSYS_CTRL_CORE2CLKCTRL_RW_ADDR	0x00000084
#define	CPU_SUBSYS_CTRL_CORE2CLKCTRL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CORE2CLKCTRL__CORE2_CLK_CLKCTRL_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CORE2CLKCTRL__CORE2_CLK_CLKCTRL_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CORE2CLKCTRL__CORE2_CLK_CLKCTRL_RATIO__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CORE2CLKCTRL__CORE2_CLK_CLKCTRL_RATIO__MASK	0x0000003E

#define	CPU_SUBSYS_CTRL_CORE3CLKCTRL_ADDR	0x00000088
#define	CPU_SUBSYS_CTRL_CORE3CLKCTRL_RW_ADDR	0x00000088
#define	CPU_SUBSYS_CTRL_CORE3CLKCTRL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CORE3CLKCTRL__CORE3_CLK_CLKCTRL_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CORE3CLKCTRL__CORE3_CLK_CLKCTRL_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CORE3CLKCTRL__CORE3_CLK_CLKCTRL_RATIO__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CORE3CLKCTRL__CORE3_CLK_CLKCTRL_RATIO__MASK	0x0000003E

#define	CPU_SUBSYS_CTRL_CORE4CLKCTRL_ADDR	0x0000008C
#define	CPU_SUBSYS_CTRL_CORE4CLKCTRL_RW_ADDR	0x0000008C
#define	CPU_SUBSYS_CTRL_CORE4CLKCTRL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CORE4CLKCTRL__CORE4_CLK_CLKCTRL_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CORE4CLKCTRL__CORE4_CLK_CLKCTRL_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CORE4CLKCTRL__CORE4_CLK_CLKCTRL_RATIO__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CORE4CLKCTRL__CORE4_CLK_CLKCTRL_RATIO__MASK	0x0000003E

#define	CPU_SUBSYS_CTRL_CORE5CLKCTRL_ADDR	0x00000090
#define	CPU_SUBSYS_CTRL_CORE5CLKCTRL_RW_ADDR	0x00000090
#define	CPU_SUBSYS_CTRL_CORE5CLKCTRL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CORE5CLKCTRL__CORE5_CLK_CLKCTRL_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CORE5CLKCTRL__CORE5_CLK_CLKCTRL_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CORE5CLKCTRL__CORE5_CLK_CLKCTRL_RATIO__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CORE5CLKCTRL__CORE5_CLK_CLKCTRL_RATIO__MASK	0x0000003E

#define	CPU_SUBSYS_CTRL_COREINSTRRET_ADDR	0x0000005C
#define	CPU_SUBSYS_CTRL_COREINSTRRET_RO_ADDR	0x0000005C
#define	CPU_SUBSYS_CTRL_COREINSTRRET__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__COREINSTRRET__COREINSTRRET__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__COREINSTRRET__COREINSTRRET__MASK	0x0000003F

#define	CPU_SUBSYS_CTRL_COREINSTRRUN_ADDR	0x00000060
#define	CPU_SUBSYS_CTRL_COREINSTRRUN_RO_ADDR	0x00000060
#define	CPU_SUBSYS_CTRL_COREINSTRRUN__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__COREINSTRRUN__COREINSTRRUN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__COREINSTRRUN__COREINSTRRUN__MASK	0x0000003F

#define	CPU_SUBSYS_CTRL_CPURSTCTRL_ADDR	0x00000070
#define	CPU_SUBSYS_CTRL_CPURSTCTRL_RW_ADDR	0x00000070
#define	CPU_SUBSYS_CTRL_CPURSTCTRL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_AT_RESETN_I__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_AT_RESETN_I__MASK	0x00010000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_GIC_RESETN_I__OFFSET	0x00000011
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_GIC_RESETN_I__MASK	0x00020000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_MBIST_RESETN_I__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_MBIST_RESETN_I__MASK	0x00001000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_P_RESETN_I__OFFSET	0x0000000D
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_P_RESETN_I__MASK	0x00002000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_PERI_RESETN_I__OFFSET	0x00000012
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_PERI_RESETN_I__MASK	0x00040000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_S_RESETN_I__OFFSET	0x0000000F
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_S_RESETN_I__MASK	0x00008000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_SPOR_RESETN_I__OFFSET	0x0000000E
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CLUSTER_SPOR_RESETN_I__MASK	0x00004000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE0_CORE_RESETN_I__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE0_CORE_RESETN_I__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE0_CPUPOR_RESETN_I__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE0_CPUPOR_RESETN_I__MASK	0x00000040
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE1_CORE_RESETN_I__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE1_CORE_RESETN_I__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE1_CPUPOR_RESETN_I__OFFSET	0x00000007
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE1_CPUPOR_RESETN_I__MASK	0x00000080
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE2_CORE_RESETN_I__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE2_CORE_RESETN_I__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE2_CPUPOR_RESETN_I__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE2_CPUPOR_RESETN_I__MASK	0x00000100
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE3_CORE_RESETN_I__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE3_CORE_RESETN_I__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE3_CPUPOR_RESETN_I__OFFSET	0x00000009
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE3_CPUPOR_RESETN_I__MASK	0x00000200
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE4_CORE_RESETN_I__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE4_CORE_RESETN_I__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE4_CPUPOR_RESETN_I__OFFSET	0x0000000A
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE4_CPUPOR_RESETN_I__MASK	0x00000400
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE5_CORE_RESETN_I__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE5_CORE_RESETN_I__MASK	0x00000020
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE5_CPUPOR_RESETN_I__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__CPURSTCTRL__CORE5_CPUPOR_RESETN_I__MASK	0x00000800

#define	CPU_SUBSYS_CTRL_CPUSYS_BYPASS_EN_ADDR	0x000000B4
#define	CPU_SUBSYS_CTRL_CPUSYS_BYPASS_EN_RW_ADDR	0x000000B4
#define	CPU_SUBSYS_CTRL_CPUSYS_BYPASS_EN__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPUSYS_BYPASS_EN__CPU_BYPASS_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPUSYS_BYPASS_EN__CPU_BYPASS_EN__MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL_CPUSYS_MEM_CTRL0_ADDR	0x00000180
#define	CPU_SUBSYS_CTRL_CPUSYS_MEM_CTRL0_RW_ADDR	0x00000180
#define	CPU_SUBSYS_CTRL_CPUSYS_MEM_CTRL0__DEF_VAL	0x01350105
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__CM1PRAM_MCR__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__CM1PRAM_MCR__MASK	0x00000003
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__CM1PRAM_MCW__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__CM1PRAM_MCW__MASK	0x0000000C
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_RTSEL__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_RTSEL__MASK	0x00000300
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_SD__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_SD__MASK	0x00001000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_SLP__OFFSET	0x0000000D
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_SLP__MASK	0x00002000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_WTSEL__OFFSET	0x0000000A
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS1PRAM_WTSEL__MASK	0x00000C00
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_MTSEL__OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_MTSEL__MASK	0x00300000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_RTSEL__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_RTSEL__MASK	0x00030000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_SD__OFFSET	0x00000016
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_SD__MASK	0x00400000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_SLP__OFFSET	0x00000017
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_SLP__MASK	0x00800000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_WTSEL__OFFSET	0x00000012
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRF_WTSEL__MASK	0x000C0000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_MTSEL__OFFSET	0x0000001C
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_MTSEL__MASK	0x30000000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_RTSEL__OFFSET	0x00000018
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_RTSEL__MASK	0x03000000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_SD__OFFSET	0x0000001E
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_SD__MASK	0x40000000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_SLP__OFFSET	0x0000001F
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_SLP__MASK	0x80000000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_WTSEL__OFFSET	0x0000001A
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL0__TS2PRFULVT_WTSEL__MASK	0x0C000000

#define	CPU_SUBSYS_CTRL_CPUSYS_MEM_CTRL1_ADDR	0x00000184
#define	CPU_SUBSYS_CTRL_CPUSYS_MEM_CTRL1_RW_ADDR	0x00000184
#define	CPU_SUBSYS_CTRL_CPUSYS_MEM_CTRL1__DEF_VAL	0x00000005
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_RTSEL__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_RTSEL__MASK	0x00000003
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_SD__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_SD__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_SLP__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_SLP__MASK	0x00000020
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_WTSEL__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CPUSYS_MEM_CTRL1__TS1PRF_WTSEL__MASK	0x0000000C

#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCH__ADDR	0x00000204
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCH__RO__ADDR	0x00000204
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCH_ADDR	0x00000204
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCH_RO_ADDR	0x00000204
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCH__CORE0_PCH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCH__CORE0_PCH__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCL__ADDR	0x00000200
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCL__RO__ADDR	0x00000200
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCL_ADDR	0x00000200
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCL_RO_ADDR	0x00000200
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCL__CORE0_PCL__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE0_PCL__CORE0_PCL__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCH__ADDR	0x0000020C
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCH__RO__ADDR	0x0000020C
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCH_ADDR	0x0000020C
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCH_RO_ADDR	0x0000020C
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCH__CORE1_PCH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCH__CORE1_PCH__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCL__ADDR	0x00000208
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCL__RO__ADDR	0x00000208
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCL_ADDR	0x00000208
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCL_RO_ADDR	0x00000208
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCL__CORE1_PCL__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE1_PCL__CORE1_PCL__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCH__ADDR	0x00000214
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCH__RO__ADDR	0x00000214
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCH_ADDR	0x00000214
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCH_RO_ADDR	0x00000214
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCH__CORE2_PCH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCH__CORE2_PCH__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCL__ADDR	0x00000210
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCL__RO__ADDR	0x00000210
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCL_ADDR	0x00000210
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCL_RO_ADDR	0x00000210
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCL__CORE2_PCL__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE2_PCL__CORE2_PCL__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCH__ADDR	0x0000021C
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCH__RO__ADDR	0x0000021C
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCH_ADDR	0x0000021C
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCH_RO_ADDR	0x0000021C
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCH__CORE3_PCH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCH__CORE3_PCH__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCL__ADDR	0x00000218
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCL__RO__ADDR	0x00000218
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCL_ADDR	0x00000218
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCL_RO_ADDR	0x00000218
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCL__CORE3_PCL__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE3_PCL__CORE3_PCL__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCH__ADDR	0x00000224
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCH__RO__ADDR	0x00000224
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCH_ADDR	0x00000224
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCH_RO_ADDR	0x00000224
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCH__CORE4_PCH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCH__CORE4_PCH__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCL__ADDR	0x00000220
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCL__RO__ADDR	0x00000220
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCL_ADDR	0x00000220
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCL_RO_ADDR	0x00000220
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCL__CORE4_PCL__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE4_PCL__CORE4_PCL__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCH__ADDR	0x0000022C
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCH__RO__ADDR	0x0000022C
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCH_ADDR	0x0000022C
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCH_RO_ADDR	0x0000022C
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCH__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCH__CORE5_PCH__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCH__CORE5_PCH__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCL__ADDR	0x00000228
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCL__RO__ADDR	0x00000228
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCL_ADDR	0x00000228
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCL_RO_ADDR	0x00000228
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCL__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCL__CORE5_PCL__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_CORE5_PCL__CORE5_PCL__MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_MASK	0xFFFFFFFF
#define	CPU_SUBSYS_CTRL_CPU_EVENT_GEN_ADDR	0x000000AC
#define	CPU_SUBSYS_CTRL_CPU_EVENT_GEN_RW_ADDR	0x000000AC
#define	CPU_SUBSYS_CTRL_CPU_EVENT_GEN__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_EVENT_GEN__CPU_EVENTI_REQ__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_EVENT_GEN__CPU_EVENTI_REQ__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CPU_EVENT_GEN__CPU_EVNETO_ACK__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CPU_EVENT_GEN__CPU_EVNETO_ACK__MASK	0x00000010

#define	CPU_SUBSYS_CTRL_CPU_EVENT_ST_ADDR	0x000000B0
#define	CPU_SUBSYS_CTRL_CPU_EVENT_ST_RO_ADDR	0x000000B0
#define	CPU_SUBSYS_CTRL_CPU_EVENT_ST__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_EVENT_ST__CPU_EVENTI_ACK__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_EVENT_ST__CPU_EVENTI_ACK__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CPU_EVENT_ST__CPU_EVNETO_REQ__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CPU_EVENT_ST__CPU_EVNETO_REQ__MASK	0x00000010

#define	CPU_SUBSYS_CTRL__CPU_INNTER_ST__ADDR	0x00000230
#define	CPU_SUBSYS_CTRL__CPU_INNTER_ST__RO__ADDR	0x00000230
#define	CPU_SUBSYS_CTRL__CPU_INNTER_ST__DEF_VAL	0x00003F3F
#define	CPU_SUBSYS_CTRL_CPU_INNTER_ST_ADDR	0x00000230
#define	CPU_SUBSYS_CTRL_CPU_INNTER_ST_RO_ADDR	0x00000230
#define	CPU_SUBSYS_CTRL_CPU_INNTER_ST__DEF_VAL	0x00003F3F
#define	CPU_SUBSYS_CTRL__CPU_INNTER_ST__CPU_WFE__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CPU_INNTER_ST__CPU_WFE__MASK	0x00003F00
#define	CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_MASK	0x00003F00
#define	CPU_SUBSYS_CTRL__CPU_INNTER_ST__CPU_WFI__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CPU_INNTER_ST__CPU_WFI__MASK	0x0000003F
#define	CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_MASK	0x0000003F
#define	CPU_SUBSYS_CTRL_CRGREGEN0_ADDR	0x00000100
#define	CPU_SUBSYS_CTRL_CRGREGEN0_RW_ADDR	0x00000100
#define	CPU_SUBSYS_CTRL_CRGREGEN0__DEF_VAL	0x00002000
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE0_CLK_REG_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE0_CLK_REG_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE1_CLK_REG_EN__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE1_CLK_REG_EN__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE2_CLK_REG_EN__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE2_CLK_REG_EN__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE3_CLK_REG_EN__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE3_CLK_REG_EN__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE4_CLK_REG_EN__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE4_CLK_REG_EN__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE5_CLK_REG_EN__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CORE5_CLK_REG_EN__MASK	0x00000020
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_ACLK_REG_EN__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_ACLK_REG_EN__MASK	0x00000040
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_CS_CLK_REG_EN__OFFSET	0x00000007
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_CS_CLK_REG_EN__MASK	0x00000080
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_DAP_PCLK_REG_EN__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_DAP_PCLK_REG_EN__MASK	0x00000100
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_GIC_CLK_REG_EN__OFFSET	0x00000009
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_GIC_CLK_REG_EN__MASK	0x00000200
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_PERI_CLK_REG_EN__OFFSET	0x0000000A
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_PERI_CLK_REG_EN__MASK	0x00000400
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_SCLK_REG_EN__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_SCLK_REG_EN__MASK	0x00000800
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_SUBSYS_LPC_CLK_REG_EN__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPU_SUBSYS_LPC_CLK_REG_EN__MASK	0x00001000
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPUSYS_CFGNOC_MSTBUS_CLK_REG_EN__OFFSET	0x0000000D
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPUSYS_CFGNOC_MSTBUS_CLK_REG_EN__MASK	0x00002000
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPUSYS_NOC_MSTBUS_CLK_REG_EN__OFFSET	0x0000000E
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CPUSYS_NOC_MSTBUS_CLK_REG_EN__MASK	0x00004000
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CS_TOP_CLK_REG_EN__OFFSET	0x0000000F
#define	CPU_SUBSYS_CTRL__CRGREGEN0__CS_TOP_CLK_REG_EN__MASK	0x00008000

#define	CPU_SUBSYS_CTRL_CRGREGEN1_ADDR	0x00000108
#define	CPU_SUBSYS_CTRL_CRGREGEN1_RW_ADDR	0x00000108
#define	CPU_SUBSYS_CTRL_CRGREGEN1__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__CS_TOP_PCLK_REG_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__CS_TOP_PCLK_REG_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN1__CS_TOP_TRACEIN_CLK_REG_EN__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN1__CS_TOP_TRACEIN_CLK_REG_EN__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN1__DAP_PCLK_REG_EN__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN1__DAP_PCLK_REG_EN__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GENERIC_TIMER_CCLK_REG_EN__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GENERIC_TIMER_CCLK_REG_EN__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GENERIC_TIMER_CNT_CLK_REG_EN__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GENERIC_TIMER_CNT_CLK_REG_EN__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GENERIC_TIMER_PCLK_REG_EN__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GENERIC_TIMER_PCLK_REG_EN__MASK	0x00000020
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GIC_CLK_REG_EN__OFFSET	0x0000000A
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GIC_CLK_REG_EN__MASK	0x00000400
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_G2B_B_CLK_REG_EN__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_G2B_B_CLK_REG_EN__MASK	0x00000040
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_G2B_G_CLK_REG_EN__OFFSET	0x00000007
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_G2B_G_CLK_REG_EN__MASK	0x00000080
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_GEN_CLK_REG_EN__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_GEN_CLK_REG_EN__MASK	0x00000100
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_GEN_CNT_CLK_REG_EN__OFFSET	0x00000009
#define	CPU_SUBSYS_CTRL__CRGREGEN1__GTS_GEN_CNT_CLK_REG_EN__MASK	0x00000200
#define	CPU_SUBSYS_CTRL__CRGREGEN1__JOBSCH_CLK_REG_EN__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__CRGREGEN1__JOBSCH_CLK_REG_EN__MASK	0x00000800
#define	CPU_SUBSYS_CTRL_CRGREGEN1_JOBSCH_CLK_REG_EN_OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL_CRGREGEN1_JOBSCH_CLK_REG_EN_MASK	0x00000800
#define	CPU_SUBSYS_CTRL__CRGREGEN1__MBIST_CTL_PCLK_REG_EN__OFFSET	0x00000016
#define	CPU_SUBSYS_CTRL__CRGREGEN1__MBIST_CTL_PCLK_REG_EN__MASK	0x00400000
#define	CPU_SUBSYS_CTRL_CRGREGEN1_MBIST_CTL_PCLK_REG_EN_OFFSET	0x00000016
#define	CPU_SUBSYS_CTRL_CRGREGEN1_MBIST_CTL_PCLK_REG_EN_MASK	0x00400000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__SYSTIMER_CNT_CLK_REG_EN__OFFSET	0x00000015
#define	CPU_SUBSYS_CTRL__CRGREGEN1__SYSTIMER_CNT_CLK_REG_EN__MASK	0x00200000
#define	CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_OFFSET	0x00000015
#define	CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_MASK	0x00200000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__SYSTIMER_PCLK_REG_EN__OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL__CRGREGEN1__SYSTIMER_PCLK_REG_EN__MASK	0x00100000
#define	CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_MASK	0x00100000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U0_AXI_MONITOR_ACLK_REG_EN__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U0_AXI_MONITOR_ACLK_REG_EN__MASK	0x00001000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U0_AXI_MONITOR_CLK_REG_EN__OFFSET	0x0000000D
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U0_AXI_MONITOR_CLK_REG_EN__MASK	0x00002000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U1_AXI_MONITOR_ACLK_REG_EN__OFFSET	0x0000000E
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U1_AXI_MONITOR_ACLK_REG_EN__MASK	0x00004000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U1_AXI_MONITOR_CLK_REG_EN__OFFSET	0x0000000F
#define	CPU_SUBSYS_CTRL__CRGREGEN1__U1_AXI_MONITOR_CLK_REG_EN__MASK	0x00008000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART0_PCLK_REG_EN__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART0_PCLK_REG_EN__MASK	0x00010000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART0_UARTCLK_REG_EN__OFFSET	0x00000011
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART0_UARTCLK_REG_EN__MASK	0x00020000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART1_PCLK_REG_EN__OFFSET	0x00000012
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART1_PCLK_REG_EN__MASK	0x00040000
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART1_UARTCLK_REG_EN__OFFSET	0x00000013
#define	CPU_SUBSYS_CTRL__CRGREGEN1__UART1_UARTCLK_REG_EN__MASK	0x00080000

#define	CPU_SUBSYS_CTRL_CRGREGEN_ST0_ADDR	0x00000104
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST0_RO_ADDR	0x00000104
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST0__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE0_CLK_ST__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE0_CLK_ST__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE1_CLK_ST__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE1_CLK_ST__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE2_CLK_ST__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE2_CLK_ST__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE3_CLK_ST__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE3_CLK_ST__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE4_CLK_ST__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE4_CLK_ST__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE5_CLK_ST__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CORE5_CLK_ST__MASK	0x00000020
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_ACLK_ST__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_ACLK_ST__MASK	0x00000040
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_CS_CLK_ST__OFFSET	0x00000007
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_CS_CLK_ST__MASK	0x00000080
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_DAP_PCLK_ST__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_DAP_PCLK_ST__MASK	0x00000100
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_GIC_CLK_ST__OFFSET	0x00000009
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_GIC_CLK_ST__MASK	0x00000200
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_PERI_CLK_ST__OFFSET	0x0000000A
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_PERI_CLK_ST__MASK	0x00000400
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_SCLK_ST__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_SCLK_ST__MASK	0x00000800
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_SUBSYS_LPC_CLK_ST__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPU_SUBSYS_LPC_CLK_ST__MASK	0x00001000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPUSYS_CFGNOC_MSTBUS_CLK_ST__OFFSET	0x0000000D
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPUSYS_CFGNOC_MSTBUS_CLK_ST__MASK	0x00002000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPUSYS_NOC_MSTBUS_CLK_ST__OFFSET	0x0000000E
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CPUSYS_NOC_MSTBUS_CLK_ST__MASK	0x00004000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CS_TOP_CLK_ST__OFFSET	0x0000000F
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST0__CS_TOP_CLK_ST__MASK	0x00008000

#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_ADDR	0x0000010C
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_RO_ADDR	0x0000010C
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__CS_TOP_PCLK_ST__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__CS_TOP_PCLK_ST__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__CS_TOP_TRACEIN_CLK_ST__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__CS_TOP_TRACEIN_CLK_ST__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__DAP_PCLK_ST__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__DAP_PCLK_ST__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GENERIC_TIMER_CCLK_ST__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GENERIC_TIMER_CCLK_ST__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GENERIC_TIMER_CNT_CLK_ST__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GENERIC_TIMER_CNT_CLK_ST__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GENERIC_TIMER_PCLK_ST__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GENERIC_TIMER_PCLK_ST__MASK	0x00000020
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GIC_CLK_ST__OFFSET	0x0000000A
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GIC_CLK_ST__MASK	0x00000400
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_G2B_B_CLK_ST__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_G2B_B_CLK_ST__MASK	0x00000040
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_G2B_G_CLK_ST__OFFSET	0x00000007
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_G2B_G_CLK_ST__MASK	0x00000080
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_GEN_CLK_ST__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_GEN_CLK_ST__MASK	0x00000100
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_GEN_CNT_CLK_ST__OFFSET	0x00000009
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__GTS_GEN_CNT_CLK_ST__MASK	0x00000200
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__JOBSCH_CLK_ST__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__JOBSCH_CLK_ST__MASK	0x00000800
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_JOBSCH_CLK_ST_OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_JOBSCH_CLK_ST_MASK	0x00000800
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__MBIST_CTL_PCLK_ST__OFFSET	0x00000016
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__MBIST_CTL_PCLK_ST__MASK	0x00400000
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_MBIST_CTL_PCLK_ST_OFFSET	0x00000016
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_MBIST_CTL_PCLK_ST_MASK	0x00400000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__SYSTIMER_CNT_CLK_ST__OFFSET	0x00000015
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__SYSTIMER_CNT_CLK_ST__MASK	0x00200000
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_OFFSET	0x00000015
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_MASK	0x00200000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__SYSTIMER_PCLK_ST__OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__SYSTIMER_PCLK_ST__MASK	0x00100000
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_MASK	0x00100000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U0_AXI_MONITOR_ACLK_ST__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U0_AXI_MONITOR_ACLK_ST__MASK	0x00001000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U0_AXI_MONITOR_CLK_ST__OFFSET	0x0000000D
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U0_AXI_MONITOR_CLK_ST__MASK	0x00002000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U1_AXI_MONITOR_ACLK_ST__OFFSET	0x0000000E
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U1_AXI_MONITOR_ACLK_ST__MASK	0x00004000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U1_AXI_MONITOR_CLK_ST__OFFSET	0x0000000F
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__U1_AXI_MONITOR_CLK_ST__MASK	0x00008000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART0_PCLK_ST__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART0_PCLK_ST__MASK	0x00010000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART0_UARTCLK_ST__OFFSET	0x00000011
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART0_UARTCLK_ST__MASK	0x00020000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART1_PCLK_ST__OFFSET	0x00000012
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART1_PCLK_ST__MASK	0x00040000
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART1_UARTCLK_ST__OFFSET	0x00000013
#define	CPU_SUBSYS_CTRL__CRGREGEN_ST1__UART1_UARTCLK_ST__MASK	0x00080000

#define	CPU_SUBSYS_CTRL_DBGCONNECTED_ADDR	0x00000050
#define	CPU_SUBSYS_CTRL_DBGCONNECTED_RW_ADDR	0x00000050
#define	CPU_SUBSYS_CTRL_DBGCONNECTED__DEF_VAL	0x00000001
#define	CPU_SUBSYS_CTRL__DBGCONNECTED__DBGCONNECTED__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__DBGCONNECTED__DBGCONNECTED__MASK	0x00000001

#define	CPU_SUBSYS_CTRL_DEBUGEN_ADDR	0x00000064
#define	CPU_SUBSYS_CTRL_DEBUGEN_RW_ADDR	0x00000064
#define	CPU_SUBSYS_CTRL_DEBUGEN__DEF_VAL	0x0000000F
#define	CPU_SUBSYS_CTRL__DEBUGEN__DBGEN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__DEBUGEN__DBGEN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__DEBUGEN__NIDEN__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__DEBUGEN__NIDEN__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__DEBUGEN__SPIDEN__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__DEBUGEN__SPIDEN__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__DEBUGEN__SPNIDEN__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__DEBUGEN__SPNIDEN__MASK	0x00000008

#define	CPU_SUBSYS_CTRL_GICCDISABLE_ADDR	0x00000010
#define	CPU_SUBSYS_CTRL_GICCDISABLE_RW_ADDR	0x00000010
#define	CPU_SUBSYS_CTRL_GICCDISABLE__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__GICCDISABLE__GICCDISABLE__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__GICCDISABLE__GICCDISABLE__MASK	0x00000001

#define	CPU_SUBSYS_CTRL_LPCENABLE_ADDR	0x000000A8
#define	CPU_SUBSYS_CTRL_LPCENABLE_RW_ADDR	0x000000A8
#define	CPU_SUBSYS_CTRL_LPCENABLE__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__LPCENABLE__ATCLK_LPC_EN__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__LPCENABLE__ATCLK_LPC_EN__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__LPCENABLE__CS_STM_AXI_LPC_EN__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__LPCENABLE__CS_STM_AXI_LPC_EN__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__LPCENABLE__CS_STM_LPC_EN__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__LPCENABLE__CS_STM_LPC_EN__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__LPCENABLE__DBGCLK_LPC_EN__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__LPCENABLE__DBGCLK_LPC_EN__MASK	0x00000040
#define	CPU_SUBSYS_CTRL__LPCENABLE__GIC600_LPC_EN__OFFSET	0x00000007
#define	CPU_SUBSYS_CTRL__LPCENABLE__GIC600_LPC_EN__MASK	0x00000080
#define	CPU_SUBSYS_CTRL__LPCENABLE__GICCLK_LPC_EN__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__LPCENABLE__GICCLK_LPC_EN__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__LPCENABLE__PCLK_LPC_EN__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__LPCENABLE__PCLK_LPC_EN__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__LPCENABLE__SCLK_LPC_EN__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__LPCENABLE__SCLK_LPC_EN__MASK	0x00000020

#define	CPU_SUBSYS_CTRL_OTHERRSTCTRL_ADDR	0x00000074
#define	CPU_SUBSYS_CTRL_OTHERRSTCTRL_RW_ADDR	0x00000074
#define	CPU_SUBSYS_CTRL_OTHERRSTCTRL__DEF_VAL	0x1FFFFFFF
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON0_A_RESETN_I__OFFSET	0x00000010
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON0_A_RESETN_I__MASK	0x00010000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON0_RESETN_I__OFFSET	0x00000012
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON0_RESETN_I__MASK	0x00040000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON1_A_RESETN_I__OFFSET	0x00000011
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON1_A_RESETN_I__MASK	0x00020000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON1_RESETN_I__OFFSET	0x00000013
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__AXI_MON1_RESETN_I__MASK	0x00080000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPU_BW0_RESETN_I__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPU_BW0_RESETN_I__MASK	0x00000001
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPU_BW1_RESETN_I__OFFSET	0x00000001
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPU_BW1_RESETN_I__MASK	0x00000002
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_CFGNOC_MSTBUS_RESETN_I__OFFSET	0x00000018
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_CFGNOC_MSTBUS_RESETN_I__MASK	0x01000000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_CS_TOP_STMRESETN_I__OFFSET	0x00000019
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_CS_TOP_STMRESETN_I__MASK	0x02000000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_LPC_RESETN_I__OFFSET	0x00000015
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_LPC_RESETN_I__MASK	0x00200000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_NOC_MSTBUS_RESETN_I__OFFSET	0x00000017
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CPUSYS_NOC_MSTBUS_RESETN_I__MASK	0x00800000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CS_TOP_PRESETN_I__OFFSET	0x0000000F
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CS_TOP_PRESETN_I__MASK	0x00008000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CS_TOP_RESETN_I__OFFSET	0x0000000D
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CS_TOP_RESETN_I__MASK	0x00002000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CS_TOP_TRACE_RESETN_I__OFFSET	0x0000000E
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__CS_TOP_TRACE_RESETN_I__MASK	0x00004000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GIC_RESETN_I__OFFSET	0x00000014
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GIC_RESETN_I__MASK	0x00100000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GT_C_RESETN_I__OFFSET	0x0000000B
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GT_C_RESETN_I__MASK	0x00000800
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GT_CNT_RESETN_I__OFFSET	0x0000000C
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GT_CNT_RESETN_I__MASK	0x00001000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GT_P_RESETN_I__OFFSET	0x0000000A
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GT_P_RESETN_I__MASK	0x00000400
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_G2B_B_RESETN_I__OFFSET	0x00000007
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_G2B_B_RESETN_I__MASK	0x00000080
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_G2B_G_RESETN_I__OFFSET	0x00000006
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_G2B_G_RESETN_I__MASK	0x00000040
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_GEN_C_RESETN_I__OFFSET	0x00000008
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_GEN_C_RESETN_I__MASK	0x00000100
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_GEN_RESETN_I__OFFSET	0x00000009
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__GTS_GEN_RESETN_I__MASK	0x00000200
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__JOBSCHEDULER_RESETN_I__OFFSET	0x00000016
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__JOBSCHEDULER_RESETN_I__MASK	0x00400000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__MBIST_CTL_PRESETN_I__OFFSET	0x0000001C
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__MBIST_CTL_PRESETN_I__MASK	0x10000000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__SYSTIMER_CNT_RESETN_I__OFFSET	0x0000001B
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__SYSTIMER_CNT_RESETN_I__MASK	0x08000000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__SYSTIMER_PRESETN_I__OFFSET	0x0000001A
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__SYSTIMER_PRESETN_I__MASK	0x04000000
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART0_PRESETN_I__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART0_PRESETN_I__MASK	0x00000004
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART0_UARTRESETN_I__OFFSET	0x00000003
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART0_UARTRESETN_I__MASK	0x00000008
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART1_PRESETN_I__OFFSET	0x00000004
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART1_PRESETN_I__MASK	0x00000010
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART1_UARTRESETN_I__OFFSET	0x00000005
#define	CPU_SUBSYS_CTRL__OTHERRSTCTRL__UART1_UARTRESETN_I__MASK	0x00000020

#define	CPU_SUBSYS_CTRL_RVBARADDR0H_ADDR	0x0000001C
#define	CPU_SUBSYS_CTRL_RVBARADDR0H_RW_ADDR	0x0000001C
#define	CPU_SUBSYS_CTRL_RVBARADDR0H__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR0H__RVBARADDR0H__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR0H__RVBARADDR0H__MASK	0x000000FF

#define	CPU_SUBSYS_CTRL_RVBARADDR0L_ADDR	0x00000018
#define	CPU_SUBSYS_CTRL_RVBARADDR0L_RW_ADDR	0x00000018
#define	CPU_SUBSYS_CTRL_RVBARADDR0L__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR0L__RVBARADDR0L__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__RVBARADDR0L__RVBARADDR0L__MASK	0xFFFFFFFC

#define	CPU_SUBSYS_CTRL_RVBARADDR1H_ADDR	0x00000024
#define	CPU_SUBSYS_CTRL_RVBARADDR1H_RW_ADDR	0x00000024
#define	CPU_SUBSYS_CTRL_RVBARADDR1H__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR1H__RVBARADDR1H__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR1H__RVBARADDR1H__MASK	0x000000FF

#define	CPU_SUBSYS_CTRL_RVBARADDR1L_ADDR	0x00000020
#define	CPU_SUBSYS_CTRL_RVBARADDR1L_RW_ADDR	0x00000020
#define	CPU_SUBSYS_CTRL_RVBARADDR1L__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR1L__RVBARADDR1L__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__RVBARADDR1L__RVBARADDR1L__MASK	0xFFFFFFFC

#define	CPU_SUBSYS_CTRL_RVBARADDR2H_ADDR	0x0000002C
#define	CPU_SUBSYS_CTRL_RVBARADDR2H_RW_ADDR	0x0000002C
#define	CPU_SUBSYS_CTRL_RVBARADDR2H__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR2H__RVBARADDR2H__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR2H__RVBARADDR2H__MASK	0x000000FF

#define	CPU_SUBSYS_CTRL_RVBARADDR2L_ADDR	0x00000028
#define	CPU_SUBSYS_CTRL_RVBARADDR2L_RW_ADDR	0x00000028
#define	CPU_SUBSYS_CTRL_RVBARADDR2L__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR2L__RVBARADDR2L__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__RVBARADDR2L__RVBARADDR2L__MASK	0xFFFFFFFC

#define	CPU_SUBSYS_CTRL_RVBARADDR3H_ADDR	0x00000034
#define	CPU_SUBSYS_CTRL_RVBARADDR3H_RW_ADDR	0x00000034
#define	CPU_SUBSYS_CTRL_RVBARADDR3H__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR3H__RVBARADDR3H__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR3H__RVBARADDR3H__MASK	0x000000FF

#define	CPU_SUBSYS_CTRL_RVBARADDR3L_ADDR	0x00000030
#define	CPU_SUBSYS_CTRL_RVBARADDR3L_RW_ADDR	0x00000030
#define	CPU_SUBSYS_CTRL_RVBARADDR3L__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR3L__RVBARADDR3L__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__RVBARADDR3L__RVBARADDR3L__MASK	0xFFFFFFFC

#define	CPU_SUBSYS_CTRL_RVBARADDR4H_ADDR	0x0000003C
#define	CPU_SUBSYS_CTRL_RVBARADDR4H_RW_ADDR	0x0000003C
#define	CPU_SUBSYS_CTRL_RVBARADDR4H__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR4H__RVBARADDR4H__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR4H__RVBARADDR4H__MASK	0x000000FF

#define	CPU_SUBSYS_CTRL_RVBARADDR4L_ADDR	0x00000038
#define	CPU_SUBSYS_CTRL_RVBARADDR4L_RW_ADDR	0x00000038
#define	CPU_SUBSYS_CTRL_RVBARADDR4L__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR4L__RVBARADDR4L__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__RVBARADDR4L__RVBARADDR4L__MASK	0xFFFFFFFC

#define	CPU_SUBSYS_CTRL_RVBARADDR5H_ADDR	0x0000004C
#define	CPU_SUBSYS_CTRL_RVBARADDR5H_RW_ADDR	0x0000004C
#define	CPU_SUBSYS_CTRL_RVBARADDR5H__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR5H__RVBARADDR5H__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR5H__RVBARADDR5H__MASK	0x000000FF

#define	CPU_SUBSYS_CTRL_RVBARADDR5L_ADDR	0x00000040
#define	CPU_SUBSYS_CTRL_RVBARADDR5L_RW_ADDR	0x00000040
#define	CPU_SUBSYS_CTRL_RVBARADDR5L__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__RVBARADDR5L__RVBARADDR5L__OFFSET	0x00000002
#define	CPU_SUBSYS_CTRL__RVBARADDR5L__RVBARADDR5L__MASK	0xFFFFFFFC

#define	CPU_SUBSYS_CTRL__SYS_TIME_CFG__ADDR	0x0000011C
#define	CPU_SUBSYS_CTRL__SYS_TIME_CFG__RW__ADDR	0x0000011C
#define	CPU_SUBSYS_CTRL__SYS_TIME_CFG__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL_SYS_TIME_CFG_ADDR	0x0000011C
#define	CPU_SUBSYS_CTRL_SYS_TIME_CFG_RW_ADDR	0x0000011C
#define	CPU_SUBSYS_CTRL_SYS_TIME_CFG__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__SYS_TIME_CFG__SYS_TIMER_HALTON__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__SYS_TIME_CFG__SYS_TIMER_HALTON__MASK	0x00000001
#define	CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_MASK	0x00000001
#define	CPU_SUBSYS_CTRL_TARGETID_ADDR	0x00000098
#define	CPU_SUBSYS_CTRL_TARGETID_RW_ADDR	0x00000098
#define	CPU_SUBSYS_CTRL_TARGETID__DEF_VAL	0x0000FFFF
#define	CPU_SUBSYS_CTRL__TARGETID__CS_TARGETID__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__TARGETID__CS_TARGETID__MASK	0xFFFFFFFF

#define	CPU_SUBSYS_CTRL_TPIU_ADDR	0x00000094
#define	CPU_SUBSYS_CTRL_TPIU_RW_ADDR	0x00000094
#define	CPU_SUBSYS_CTRL_TPIU__DEF_VAL	0x0000000F
#define	CPU_SUBSYS_CTRL__TPIU__TPIU_TPMAXDATASIZE__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__TPIU__TPIU_TPMAXDATASIZE__MASK	0x0000001F

#define	CPU_SUBSYS_CTRL_VINITHI_ADDR	0x00000014
#define	CPU_SUBSYS_CTRL_VINITHI_RW_ADDR	0x00000014
#define	CPU_SUBSYS_CTRL_VINITHI__DEF_VAL	0x00000000
#define	CPU_SUBSYS_CTRL__VINITHI__VINITHI__OFFSET	0x00000000
#define	CPU_SUBSYS_CTRL__VINITHI__VINITHI__MASK	0x0000003F

#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_ADDR	0x00000280
# define CLUSTER_CACHE_M0_BYP_VAL			0xff00ff
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_ADDR	0x00000284
# define CLUSTER_AWCACHE_M0_NON_ALLOCATE		0xffff2222
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_ADDR	0x00000288
# define CLUSTER_ARCACHE_M0_NON_ALLOCATE		0xffff2222

#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_ADDR	0x00000380
# define CLUSTER_CACHE_M1_BYP_VAL			0xff00ff
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_ADDR	0x00000384
# define CLUSTER_AWCACHE_M1_NON_ALLOCATE		0xffff2222
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_ADDR	0x00000388
# define CLUSTER_ARCACHE_M1_NON_ALLOCATE		0xffff2222

/* export the reg name */
#define RVBADDR0_H		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR0H_RW_ADDR) 
#define RVBADDR0_L		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR0L_RW_ADDR)
#define RVBADDR1_H		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR1H_RW_ADDR)
#define RVBADDR1_L		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR1L_RW_ADDR)
#define RVBADDR2_H		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR2H_RW_ADDR)
#define RVBADDR2_L		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR2L_RW_ADDR)
#define RVBADDR3_H		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR3H_RW_ADDR) 
#define RVBADDR3_L		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR3L_RW_ADDR)
#define RVBADDR4_H		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR4H_RW_ADDR) 
#define RVBADDR4_L		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR4L_RW_ADDR)
#define RVBADDR5_H		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR5H_RW_ADDR) 
#define RVBADDR5_L		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR5L_RW_ADDR)
#define ASTARTMP_ADDR		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_ASTARTMP_RW_ADDR) 
#define AENDMP_ADDR		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_AENDMP_RW_ADDR)
#define COREINSTRRET		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_COREINSTRRET_RO_ADDR)
#define COREINSTRRUN		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_COREINSTRRUN_RO_ADDR)
#define CRGREGEN0_ADDR		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CRGREGEN0_RW_ADDR)
#define CRGREGEN1_ADDR		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CRGREGEN1_RW_ADDR)
#define RSTCTRL_ADDR		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CPURSTCTRL_RW_ADDR)
#define OTHER_RSTCTRL_ADDR	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_OTHERRSTCTRL_RW_ADDR)
#define BUSRSTCTRL_ADDR		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_BUSRSTCTRL_RW_ADDR)

#define CORE0CLKCTRL_ADDR        (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CORE0CLKCTRL_RW_ADDR)
#define CORE1CLKCTRL_ADDR        (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CORE1CLKCTRL_RW_ADDR)
#define CORE2CLKCTRL_ADDR        (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CORE2CLKCTRL_RW_ADDR)
#define CORE3CLKCTRL_ADDR        (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CORE3CLKCTRL_RW_ADDR)
#define CORE4CLKCTRL_ADDR        (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CORE4CLKCTRL_RW_ADDR)
#define CORE5CLKCTRL_ADDR        (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CORE5CLKCTRL_RW_ADDR)
#define LPCENABLE_ADDR           (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_LPCENABLE_RW_ADDR)

#define CLUSTER_CACHE_M0_BYP	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_ADDR)
#define CLUSTER_AWCACHE_M0	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_ADDR)
#define CLUSTER_ARCACHE_M0	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_ADDR)

#define CLUSTER_CACHE_M1_BYP	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_ADDR)
#define CLUSTER_AWCACHE_M1	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_ADDR)
#define CLUSTER_ARCACHE_M1	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_ADDR)
#endif
