// Seed: 4263377979
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6,
    output wire id_7
    , id_11,
    output tri1 id_8,
    output wire id_9
);
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    output tri1 id_7
);
  assign id_7 = 1 == id_3;
  module_0(
      id_2, id_2, id_5, id_0, id_6, id_6, id_5, id_2, id_7, id_2
  );
endmodule
