var group__pwrseq__registers =
[
    [ "Register Offsets", "group__PWRSEQ__Register__Offsets.html", "group__PWRSEQ__Register__Offsets" ],
    [ "PWRSEQ_LP_CTRL", "group__PWRSEQ__LP__CTRL.html", "group__PWRSEQ__LP__CTRL" ],
    [ "PWRSEQ_LP_WAKEFL", "group__PWRSEQ__LP__WAKEFL.html", "group__PWRSEQ__LP__WAKEFL" ],
    [ "PWRSEQ_LPWK_EN", "group__PWRSEQ__LPWK__EN.html", "group__PWRSEQ__LPWK__EN" ],
    [ "PWRSEQ_LPMEMSD", "group__PWRSEQ__LPMEMSD.html", "group__PWRSEQ__LPMEMSD" ],
    [ "mxc_pwrseq_regs_t", "structmxc__pwrseq__regs__t.html", [
      [ "lp_ctrl", "structmxc__pwrseq__regs__t.html#affeadadcf3b9f11e60ed2b7ef9acd28d", null ],
      [ "lp_wakefl", "structmxc__pwrseq__regs__t.html#a984f8652d4b1aca3ab38c8488c1d9d6d", null ],
      [ "lpwk_en", "structmxc__pwrseq__regs__t.html#a17b2addf3dca4710cdb45034844707ae", null ],
      [ "rsv_0xc_0x3f", "structmxc__pwrseq__regs__t.html#aa85a693aefa5308b45ef376b584e3002", null ],
      [ "lpmemsd", "structmxc__pwrseq__regs__t.html#a04874b86ca61cac518d93937357222ea", null ]
    ] ]
];