The above is the code for FIFO of depth 16.
This is the netlist to the same (generic gate) done using yosys.

<img width="1468" alt="Screenshot 2024-11-17 at 12 46 07â€¯AM" src="https://github.com/user-attachments/assets/6a23c46e-d157-4255-98fd-daedab8c00a2">

This is technology mapped netlist done using yosys and 45 nm cmos pdk.

