============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:39:40 pm
  Module:                 carry_select_adder
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[21]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    2107         -  
      Drv Adjust:+       0         0  
         Arrival:=    2107            
                                      
   Required Time:=    2107            
       Data Path:-    2107            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2107            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  B[21]                                                    -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g302/X                                                   -       A->X  F     sky130_fd_sc_hd__buf_1         6 21.1   136   400     400    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g2__9315/X    -       B->X  F     sky130_fd_sc_hd__or2_4         1  9.7    55   271     671    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g124__7482/Y  -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    74     745    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g122__1881/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    44    50     795    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g124__2346/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    59     854    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g122__9945/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     904    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g124__5107/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    56     961    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g122__5477/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    39    51    1012    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g124__3680/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    57    1069    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g122__5526/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.2    39    52    1120    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g124__7098/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    57    1177    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g122__5122/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    39    51    1228    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g124__6161/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    57    1285    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g122__7482/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51    1336    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g124__7410/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    57    1393    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g122__2346/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51    1444    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g124__4319/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1501    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g122__5107/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1551    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g125__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57    1608    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g123__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 14.4    45    54    1662    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g125__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    60    1721    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g123__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 11.9    42    50    1772    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g16/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1  5.9    30    45    1816    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g15/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    35    41    1857    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g13/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 10.1    73    69    1926    (-,-) 
  g904/Y                                                   -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.6    52    65    1992    (-,-) 
  g902/Y                                                   -       B->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   108   115    2106    (-,-) 
  S[31]                                                    <<<     -     R     (port)                         -    -     -     0    2107    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

