verilog xil_defaultlib --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/ec67/hdl" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/00a3/hdl" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ip/design_mlp_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ip/design_mlp_zynq_ultra_ps_e_0_0" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/979d/hdl/verilog" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_mlp/ip/design_mlp_zynq_ultra_ps_e_0_0/sim/design_mlp_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_mlp/ip/design_mlp_xbar_0/sim/design_mlp_xbar_0.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_BiasesHidden1.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_BiasesHidden2.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_BiasesOut.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_hiddenlayer1.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_hiddenlayer2.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_WeightHidden1.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_WeightHidden2.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/MLP_WeightOut.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_CONTROL_BUS_s_axi.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_dadd_hbi.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_ddiv_ibs.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_dexp_jbC.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_fadd_bkb.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_fcmp_g8j.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_fmul_cud.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_fpextfYi.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_fptrueOg.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_pixels.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP_sitofdEe.v" \
"../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/d475/hdl/verilog/Wrapped_MLP.v" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_0/sim/bd_bbf8_one_0.v" \

sv xil_defaultlib --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/ec67/hdl" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/00a3/hdl" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ip/design_mlp_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ip/design_mlp_zynq_ultra_ps_e_0_0" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/979d/hdl/verilog" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_2/sim/bd_bbf8_s00mmu_0.sv" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_3/sim/bd_bbf8_s00tr_0.sv" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_4/sim/bd_bbf8_s00sic_0.sv" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_5/sim/bd_bbf8_s00a2s_0.sv" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_6/sim/bd_bbf8_sarn_0.sv" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_7/sim/bd_bbf8_srn_0.sv" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_8/sim/bd_bbf8_m00s2a_0.sv" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/ip/ip_9/sim/bd_bbf8_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/ec67/hdl" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/00a3/hdl" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ip/design_mlp_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ip/design_mlp_zynq_ultra_ps_e_0_0" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/979d/hdl/verilog" --include "../../../../mlp.srcs/sources_1/bd/design_mlp/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/bd_0/sim/bd_bbf8.v" \
"../../../bd/design_mlp/ip/design_mlp_axi_smc_0/sim/design_mlp_axi_smc_0.v" \
"../../../bd/design_mlp/ip/design_mlp_auto_ds_0/sim/design_mlp_auto_ds_0.v" \
"../../../bd/design_mlp/ip/design_mlp_auto_pc_0/sim/design_mlp_auto_pc_0.v" \
"../../../bd/design_mlp/ip/design_mlp_auto_ds_1/sim/design_mlp_auto_ds_1.v" \
"../../../bd/design_mlp/ip/design_mlp_auto_pc_1/sim/design_mlp_auto_pc_1.v" \
"../../../bd/design_mlp/sim/design_mlp.v" \

verilog xil_defaultlib "glbl.v"

nosort
