# mixsignalfpga
Mixed Signal SoC (RISC-V based Core + PLL) on FPGA
