[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS51200DRC production of TEXAS INSTRUMENTS from the text:2\n3\n4\n51\n9\n8\n7\n610\nTPS51200REFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUT3.3 V IN\nPGOOD\nSLP_S3\nVTTREFVLDOIN\nVTTVDDQ\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nTPS51200 SinkandSource DDRTermination Regulator\n11Features\n1•Input Voltage: Supports 2.5-V Railand3.3-V Rail\n•VLDOIN Voltage Range: 1.1Vto3.5V\n•Sink andSource Termination Regulator Includes\nDroop Compensation\n•Requires Minimum Output Capacitance of20-μF\n(Typically 3×10-μFMLCCs) forMemory\nTermination Applications (DDR)\n•PGOOD toMonitor Output Regulation\n•ENInput\n•REFIN Input Allows forFlexible Input Tracking\nEither Directly orThrough Resistor Divider\n•Remote Sensing (VOSNS)\n•±10-mA Buffered Reference (REFOUT)\n•Built-in Soft Start, UVLO, andOCL\n•Thermal Shutdown\n•Supports DDR, DDR2, DDR3, DDR3L, Low-\nPower DDR3, andDDR4 VTT Applications\n•10-Pin VSON Package With Thermal Pad\n2Applications\n•Memory Termination Regulator forDDR, DDR2,\nDDR3, DDR3L, Low-Power DDR3 andDDR4\n•Notebooks, Desktops, andServers\n•Telecom andDatacom\n•Base Stations\n•LCD-TVs andPDP-TVs\n•Copiers andPrinters\n•Set-Top Boxes3Description\nThe TPS51200 device isasink and source double\ndata rate (DDR) termination regulator specifically\ndesigned forlow input voltage, low-cost, low-noise\nsystems where space isakeyconsideration.\nThe TPS51200 maintains afast transient response\nand requires aminimum output capacitance ofonly\n20μF.The TPS51200 supports aremote sensing\nfunction andallpower requirements forDDR, DDR2,\nDDR3, DDR3L, Low-Power DDR3 and DDR4 VTT\nbustermination.\nInaddition, theTPS51200 provides anopen-drain\nPGOOD signal tomonitor theoutput regulation and\nanENsignal that can beused todischarge VTT\nduring S3(suspend toRAM) forDDR applications.\nThe TPS51200 isavailable inthethermally efficient\n10-pin VSON thermal padpackage, andisrated both\nGreen and Pb-free. Itisspecified from –40°Cto\n+85°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS51200 VSON (10) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified DDR Application\n2TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 6\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 11\n7.3 Feature Description ................................................. 11\n7.4 Device Functional Modes ........................................ 178Application andImplementation ........................ 18\n8.1 Application Information ............................................ 18\n8.2 Typical Application ................................................. 18\n8.3 System Examples ................................................... 21\n9Power Supply Recommendations ...................... 27\n10Layout ................................................................... 27\n10.1 Layout Guidelines ................................................. 27\n10.2 Layout Example .................................................... 28\n10.3 Thermal Design Considerations ............................ 28\n11Device andDocumentation Support ................. 30\n11.1 Device Support ...................................................... 30\n11.2 Documentation Support ....................................... 30\n11.3 Community Resources .......................................... 30\n11.4 Trademarks ........................................................... 30\n11.5 Electrostatic Discharge Caution ............................ 30\n11.6 Glossary ................................................................ 30\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 30\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(November 2016) toRevision D Page\n•Added "keep total REFOUT capacitance below 0.47μF"inPinFunctions table ................................................................. 4\nChanges from Revision B(September 2016) toRevision C Page\n•Added references toDDR3L DRAM technology throughout .................................................................................................. 1\n•Added DDR3L testconditions toOutput DCvoltage, VOandREFOUT specification .......................................................... 6\n•Added Figure 4....................................................................................................................................................................... 8\n•Added Figure 9....................................................................................................................................................................... 9\n•Updated Figure 16toinclude DDR3L data .......................................................................................................................... 10\nChanges from Revision A(September 2015) toRevision B Page\n•Changed "–10mA<IREFOUT <10mA"to"–1mA<IREFOUT <1mA"inalltestconditions fortheREFOUT voltage\ntolerance toVREFIN specification ............................................................................................................................................. 7\n•Changed allMIN andMAX values from "15"to"12"foralltestconditions fortheREFOUT voltage tolerance to\nVREFIN specification ................................................................................................................................................................. 7\n•Updated Figure 19............................................................................................................................................................... 12\n•Added REFOUT (VREF)Consideration forDDR2 Applications section................................................................................. 16\n•Updated Figure 28andTable 3............................................................................................................................................ 21\n•Added clarity toLayout Guidelines section. ......................................................................................................................... 27\nChanges from Original (February 2008) toRevision A Page\n•Added PinConfiguration andFunctions section, ESD Rating table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section. .............................. 1\n•Changed “PowerPAD ”references to“thermal pad”throughout ............................................................................................. 4\n3TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated•Deleted Dissipation Ratings table .......................................................................................................................................... 5\nREFIN 1\n2\n3\n4\n5VLDOIN\nVO\nPGND\nVOSNS10\n9\n8\n7\n6VIN\nPGOOD\nGND\nEN\nREFOUTThermal \nPad\n4TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated(1) I=Input, O=Output ,G=Ground\n(2) Thermal padconnection. See Figure 35intheThermal Design Considerations section foradditional information.5PinConfiguration andFunctions\nDRC Package\n10-Pin VSON\nTopView\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\nEN 7 IForDDR VTT application, connect ENtoSLP_S3. Foranyother application, usetheENpinastheON/OFF\nfunction.\nGND 8 G Signal ground.\nPGND(2)4 G Power ground fortheLDO.\nPGOOD 9 O Open-drain, power-good indicator.\nREFIN 1 I Reference input.\nREFOUT 6 OReference output. Connect toGND through 0.1-μFceramic capacitor. Ifthere isaREFOUT capacitors atDDR\nside, keep total capacitance onREFOUT pinbelow 0.47μF.TheREFOUT pincannotbeopen.\nVIN 10 I 2.5-V or3.3-V power supply. Aceramic decoupling capacitor with avalue between 1-μFand4.7-μFisrequired.\nVLDOIN 2 I Supply voltage fortheLDO.\nVO 3 O Power output fortheLDO.\nVOSNS 5 I Voltage sense input fortheLDO. Connect topositive terminal oftheoutput capacitor ortheload.\n5TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tothenetwork ground terminal unless otherwise noted.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltage(2)REFIN, VIN, VLDOIN, VOSNS –0.3 3.6\nV EN –0.3 6.5\nPGND toGND –0.3 0.3\nOutput voltage(2)REFOUT, VO –0.3 3.6\nV\nPGOOD –0.3 6.5\nOperating junction temperature, TJ –40 150 °C\nStorage temperature, Tstg –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nSupply voltages VIN 2.375 3.500 V\nVoltageEN,VLDOIN, VOSNS –0.1 3.5\nVREFIN 0.5 1.8\nPGOOD, VO –0.1 3.5\nREFOUT –0.1 1.8\nPGND –0.1 0.1\nOperating free-air temperature, TA –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)TPS51200\nUNIT DRC (VSON)\n10PINS\nRθJA Junction-to-ambient thermal resistance 55.6 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 84.6 °C/W\nRθJB Junction-to-board thermal resistance 30.0 °C/W\nψJT Junction-to-top characterization parameter 5.5 °C/W\nψJB Junction-to-board characterization parameter 30.1 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 10.9 °C/W\n6TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated(1) Ensured bydesign. Notproduction tested.6.5 Electrical Characteristics\nOver recommended free-air temperature range, VVIN=3.3V,VVLDOIN =1.8V,VREFIN =0.9V,VVOSNS =0.9V,VEN=VVIN,COUT\n=3×10μFandcircuit shown inFigure 24.(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY CURRENT\nIIN Supply current TA=25°C,VEN=3.3V,NoLoad 0.7 1 mA\nIIN(SDN) Shutdown currentTA=25°C,VEN=0V,VREFIN =0,\nNoLoad65 80\nμA\nTA=25°C,VEN=0V,VREFIN >0.4V,No\nLoad200 400\nILDOIN Supply current ofVLDOIN TA=25°C,VEN=3.3V,NoLoad 1 50 μA\nILDOIN(SDN) Shutdown current ofVLDOIN TA=25°C,VEN=0V,NoLoad 0.1 50 μA\nINPUT CURRENT\nIREFIN Input current, REFIN VEN=3.3V 1μA\nVOOUTPUT\nVVOSNS Output DCvoltage, VOVREFOUT =1.25 V(DDR1), IO=0A1.25 V\n–15 15 mV\nVREFOUT =0.9V(DDR2), IO=0A0.9 V\n–15 15 mV\nVREFOUT =0.75 V(DDR3), IO=0A0.75 V\n–15 15 mV\nVREFOUT =0.675 V(DDR3L), IO=0A0.675 V\n–15 15 mV\nVREFOUT =0.6V(DDR4), IO=0A0.6 V\n–15 15 mV\nVVOTOL Output voltage tolerance toREFOUT –2A<IVO<2A –25 25 mV\nIVOSRCL VOsource current LimitWith reference toREFOUT,\nVOSNS =90% ×VREFOUT3 4.5 A\nIVOSNCL VOsink current LimitWith reference toREFOUT,\nVOSNS =110% ×VREFOUT3.5 5.5 A\nIDSCHRG Discharge current, VOVREFIN =0V,VVO=0.3V,VEN=0V,TA\n=25°C18 25 Ω\nPOWERGOOD COMPARATOR\nVTH(PG) VOPGOOD thresholdPGOOD window lower threshold with\nrespect toREFOUT–23.5% –20% –17.5%\nPGOOD window upper threshold with\nrespect toREFOUT17.5% 20% 23.5%\nPGOOD hysteresis 5%\ntPGSTUPDLY PGOOD start-up delayStart-up rising edge, VOSNS within 15%\nofREFOUT2 ms\nVPGOODLOW Output lowvoltage ISINK=4mA 0.4 V\ntPBADDLY PGOOD baddelayVOSNS isoutside ofthe±20% PGOOD\nwindow10 μs\nIPGOODLK Leakage current(1) VOSNS =VREFIN (PGOOD high\nimpedance), VPGOOD =VVIN+0.2V1μA\nREFIN AND REFOUT\nVREFIN REFIN voltage range 0.5 1.8 V\nVREFINUVLO REFIN undervoltage lockout REFIN rising 360 390 420 mV\nVREFINUVHYSREFIN undervoltage lockout\nhysteresis20 mV\nVREFOUT REFOUT voltage REFIN V\n7TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nOver recommended free-air temperature range, VVIN=3.3V,VVLDOIN =1.8V,VREFIN =0.9V,VVOSNS =0.9V,VEN=VVIN,COUT\n=3×10μFandcircuit shown inFigure 24.(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVREFOUTTOL REFOUT voltage tolerance toVREFIN–1mA<IREFOUT <1mA,\nVREFIN =1.25 V–12 12\nmV–1mA<IREFOUT <1mA,\nVREFIN =0.9V–12 12\n–1mA<IREFOUT <1mA,\nVREFIN =0.75 V–12 12\n–1mA<IREFOUT <1mA,\nVREFIN =0.675 V–12 12\n–1mA<IREFOUT <1mA,\nVREFIN =0.6V–12 12\nIREFOUTSRCL REFOUT source current limit VREFOUT =0V 10 40 mA\nIREFOUTSNCL REFOUT sink current limit VREFOUT =0V 10 40 mA\nUVLO AND ENLOGIC THRESHOLD\nVVINUVVIN UVLO thresholdWake up,TA=25°C 2.2 2.3 2.375 V\nHysteresis 50 mV\nVENIH High-level input voltage Enable 1.7\nV VENIL Low-level input voltage Enable 0.3\nVENYST Hysteresis voltage Enable 0.5\nIENLEAK Logic input leakage current EN,TA=25°C –1 1μA\nTHERMAL SHUTDOWN\nTSON Thermal shutdown threshold(1)Shutdown temperature 150\n°C\nHysteresis 25\n1 ±2±1 0 ±3\nOutput Current (A)550570590610630650670Output Voltage (mV)\n3 20°C\n25°C\n85°C± 40°CTA\n1 ±2±1 0 ±3\nOutput Current (A)0.90.951.051.11.21.251.3Output Voltage (V)\n3 21.15\n1\n0°C\n25°C\n85°C± 40°CTA\n1 ±2±1 0 ±3\nOutput Current (A)700710730740760780790Output Voltage (mV)\n3 20°C\n25°C\n85°C± 40°CTA\n770\n750\n720\nOutput Current (A)±3±2±1 0 1 2640650660670680690700710720Output Voltage (mV)\n3TA\n±40°C\n0°C\n25°C\n85°C\n1 ±2±1 0 ±3\nOutput Current (A)1.181.21.221.241.261.281.3Output Voltage (V)\n3 20°C\n25°C\n85°C± 40°CTA\n1 ±2±1 0 ±3\nOutput Current (A)880890900910920930940Output Voltage (mV)\n3 20°C\n25°C\n85°C± 40°CTA\n870\n8TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated6.6 Typical Characteristics\n3×10-µFMLCCs (0805) areused ontheoutput\nVVIN=3.3V DDR\nFigure 1.Load RegulationVVIN=3.3V DDR2\nFigure 2.Load Regulation\nVVIN=3.3V DDR3\nFigure 3.Load RegulationVVIN=3.3V DDR3L\nFigure 4.Load Regulation\nVVIN=3.3V LPDDR3 orDDR4\nFigure 5.Load RegulationVVIN=2.5V DDR\nFigure 6.Load Regulation\n5 ±10±5 0 ±15\nREFOUT Output Current (mA)1.2471.2491.251.2521.2541.255Output Voltage (V)\n15 101.2481.2511.25325°C\n85°C± 40°CTA\n5 ±10±5 0 ±15\nREFOUT Output Current (mA)897899900902904905Output Voltage (mV)\n15 1089890190325°C\n85°C± 40°CTA\n1 ±2±1 0 ±3\nOutput Current (A)500550600650700750Output Voltage (mV)\n3 20°C\n25°C\n85°C± 40°CTA\nOutput Current (A)±3±2±1 0 1 2620630640650660670680690700710720\nTA\n±40°C\n0°C\n25°C\n85°C\n3Output Voltage (mV)\n1 ±2±1 0 ±3\nOutput Current (A)0.80.750.80.850.951Output Voltage (V)\n3 20.9\n0°C\n25°C\n85°C± 40°CTA\n1 ±2±1 0 ±3\nOutput Current (A)650675700725825800Output Voltage (mV)\n3 27500°C\n25°C\n85°C± 40°CTA\n9TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\n3×10-µFMLCCs (0805) areused ontheoutput\nVVIN=2.5V DDR2\nFigure 7.Load RegulationVVIN=2.5V DDR3\nFigure 8.Load Regulation\nVVIN=2.5V DDR3L\nFigure 9.Load RegulationVVIN=2.5V LPDDR3 orDDR4\nFigure 10.Load Regulation\nDDR\nFigure 11.REFOUT Load RegulationDDR2\nFigure 12.REFOUT Load Regulation\n60\n50\n30\n20\n10\n0\n±10\n±20\n±30\n1 k 100 k 10 M\nFrequency (Hz)Gain (dB)\nPhase (°)\n10 k 1 MGain\nPhase200\n150\n100\n50\n0\n±50\n±100\n±150\n±20040\n60\n50\n30\n20\n10\n0\n±10\n±20\n±30\n1 k 100 k 10 M\nFrequency (Hz)\nGain (dB)Phase (°)\n10 k 1 MGain\nPhase200\n150\n100\n50\n0\n±50\n±100\n±150\n±20040\n5 ±10±5 0 ±15\nREFOUT Output Current (mA)597599600602604605Output Voltage (mV)\n15 1059860160325°C\n85°C± 40°CTA\n2.5 0.5 1 2 0\nOutput Current (A)00.40.61.21.4DROPOUT Voltage (V)\n3.5 30.20.81\n1.50.75\n0.9\n1.25VOUT (V)\n0.6750.6\n5 ±10±5 0 ±15\nREFOUT Output Current (mA)747749750752754755Output Voltage (mV)\n15 1025°C\n85°C± 40°CTA\n748751753\nREFOUT Output Current (mA)-15 -10 -5 0 5 10672673674675676677678679680Output Voltage (mV)TA\n±40°C\n25°C\n85°C\n15\n10TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\n3×10-µFMLCCs (0805) areused ontheoutput\nDDR3\nFigure 13.REFOUT Load RegulationDDR3L\nFigure 14.REFOUT Load Regulation\nLPDDR3 orDDR4\nFigure 15.REFOUT Load Regulation Figure 16.DROPOUT Voltage vs.Output Current\nDDR2\nFigure 17.Bode PlotDDR3\nFigure 18.Bode Plot\n+\n+1 REFIN\n10 VIN\n7 EN5 VOSNS\n8 GND2.3 V\nREFINOKENVTT2 VLDOIN\n6 REFOUT\n4 PGND3 VO\n9 PGOOD+\n+\n++ +Start-up \nDelayDchgREF\nDchgVTTUVLO\nGm\nGm\nCopyright © 2016, Texas Instruments Incorporated\n11TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheTPS51200 device isasink andsource double data rate(DDR) termination regulator specifically designed for\nlowinput voltage, low-cost, low-noise systems where space isakeyconsideration.\nThe device maintains afasttransient response andonly requires aminimum output capacitance of20μF.The\ndevice supports aremote sensing function and allpower requirements forDDR, DDR2, DDR3, DDR3L, Low\nPower DDR3, andDDR4 VTT bustermination.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Sink andSource Regulator (VOPin)\nThe TPS51200 isasink and source tracking termination regulator specifically designed forlowinput voltage,\nlow-cost, and lowexternal component count systems where space isakeyapplication parameter. The device\nintegrates ahigh-performance, low-dropout (LDO) linear regulator that iscapable ofboth sourcing and sinking\ncurrent. The LDO regulator employs afast feedback loop sothat small ceramic capacitors can beused to\nsupport thefast load transient response. Toachieve tight regulation with minimum effect oftrace resistance,\nconnect aremote sensing terminal, VOSNS, tothepositive terminal ofeach output capacitor asaseparate trace\nfrom thehigh current path from VO.\n7.3.2 Reference Input (REFIN Pin)\nThe output voltage, VO, isregulated toREFOUT. When REFIN isconfigured forstandard DDR termination\napplications, REFIN canbesetbyanexternal equivalent ratio voltage divider connected tothememory supply\nbus(VDDQ). The TPS51200 device supports REFIN voltages from 0.5Vto1.8V,making itversatile andideal\nformany types oflow-power LDO applications.\n12TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\n7.3.3 Reference Output (REFOUT Pin)\nWhen itisconfigured forDDR termination applications, REFOUT generates theDDR VTT reference voltage for\nthememory application. Itiscapable ofsupporting both asourcing and sinking load of10mA. REFOUT\nbecomes active when REFIN voltage rises to0.390 VandVINisabove theUVLO threshold. When REFOUT is\nless than 0.375 V,itisdisabled and subsequently discharges toGND through aninternal 10-kΩMOSFET.\nREFOUT isindependent oftheENpinstate.\n7.3.4 Soft-Start Sequencing\nAcurrent clamp implements thesoft-start function oftheVOpin.The current clamp allows theoutput capacitors\ntobecharged with lowand constant current, providing alinear ramp-up oftheoutput voltage. When VOis\noutside ofthepowergood window, thecurrent clamp level isone-half ofthefullovercurrent limit (OCL) level.\nWhen VOrises orfalls within thePGOOD window, thecurrent clamp level switches tothefullOCL level. The\nsoft-start function iscompletely symmetrical and theovercurrent limit works forboth directions. The soft-start\nfunction works notonly from GND totheREFOUT voltage, butalso from VLDOIN totheREFOUT voltage.\n7.3.5 Enable Control (ENPin)\nWhen ENisdriven high, theVOregulator begins normal operation. When thedevice drives ENlow, VO\ndischarges toGND through aninternal 18-ΩMOSFET. REFOUT remains onwhen thedevice drives ENlow.\nEnsure thattheENpinvoltage remains lower than orequal toVVINatalltimes.\n7.3.6 Powergood Function (PGOOD Pin)\nTheTPS51200 device provides anopen-drain PGOOD output thatgoes high when theVOoutput iswithin ±20%\nofREFOUT. PGOOD de-asserts within 10μsafter theoutput exceeds thesize ofthepowergood window. During\ninitial VOstart-up, PGOOD asserts high 2ms(typ) after theVOenters power good window. Because PGOOD is\nanopen-drain output, apull-up resistor with avalue between 1kΩand100kΩ,placed between PGOOD anda\nstable active supply voltage railisrequired.\n7.3.7 Current Protection (VOPin)\nThe LDO hasaconstant overcurrent limit (OCL). The OCL level reduces byone-half when theoutput voltage is\nnotwithin thepowergood window. This reduction isanon-latch protection.\n7.3.8 UVLO Protection (VIN Pin)\nForVINundervoltage lockout (UVLO) protection, theTPS51200 monitors VINvoltage. When theVINvoltage is\nlower than theUVLO threshold voltage, both theVOandREFOUT regulators arepowered off.This shutdown is\nanon-latch protection.\n7.3.9 Thermal Shutdown\nThe TPS51200 monitors junction temperature. Ifthedevice junction temperature exceeds thethreshold value,\n(typically 150°C),theVOandREFOUT regulators both shut off,discharged bytheinternal discharge MOSFETs.\nThis shutdown isanon-latch protection.\n7.3.10 Tracking Start-up andShutdown\nThe TPS51200 also supports tracking start-up andshutdown when theENpinistieddirectly tothesystem bus\nandnotused toturnonorturnoffthedevice. During tracking start-up, VOfollows REFOUT once REFIN voltage\nisgreater than 0.39 V.REFIN follows theriseofVDDQ railthrough avoltage divider. The typical soft-start time\n(tSS)fortheVDDQ railisapproximately 3ms,however itmay vary depending onthesystem configuration. The\nsoft-start time oftheVOoutput nolonger depends ontheOCL setting, butitisafunction ofthesoft-start time of\ntheVDDQ rail.PGOOD isasserted 2msafter VVOiswithin ±20% ofREFOUT. During tracking shutdown, theVO\npinvoltage falls following REFOUT until REFOUT reaches 0.37 V.When REFOUT falls below 0.37 V,the\ninternal discharge MOSFETs turn onand quickly discharge both REFOUT and VO toGND. PGOOD is\ndeasserted when VOisbeyond the±20% range ofREFOUT. Figure 20shows thetypical timing diagram foran\napplication thatuses tracking start-up andshutdown.\nPGOODtSS determined\nby the SS time\n of VLDOIN\n2 msVO VVO = 0.75 VREFOUT\n(VTTREF)REFINVLDOIN3.3VIN\nEN\nPGOOD\n2 msVO REFIN\nREFOUT\n(VTTREF)VLDOINVVDDQ  = 1.5 V3.3VIN\nEN \n(S3_SLP) \ntSS .VVO = 0.75 V\ntSS =COUT x V O\nIOOCL\n13TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nFigure 19.Typical Timing Diagram forS3andPseudo-S5 Support\nFigure 20.Typical Timing Diagram ofTracking Start-up andShutdown\nRS\n20/c87\nVOUTVIN25/c87VTTVDDQ\nOuput\nBuffer\n(Driver)Receiver\nVSS\nUDG-08023Q1\nQ2\nDDR3 240 Pin Socket\nTPS51200\n10/c109F 10/c109F 10/c109FVOSPD\nVttDQVddVttVdd\nCACAVddDQ\nUDG-08022\n14TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\n7.3.11 Output Tolerance Consideration forVTT DIMM Applications\nThe TPS51200 isspecifically designed topower upthememory termination rail(asshown inFigure 21).The\nDDR memory termination structure determines themain characteristics oftheVTT rail,which istobeable tosink\nand source current while maintaining acceptable VTT tolerance. See Figure 22fortypical characteristics fora\nsingle memory cell.\nFigure 21.Typical Application Diagram forDDR3 VTT DIMM using TPS51200\nFigure 22.DDR Physical Signal System Bi-Directional SSTL Signaling\nInFigure 22,when Q1isonandQ2isoff:\n•Current flows from VDDQ viathetermination resistor toVTT\n•VTT sinks current\nInFigure 22,when Q2isonandQ1isoff:\n•Current flows from VTT viathetermination resistor toGND\n•VTT sources current\nM\nUGBW\nOUTgƒ2 C/c61/c180 /c112 /c180\n15TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nBecause VTT accuracy has adirect impact onthememory signal integrity, itisimperative tounderstand the\ntolerance requirement onVTT. Equation 1applies toboth DCandACconditions andisbased onJEDEC VTT\nspecifications forDDR andDDR2 (JEDEC standard: DDR JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).\nVVTTREF –40mV<VVTT<VVTTREF +40mV (1)\nThespecification itself indicates thatVTT must keep track ofVTTREF forproper signal conditioning.\nTheTPS51200 ensures theregulator output voltage tobeasshown inEquation 2,which applies toboth DCand\nACconditions.\nVVTTREF –25mV<VVTT<VVTTREF +25mV\nwhere\n•–2A<IVTT<2A (2)\nThe regulator output voltage ismeasured attheregulator side, nottheload side. The tolerance isapplicable to\nDDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4 applications (see Table 1fordetailed information).\nTomeet thestability requirement, aminimum output capacitance of20μFisneeded. Considering theactual\ntolerance onthe MLCC capacitors, three 10-μFceramic capacitors sufficiently meet the VTT accuracy\nrequirement.\nTable 1.DDR, DDR2, DDR3 andLPDDR3 Termination Technology\nDDR DDR2 DR3 LOW POWER DDR3\nFSB Data\nRates200, 266, 333, and400MHz 400, 533, 677, and800MHz 800, 1066, 1330, and1600 MHz\nTerminationMotherboard termination to\nVTT forallsignalsOn-die termination fordata\ngroup. VTT termination for\naddress, command and\ncontrol signalsOn-die termination fordata group. VTT termination for\naddress, command andcontrol signals\nTermination\nCurrent\nDemandMaximum source/sink\ntransient currents ofupto2.6\nAto2.9ANotasdemanding Notasdemanding\nOnly 34signals (address,\ncommand, control) tiedto\nVTTOnly 34signals (address, command, control) tiedtoVTT\nODT handles data signals ODT handles data signals\nLess than 1-Aofburst\ncurrentLess than 1-Aofburst current\nVoltage Level2.5-V Core and\nI/O1.25-V VTT1.8-V Core and\nI/O0.9-V VTT1.5-V Core and\nI/O0.75-V VTT1.2-V Core and\nI/O0.6-V VTT\nThe TPS51200 uses transconductance (gM)todrive theLDO. The transconductance and output current ofthe\ndevice determine the voltage droop between the reference input and the output regulator. The typical\ntransconductance level is250Sat2Aandchanges with respect totheload inorder toconserve thequiescent\ncurrent (that is,thetransconductance isvery lowatnoload condition). The (gM)LDO regulator isasingle pole\nsystem. Only theoutput capacitance determines theunity gain bandwidth forthevoltage loop, asaresult ofthe\nbandwidth nature ofthetransconductance (see Equation 3).\nwhere\n•ƒUGBW istheunity gain bandwidth\n•gMistransconductance\n•COUTistheoutput capacitance (3)\nConsider these twolimitations tothistype ofregulator thatcome from theoutput bulk capacitor requirement. In\norder tomaintain stability, thezero location contributed bytheESR oftheoutput capacitors must begreater than\nthe–3-dB point ofthecurrent loop. This constraint means thathigher ESR capacitors should notbeused inthe\ndesign. Inaddition, theimpedance characteristics oftheceramic capacitor should bewell understood inorder to\nprevent thegain peaking effect around thetransconductance (gM)–3-dB point because ofthelarge ESL, the\noutput capacitor andparasitic inductance oftheVOpinvoltage trace.\nRREFQ2×¿VREF\nIREF \nVREFRREF\nRREFVVDDQ\nDDR\n16TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated7.3.12 REFOUT (VREF)Consideration forDDR2 Applications\nDuring TPS51200 tracking start-up, theREFIN voltage follows therise oftheVDDQ railthrough avoltage\ndivider, and REFOUT (VREF)follows REFIN once theREFIN voltage isgreater than 0.39 V.When theREFIN\nvoltage islower than 0.39 V,VREFis0V.\nThe JEDEC DDR2 SDRAM Standard (JESD79-2E )states thatVREFmust track VDDQ/2 within ±0.3Vaccuracy\nduring thestart-up period. Toallow theTPS51200\ndevice tomeet theJEDEC DDR2 specification, aresistor divider canbeused toprovide theVREFsignal tothe\nDIMM. Theresistor divider ratio is0.5toensure thattheVREFvoltage equals VDDQ/2.\nFigure 23.Resistor Divider Circuit\nWhen selecting theresistor value, consider theimpact oftheleakage current from theDIMM VREFpinonthe\nreference voltage. Use Equation 4tocalculate resistor values.\nwhere\n•RREFistheresistor value\n•∆VREFistheVREFDCvariation requirement\n•IREFisthemaximum total VREFleakage current from DIMMs (4)\nConsider the MT47H64M16 DDR2 SDRAM component from Micron asanexample. The MT47H64M16\ndatasheet shows themaximum VREFleakage current ofeach DIMM is±2µA,and VREF(DC) variation must be\nwithin ±1%ofVDDQ. InthisDDR2 application, theVDDQ voltage is1.8V.Assuming one TPS51200 device\nneeds topower 4DIMMs, themaximum total VREFleakage current is±8µA.Based onthecalculations, the\nresistor value should belower than 4.5kΩ.Toensure sufficient margin, 100Ωisthesuggested resistor value.\nWith two100-Ωresistors, themaximum VREFvariation is0.4mV, andthepower loss oneach resistor is8.1mW.\n17TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Low Input Voltage Applications\nTPS51200 canbeused inanapplication system thatoffers either a2.5-V railora3.3-V rail.Ifonly a5-Vrailis\navailable, consider using theTPS51100 device asanalternative. The TPS51200 device hasaminimum input\nvoltage requirement of2.375 V.Ifa2.5-V railisused, ensure thattheabsolute minimum voltage (both DCand\ntransient) atthedevice pinisbe2.375 Vorgreater. The voltage tolerance fora2.5-V railinput isbetween –5%\nand5%accuracy, orbetter.\n7.4.2 S3andPseudo-S5 Support\nThe TPS51200 provides S3support byanENfunction. The ENpincould beconnected toanSLP_S3 signal in\ntheendapplication. Both REFOUT andVOareonwhen EN=high (S0state). REFOUT ismaintained while VO\nisturned offanddischarged viaaninternal discharge MOSFET when EN=low(S3state). When EN=lowand\ntheREFIN voltage isless than 0.390 V,TPS51200 enters pseudo-S5 state. Both VOandREFOUT outputs are\nturned offand discharged toGND through internal MOSFETs when pseudo-S5 support isengaged (S4orS5\nstate). Figure 19shows atypical start-up and shutdown timing diagram foranapplication that uses S3and\npseudo-S5 support.\n2\n3\n4\n51\n9\n8\n7\n610TPS51200\nREFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUTR3\n100 k /c873.3 VIN\nPGOOD\nSLP_S3\nC5\n0.1/c109FVTTREFVVLDOIN= VVDDQ= 1.5 V\nVVTT= 0.75 VC4\n1000 pFR1\n10 k /c87\nVVDDQ= 1.5 V\nR2\n10 k /c87\nUDG-08029C6\n4.7/c109F\nC8\n10/c109FC7\n10/c109F\nC3\n10/c109FC2\n10/c109FC1\n10/c109F\n18TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.2 Typical Application\nThis design example describes a3.3-V IN,DDR3 configuration.\nFigure 24.3.3-V IN,DDR3 Configuration\nTable 2.3.3-V IN,DDR3 Application ListofMaterials\nREFERENCE\nDESIGNATORDESCRIPTION SPECIFICATION PART NUMBER MANUFACTURER\nR1,R2\nResistor10kΩ\nR3 100kΩ\nC1,C2,C3\nCapacitor10μF,6.3V GRM21BR70J106KE76L Murata\nC4 1000 pF\nC5 0.1μF\nC6 4.7μF,6.3V GRM21BR60J475KA11L Murata\nC7,C8 10μF,6.3V GRM21BR70J106KE76L Murata\n19TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.2.1 Design Requirements\n•VIN=3.3V\n•VDDDQ =1.5V\n•VVLDOIN =VVDDQ =1.5V\n•VVTT=0.75 V\n8.2.2 Detailed Design Procedure\n8.2.2.1 Input Voltage Capacitor\nAdd aceramic capacitor, with avalue between 1.0-μFand 4.7-μF,placed close totheVIN pin,tostabilize the\nbias supply (2.5-V railor3.3-V rail)from anyparasitic impedance from thesupply.\n8.2.2.2 VLDO Input Capacitor\nDepending onthetrace impedance between theVLDOIN bulk power supply tothedevice, atransient increase of\nsource current issupplied mostly bythecharge from theVLDOIN input capacitor. Use a10-μF(orgreater)\nceramic capacitor tosupply thistransient charge. Provide more input capacitance asmore output capacitance is\nused attheVOpin.Ingeneral, useone-half oftheCOUTvalue forinput.\n8.2.2.3 Output Capacitor\nForstable operation, thetotal capacitance oftheVOoutput pinmust begreater than 20μF.Attach three, 10-μF\nceramic capacitors inparallel tominimize theeffect ofequivalent series resistance (ESR) andequivalent series\ninductance (ESL). IftheESR isgreater than 2mΩ,insert anRCfilter between theoutput andtheVOSNS input\ntoachieve loop stability. TheRCfilter time constant should bealmost thesame asorslightly lower than thetime\nconstant oftheoutput capacitor anditsESR.\n1 ±2±1 0 ±3\nOutput Current (A)700710730740760780790Output Voltage (mV)\n3 20°C\n25°C\n85°C± 40°CTA\n770\n750\n720\n80\n40\n0\n±40\n±80\n1 M 100 M\nFrequency (Hz)\nPhase (°)\n100 k 10 M±360±2700\nGain\nPhase±180±90Gain (dB)\n10 k 100 10 1000 1\n20TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 25shows thebode plotsimulation forthisDDR3 design example oftheTPS51200 device.\nThe unity-gain bandwidth isapproximately 1MHz and thephase margin is52°.The 0-dB level iscrossed, the\ngain peaks because oftheESL effect. However, thepeaking maintains alevel wellbelow 0dB.\nFigure 26shows the load regulation and Figure 27shows the transient response foratypical DDR3\nconfiguration. When theregulator issubjected to±1.5-A load step andrelease, theoutput voltage measurement\nshows nodifference between thedcandacconditions.\nVIN=3.3V VVLDOIN =1.5V VVO=0.75 V\nIIO=2A 3×10-μFcapacitors ESR =2.5mΩ\nESL =800pH\nFigure 25.DDR3 Design Example Bode Plot\nVVIN=3.3V DDR3\nFigure 26.Load Regulation Figure 27.Transient Waveform\n2\n3\n4\n51\n9\n8\n7\n610TPS51200\nREFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUTR3\n100 k:3.3 V IN\nPGOOD\nSLP_S3\nC5\n0.1 PFVTTREFVVLDOIN  = V VDDQ  = 1.8 V\nVVTT = 0.9 VC4\n1000 pFR1\n10 k:\nVVDDQ  = 1.8 V\nR2\n10 k:C6\n4.7 PF\nC8\n10 PFC7\n10 PF\nC3\n10 PFC2\n10 PFC1\n10 PF\nR5\n100 \x9f  VVDDQ  = 1.8 V\nR4\n100 \x9f  \n21TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.3 System Examples\n8.3.1 3.3-V IN,DDR2 Configuration\nThis section describes a3.3-V IN,DDR2 configuration application.\nFigure 28.3.3-V IN,DDR2 Configuration\nTable 3.3.3-V IN,DDR2 Configuration ListofMaterials\nREFERENCE\nDESIGNATORDESCRIPTION SPECIFICATION PART NUMBER MANUFACTURER\nR1,R2\nResistor10kΩ\nR3 100kΩ\nR4,R5 100Ω\nC1,C2,C3\nCapacitor10μF,6.3V GRM21BR70J106KE76L Murata\nC4 1000 pF\nC5 0.1μF\nC6 4.7μF,6.3V GRM21BR60J475KA11L Murata\nC7,C8 10μF,6.3V GRM21BR70J106KE76L Murata\n2\n3\n4\n51\n9\n8\n7\n610TPS51200\nREFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUTR3\n100 k /c872.5 VIN\nPGOOD\nSLP_S3\nC5\n0.1/c109FVTTREFVVLDOIN= VVDDQ= 1.5 V\nVVTT= 0.75 VC4\n1000 pFR1\n10 k /c87\nVVDDQ= 1.5 V\nR2\n10 k /c87\nUDG-08030C6\n4.7/c109F\nC8\n10/c109FC7\n10/c109F\nC3\n10/c109FC2\n10/c109FC1\n10/c109F\n22TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.3.2 2.5-V IN,DDR3 Configuration\nThis design example describes a2.5-V IN,DDR3 configuration application.\nFigure 29.2.5-V IN,DDR3 Configuration\nTable 4.2.5-V IN,DDR3 Configuration ListofMaterials\nREFERENCE\nDESIGNATORDESCRIPTION SPECIFICATION PART NUMBER MANUFACTURER\nR1,R2\nResistor10kΩ\nR3 100kΩ\nC1,C2,C3\nCapacitor10μF,6.3V GRM21BR70J106KE76L Murata\nC4 1000 pF\nC5 0.1μF\nC6 4.7μF,6.3V GRM21BR60J475KA11L Murata\nC7,C8 10μF,6.3V GRM21BR70J106KE76L Murata\n2\n3\n4\n51\n9\n8\n7\n610TPS51200\nREFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUTR3\n100 k /c873.3 VIN\nPGOOD\nSLP_S3\nC5\n0.1/c109FVTTREFVVLDOIN= VVDDQ= 1.2 V\nVVTT= 0.6 VC4\n1000 pFR1\n10 k /c87\nVVDDQ= 1.2 V\nR2\n10 k /c87\nUDG-08031C6\n4.7/c109F\nC8\n10/c109FC7\n10/c109F\nC3\n10/c109FC2\n10/c109FC1\n10/c109F\n23TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.3.3 3.3-V IN,LPDDR3 orDDR4 Configuration\nThis example describes a3.3-V IN,LPDDR3 orDDR4 configuration application.\nFigure 30.3.3-V IN,LPDDR3 orDDR4 Configuration\nTable 5.3.3-V IN,LPDDR3 orDDR4 Configuration\nREFERENCE\nDESIGNATORDESCRIPTION SPECIFICATION PART NUMBER MANUFACTURER\nR1,R2\nResistor10kΩ\nR3 100kΩ\nC1,C2,C3\nCapacitor10μF,6.3V GRM21BR70J106KE76L Murata\nC4 1000 pF\nC5 0.1μF\nC6 4.7μF,6.3V GRM21BR60J475KA11L Murata\nC7,C8 10μF,6.3V GRM21BR70J106KE76L Murata\n2\n3\n4\n51\n9\n8\n7\n610TPS51200\nREFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUTR3\n100 k /c873.3 VIN\nPGOOD\nC5\n0.1/c109FVTTREFVVLDOIN= VVDDQ= 1.5 V\nVVTT= 0.75 VC4\n1000 pFR1\n10 k /c87\nVVDDQ= 1.5 V\nR2\n10 k /c87\nUDG-08032C6\n4.7/c109F\nC8\n10/c109FC7\n10/c109F\nC3\n10/c109FC2\n10/c109FC1\n10/c109F\n24TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.3.4 3.3-V IN,DDR3 Tracking Configuration\nThis design example describes a3.3-V IN,DDR3 tracking configuration application.\nFigure 31.3.3-V IN,DDR3 Tracking Configuration\nTable 6.3.3-V IN,DDR3 Tracking Configuration ListofMaterials\nREFERENCE\nDESIGNATORDESCRIPTION SPECIFICATION PART NUMBER MANUFACTURER\nR1,R2\nResistor10kΩ\nR3 100kΩ\nC1,C2,C3\nCapacitor10μF,6.3V GRM21BR70J106KE76L Murata\nC4 1000 pF\nC5 0.1μF\nC6 4.7μF,6.3V GRM21BR60J475KA11L Murata\nC7,C8 10μF,6.3V GRM21BR70J106KE76L Murata\n2\n3\n4\n51\n9\n8\n7\n610TPS51200\nREFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUTR3\n100 k:3.3 V IN\nPGOOD\nENABLE\nC5\n0.1 PFREFOUTVVLDOIN  = V VLDOREF  = 2.5 V\nVVLDO  = 1.8 VC4\n1000 pFR1\n3.86 k:\n2.5 V\nR2\n10 k:\nUDG-08033C6\n4.7 PF\nC8\n10 PFC7\n10 PF\nC3\n10 PFC2\n10 PFC1\n10 PF\n25TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.3.5 3.3-V IN,LDO Configuration\nThis example describes a3.3-V IN,LDO configuration application.\nFigure 32.3.3-V IN,LDO Configuration\nTable 7.3.3-V IN,LDO Configuration ListofMaterials\nREFERENCE\nDESIGNATORDESCRIPTION SPECIFICATION PART NUMBER MANUFACTURER\nR1\nResistor3.86 kΩ\nR2 10kΩ\nR3 100kΩ\nC1,C2,C3\nCapacitor10μF,6.3V GRM21BR70J106KE76L Murata\nC4 1000 pF\nC5 0.1μF\nC6 4.7μF,6.3V GRM21BR60J475KA11L Murata\nC7,C8 10μF,6.3V GRM21BR70J106KE76L Murata\n2\n3\n4\n51\n9\n8\n7\n610TPS51200\nREFIN\nVLDOIN\nVO\nPGND\nVOSNSVIN\nPGOOD\nGND\nEN\nREFOUTR3\n100 k /c873.3 VIN\nPGOOD\nSLP_S3\nC5\n0.1/c109FVTTREFVVLDOIN= VVDDQ= 1.5 V\nVVTT= 0.75 VC4\n1000 pFR1\n10 k /c87\nVVDDQ= 1.5 V\nR2\n10 k /c87\nUDG-08034C6\n4.7/c109F\nC8\n10/c109FC7\n10/c109F\nC3\n10/c109FC2\n10/c109FC1\n10/c109FR4(1)\nC9(1)\n26TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated(1) Choose values forR4andC9toreduce theparasitic effect ofthetrace (between VOandtheoutput MLCCs) andtheoutput capacitors\n(ESR andESL).8.3.6 3.3-V IN,DDR3 Configuration with LFP\nThis design example describes a3.3-V IN,DDR3 configuration with LFP application.\nFigure 33.3.3-V IN,DDR3 Configuration with LFP\nTable 8.3.3-V IN,DDR3 Configuration with LFP ListofMaterials\nREFERENCE\nDESIGNATORDESCRIPTION SPECIFICATION PART NUMBER MANUFACTURER\nR1,R2\nResistor10kΩ\nR3 100kΩ\nR4(1)\nC1,C2,C3\nCapacitor10μF,6.3V GRM21BR70J106KE76L Murata\nC4 1000 pF\nC5 0.1μF\nC6 4.7μF,6.3V GRM21BR60J475KA11L Murata\nC7,C8 10μF,6.3V GRM21BR70J106KE76L Murata\nC9(1)\n27TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated9Power Supply Recommendations\nThis device isdesigned tooperate from aninput bias voltage from 2.375 Vto3.5V,with LDO input from 1.1Vto\n3.5V.Refer toFigure 19andFigure 20forrecommended power-up sequence. Maintain aENvoltage equal or\nlower than VVINatalltimes. VLDOIN canramp upearlier than VINifthesequence inFigure 19and Figure 20\ncannot be used. The input supplies should be well regulated. VLDOIN decoupling capacitance\nof2×10µFisrecommended, andVINdecoupling capacitance of1×4.7µFisrecommended.\n10Layout\n10.1 Layout Guidelines\nConsider thefollowing points before starting theTPS51200 device layout design.\n•Place theinput capacitors asclose toVDLOIN pinaspossible with short andwide connection.\n•Place theoutput capacitor asclose toVOpinaspossible with short and wide connection. Place aceramic\ncapacitor with avalue ofatleast 10-µFasclose toVOpiniftherestofoutput capacitors need tobeplaced\nontheload side.\n•Connect theVOSNS pintothepositive node ofoutput capacitors asaseparate trace. InDDR VTT\napplication, connect theVOsense trace toDIMM side toensure theVTT voltage atDIMM side iswell\nregulated.\n•Consider adding low-pass filter atVOSNS iftheVOsense trace isvery long.\n•Connect theGND pinandPGND pintothethermal paddirectly.\n•TPS51200 uses itsthermal padtodissipate heat. Inorder toeffectively remove heat fromTPS51200 package,\nplace numerous ground vias onthethermal pad. Use large ground copper plane, especially thecopper plane\nonsurface layer, topour over those vias onthermal pad.\n•Consult theTPS51200EVM User\'s Guide (SLUU323 )fordetailed layout recommendations.\nD _ SNK VO SNKP V I /c61 /c180\nD _ SRC VLDOIN VO O _ SRCP (V V ) I /c61 /c45 /c180\nTo \nGND \nPlane\nGNDVLDOIN\nEN TraceVIN Trace\nVTTPGOOD TraceVDDQ Trace\nVTT Sense Trace, \nterminate near the load\n28TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated10.2 Layout Example\nFigure 34.Layout Recommendation\n10.3 Thermal Design Considerations\nBecause theTPS51200 isalinear regulator, theVOcurrent flows inboth source and sink directions, thereby\ndissipating power from thedevice. When thedevice issourcing current, thevoltage difference shown in\nEquation 5calculates thepower dissipation.\n(5)\nInthiscase, iftheVLDOIN pinisconnected toanalternative power supply lower than theVDDQvoltage, overall\npower loss canbereduced. During thesink phase, thedevice applies theVOvoltage across theinternal LDO\nregulator. Equation 6calculates hepower dissipation, PD_SNK canbecalculated by.\n(6)\nBecause thedevice does notsink andsource current atthesame time andtheI/Ocurrent may vary rapidly with\ntime, theactual power dissipation should bethetime average oftheabove dissipations over thethermal\nrelaxation duration ofthesystem. The current used fortheinternal current control circuitry from theVINsupply\nandtheVLDOIN supply areother sources ofpower consumption. This power canbeestimated as5mW orless\nduring normal operating conditions andmust beeffectively dissipated from thepackage.\n 1 mm TT on top of package\nTB on PCB surface\nLand Pad\n3 mm x 1.9 mm\nExposed Thermal\nDie Pad,\n2.48 mm x 1.74 mm\nUDG-08018\nJ B JB DT T P/c61 /c43 /c89 /c180\nJ T JT DT T P/c61 /c43 /c89 /c180\nJ(max) A(max)\nPKG\nJAT T\nP/c45\n/c61/c113\n29TPS51200\nwww.ti.com SLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedThermal Design Considerations (continued)\nMaximum power dissipation allowed bythepackage iscalculated byEquation 7.\nwhere\n•TJ(max) is125°C\n•TA(max) isthemaximum ambient temperature inthesystem\n•θJAisthethermal resistance from junction toambient (7)\nNOTE\nBecause Equation 7demonstrates theeffects ofheat spreading intheground plane, useit\nasaguideline only. DonotuseEquation 7toestimate actual thermal performance inreal\napplication environments.\nInanapplication where thedevice ismounted onPCB, TIstrongly recommends usingψJTandψJB,asexplained\ninthesection pertaining toestimating junction temperature intheSemiconductor and ICPackage Thermal\nMetrics application report, SPRA953 .Using thethermal metrics ψJTandψJB,asshown intheThermal\nInformation table, estimate thejunction temperature with corresponding formulas shown inEquation 8.The older\nθJCtopparameter specification islisted aswellfortheconvenience ofbackward compatibility.\n(8)\nwhere\n•PDisthepower dissipation shown inEquation 5andEquation 6\n•TTisthetemperature atthecenter-top oftheICpackage\n•TBisthePCB temperature measured 1-mm away from thethermal padpackage onthePCB surface (see\nFigure 36). (9)\nNOTE\nBoth TTand TBcan bemeasured onactual application boards using athermo-gun (an\ninfrared thermometer). For more information about measuring TTand TB,see the\napplication report Using New Thermal Metrics (SBVA025 ).\n.\nFigure 35.Recommended Land PadPattern Figure 36.Package Thermal Measurement\n30TPS51200\nSLUS812D –FEBRUARY 2008 –REVISED FEBRUARY 2020 www.ti.com\nProduct Folder Links: TPS51200Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\n11.1.2.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using the\nTPS51200 device. TheTPS51200EVM evaluation module andrelated user\'s guide (SLUU323 )canberequested\nattheTexas Instruments website through theproduct folders orpurchased directly from theTIeStore .\n11.1.2.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTPS51200 device isavailable here.\n11.2 Documentation Support\n11.2.1 Related Documentation\n•Using New Thermal Metrics ,SBVA025\n•Semiconductor andICPackage Thermal Metrics ,SPRA953\n•Using theTPS51200 EVM Sink/Source DDR Termination Regulator ,SLUU323\n•Formore information ontheTPS51100 device, seetheproduct folder onti.com .\n11.3 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS51200DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 1200\nTPS51200DRCRG4 ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 1200\nTPS51200DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 1200\nTPS51200DRCTG4 ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 1200\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS51200 :\n•Automotive: TPS51200-Q1\n•Enhanced Product: TPS51200-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS51200DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS51200DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS51200DRCR VSON DRC 103000 367.0 367.0 35.0\nTPS51200DRCT VSON DRC 10250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS51200DRC

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 2.375 V to 3.5 V
  - VLDOIN Voltage Range: 1.1 V to 3.5 V
  - REFIN Voltage Range: 0.5 V to 1.8 V

- **Current Ratings:**
  - Output Current (VO): Up to 5.5 A (sink) / 4.5 A (source)
  - REFOUT Buffered Reference: ±10 mA

- **Power Consumption:**
  - Supply Current (IIN): 0.7 mA (typical, no load)
  - Shutdown Current (IIN(SDN)): 65 μA (typical)

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 10-Pin VSON (3.00 mm x 3.00 mm)

- **Special Features:**
  - Sink and source DDR termination regulator
  - Droop compensation
  - Remote sensing capability
  - Built-in soft start, undervoltage lockout (UVLO), and overcurrent limit (OCL)
  - Thermal shutdown protection
  - PGOOD (Power Good) output for monitoring output regulation

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS51200 is a sink and source double data rate (DDR) termination regulator designed for low input voltage, low-cost, and low-noise applications. It is particularly suitable for memory termination applications, including DDR, DDR2, DDR3, DDR3L, Low-Power DDR3, and DDR4. The device features a fast transient response and requires a minimum output capacitance of only 20 μF, making it ideal for space-constrained designs.

**Typical Applications:**
- Memory termination regulator for DDR, DDR2, DDR3, DDR3L, Low-Power DDR3, and DDR4
- Applications in notebooks, desktops, and servers
- Telecom and datacom equipment
- Base stations
- LCD TVs and PDP TVs
- Copiers and printers
- Set-top boxes

The TPS51200 is designed to maintain tight voltage regulation while providing the necessary current for memory applications, ensuring signal integrity and performance in high-speed data environments.