$date
	Wed Sep 24 12:53:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq_div5_dec $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 3 % s0 $end
$var parameter 3 & s1 $end
$var parameter 3 ' s2 $end
$var parameter 3 ( s3 $end
$var parameter 3 ) s4 $end
$var reg 3 * next_state [2:0] $end
$var reg 3 + state [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
bx *
x$
x#
0"
x!
$end
#2
1"
#4
0"
1#
#6
1!
b0x *
b0 +
1"
#8
0"
0#
#10
x!
b0 *
b0x +
1"
#12
0"
1$
#14
1!
b1 *
b0 +
1"
#16
b0 *
0"
0$
#18
1"
#20
b1 *
0"
1$
#22
0!
b11 *
b1 +
1"
#24
b10 *
0"
0$
#26
b100 *
b10 +
1"
#28
0"
#30
b11 *
b100 +
1"
#32
0"
#34
b1 *
b11 +
1"
