#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 20:43:10 2019
# Process ID: 3132
# Current directory: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1
# Command line: vivado -log Top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level.tcl
# Log file: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/Top_level.vds
# Journal file: /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top_level.tcl -notrace
Command: synth_design -top Top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1275.770 ; gain = 84.828 ; free physical = 7164 ; free virtual = 12706
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_level' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Top_level.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/.Xil/Vivado-3132-vlad-putin/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/.Xil/Vivado-3132-vlad-putin/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'UART' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/Main.v:8]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'br_generator' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/br_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'br_generator' (2#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/br_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'rx_module' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/rx_module.v:22]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'rx_module' (3#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/rx_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'tx_module' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/tx_module.v:2]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'tx_module' (4#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/tx_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'Rx_interface' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter idle_rx bound to: 1'b0 
	Parameter receive bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Rx_interface' (5#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'Tx_interface' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter idle_tx bound to: 3'b010 
	Parameter operate bound to: 3'b011 
	Parameter transmit bound to: 3'b100 
	Parameter transmit_reset bound to: 3'b101 
	Parameter transmit_init bound to: 3'b110 
	Parameter transmit_on bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:80]
WARNING: [Synth 8-6014] Unused sequential element sending_reg was removed.  [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:76]
INFO: [Synth 8-6155] done synthesizing module 'Tx_interface' (6#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UART' (7#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/imports/UART/Main.v:8]
INFO: [Synth 8-6157] synthesizing module 'Data_memory' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 2048 - type: integer 
	Parameter INIT_FILE bound to: /home/vlad/Arquitectura2018/datos.txt - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/vlad/Arquitectura2018/datos.txt' is read successfully [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Data_memory' (8#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Program_memory' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 2048 - type: integer 
	Parameter INIT_FILE bound to: /home/vlad/Arquitectura2018/instrucciones.txt - type: string 
INFO: [Synth 8-3876] $readmem data file '/home/vlad/Arquitectura2018/instrucciones.txt' is read successfully [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Program_memory' (9#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/sinc_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (10#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (11#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/ControlUnit.v:8]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-226] default block is never used [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (13#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (14#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_level' (15#1) [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Top_level.v:3]
WARNING: [Synth 8-3331] design Data_memory has unconnected port Rd
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.395 ; gain = 129.453 ; free physical = 7167 ; free virtual = 12709
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.395 ; gain = 129.453 ; free physical = 7167 ; free virtual = 12709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.395 ; gain = 129.453 ; free physical = 7167 ; free virtual = 12709
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst'
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst'
Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
Finished Parsing XDC File [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/constrs_1/new/basys3_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.730 ; gain = 0.000 ; free physical = 6935 ; free virtual = 12477
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 7012 ; free virtual = 12553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 7012 ; free virtual = 12553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 7013 ; free virtual = 12555
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'rx_module'
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'tx_module'
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aux2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "acc_sended" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "div" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "array_char" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_reg_rep was removed.  [/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.srcs/sources_1/new/Tx_interface.v:73]
INFO: [Synth 8-5587] ROM size for "Output" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vlad/Arquitectura2018/TP_ALU/TP_ALU.srcs/sources_1/imports/TP1_FS/ALU.v:32]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'rx_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'tx_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 7002 ; free virtual = 12544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---RAMs : 
	              32K Bit         RAMs := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module br_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module tx_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module Rx_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module Tx_interface 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 1     
Module Data_memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module Program_memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module Datapath 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "uart/br_g/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/int_rx/is_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/int_tx/state_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/int_tx/state_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/int_tx/out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'uart/int_tx/aux_Count_reg[11]' (FDPE) to 'uart/int_tx/aux_Count_reg[12]'
INFO: [Synth 8-3886] merging instance 'uart/int_tx/aux_Count_reg[12]' (FDPE) to 'uart/int_tx/aux_Count_reg[13]'
INFO: [Synth 8-3886] merging instance 'uart/int_tx/aux_Count_reg[13]' (FDPE) to 'uart/int_tx/aux_Count_reg[14]'
INFO: [Synth 8-3886] merging instance 'uart/int_tx/aux_Count_reg[14]' (FDPE) to 'uart/int_tx/aux_Count_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6980 ; free virtual = 12524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Data_memory:    | ram_name_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Program_memory: | ram_name_reg | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+----------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_2/Data_memory/ram_name_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/Program_memory/ram_name_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/clk_out1' to pin 'inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6831 ; free virtual = 12375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6831 ; free virtual = 12375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Data_memory:    | ram_name_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|Program_memory: | ram_name_reg | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+----------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Data_memory/ram_name_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Program_memory/ram_name_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6828 ; free virtual = 12372
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop uart/int_tx/aux_reg[15] is being inverted and renamed to uart/int_tx/aux_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6829 ; free virtual = 12373
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6829 ; free virtual = 12373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6829 ; free virtual = 12373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6829 ; free virtual = 12373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6829 ; free virtual = 12373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6829 ; free virtual = 12373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |CARRY4     |    15|
|3     |LUT1       |     8|
|4     |LUT2       |    17|
|5     |LUT3       |    32|
|6     |LUT4       |    58|
|7     |LUT5       |    57|
|8     |LUT6       |    86|
|9     |RAMB36E1   |     1|
|10    |RAMB36E1_1 |     1|
|11    |FDCE       |   131|
|12    |FDPE       |    17|
|13    |FDRE       |     9|
|14    |IBUF       |     2|
|15    |OBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   437|
|2     |  Data_memory    |Data_memory    |     1|
|3     |  Program_memory |Program_memory |    40|
|4     |  bip            |CPU            |    39|
|5     |    control      |ControlUnit    |    19|
|6     |    datapath     |Datapath       |    20|
|7     |      alu        |ALU            |     4|
|8     |  uart           |UART           |   351|
|9     |    br_g         |br_generator   |    20|
|10    |    int_rx       |Rx_interface   |     4|
|11    |    int_tx       |Tx_interface   |   243|
|12    |    rx_mod       |rx_module      |    39|
|13    |    tx_mod       |tx_module      |    45|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.730 ; gain = 458.789 ; free physical = 6829 ; free virtual = 12373
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1649.730 ; gain = 129.453 ; free physical = 6883 ; free virtual = 12427
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1649.738 ; gain = 458.789 ; free physical = 6883 ; free virtual = 12427
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1649.738 ; gain = 470.422 ; free physical = 6894 ; free virtual = 12438
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/vlad/Arquitectura2018/TP_BIP/TP_BIP.runs/synth_1/Top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_level_utilization_synth.rpt -pb Top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1673.742 ; gain = 0.000 ; free physical = 6897 ; free virtual = 12442
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 20:44:01 2019...
