// Seed: 1941978729
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = 1;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0
    , id_7,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri0 id_5
);
  assign id_7[((1'b0!=?1))] = 1;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
