# Register bit descriptions

**Source**: Page 41, Chunk 143  
**Category**: Register bit descriptions  
**Chunk Index**: 143

---

Table 38 STAT_COM register bit description
Bit Name Bit Description Bits Normal operation value
Reserved Reserved [15:11] 5b11111
MCLK_OK Status of ASIC master clock. [10:10] 1b1
DUAL_CLOCK_OK Clock Reference status flag [9:9] 1b1
DSP_OK Register content integrity status flag [8:8] 1b1
SVM_OK SVM Self-test status flag [7:7] 1b1
HV_CP_OK HV Charge Pump status flag [6:6] 1b1
SUPPLY_OK Voltage supply status flag [5:5] 1b1
TEMP_OK Temperature sensor channel status flag [4:4] 1b1
NMODE_OK Normal Mode status flag [3:3] 1b1
Murata Electronics Oy SCH16T Doc.No. 11624
www.murata.com Rev. 2

---

**AI Reasoning**: The content provides detailed descriptions of the bits within the STAT_COM register, which is a technical specification of the hardware. Placing it under 'specifications' makes it easy to find for those looking for detailed technical information about the register's functionality.
