
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015998                       # Number of seconds simulated
sim_ticks                                 15997702000                       # Number of ticks simulated
final_tick                                15997702000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51956                       # Simulator instruction rate (inst/s)
host_op_rate                                    90107                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17752821                       # Simulator tick rate (ticks/s)
host_mem_usage                                2046280                       # Number of bytes of host memory used
host_seconds                                   901.14                       # Real time elapsed on the host
sim_insts                                    46818955                       # Number of instructions simulated
sim_ops                                      81198358                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     11018944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          11018944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1557952                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1557952                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       172171                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             172171                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        24343                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             24343                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    688782926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            688782926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     97385987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            97385987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    786168914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           786168914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     172171                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     24343                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   172171                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   24343                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              11018304                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1556736                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               11018944                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1557952                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10841                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10719                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10555                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10707                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            10136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            10128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            10117                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            10287                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            10270                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           11237                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           11079                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           11774                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           11692                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10911                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1496                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1454                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1475                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1576                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1319                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1353                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1349                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1641                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1619                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1853                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1873                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1573                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1611                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15996627000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               172171                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               24343                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  83449                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  45499                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  23278                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  11346                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   5265                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2216                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    793                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    228                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     60                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   825                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1362                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1522                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1535                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1524                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1527                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1548                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1551                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1537                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1527                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1518                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1519                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    39                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       110123                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   114.183304                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.363217                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   115.757907                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77328     70.22%     70.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        21077     19.14%     89.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         5403      4.91%     94.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         3215      2.92%     97.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1643      1.49%     98.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1120      1.02%     99.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          113      0.10%     99.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          104      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          120      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       110123                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1480                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    116.322297                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.815024                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1776.719060                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1479     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1480                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1480                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.435135                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.414785                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.840077                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1148     77.57%     77.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              38      2.57%     80.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             282     19.05%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               9      0.61%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1480                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4943206750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             8171225500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 860805000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28712.70                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47462.70                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      688.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       97.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   688.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    97.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        6.14                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.61                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.90                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   82165                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   4186                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                47.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               17.20                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     81401.97                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   43.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               375342660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               199476585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              596118600                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              59200020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1244646000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1556054400                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            33144480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5143497030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      293464800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       126909780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9627854355                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           601.827316                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12499212750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     19348000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    526722000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    455158000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    764307250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2952419250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11279747500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               411014100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               218440200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              633110940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              67771260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1246489920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1623530430                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            32553120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5244878370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      209256480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        81155370                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9768382890                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           610.611611                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12351902500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14318500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    527394000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    305286000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    544729250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   3103130750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11502843500                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10989120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10989120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1553792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1553792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       171705                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             171705                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        24278                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             24278                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    686918659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            686918659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     97125950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            97125950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    784044608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           784044608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     171705                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     24278                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   171705                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   24278                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10988608                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1551872                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10989120                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1553792                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10722                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10655                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10519                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            10100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            10110                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            10096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            10269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            10266                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           11228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           11104                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           11725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           11660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10925                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1434                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1473                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1562                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1331                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1343                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1279                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1357                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1345                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1442                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1614                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1653                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1858                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1855                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1598                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1626                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15997105500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               171705                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               24278                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  83266                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  45412                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22966                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  11450                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   5367                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2159                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    760                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    232                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     68                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   327                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1343                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1499                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1546                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1550                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1541                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1546                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1527                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1513                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    49                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       109534                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   114.484708                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    89.500329                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   116.231435                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        76839     70.15%     70.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        20894     19.08%     89.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         5499      5.02%     94.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         3141      2.87%     97.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1721      1.57%     98.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1080      0.99%     99.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          137      0.13%     99.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           82      0.07%     99.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          141      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       109534                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1476                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    116.313008                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.500441                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1739.791735                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1475     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1476                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1476                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.428184                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.408685                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.820660                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1142     77.37%     77.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              50      3.39%     80.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             273     18.50%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               9      0.61%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1476                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4846958500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             8066277250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 858485000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28229.72                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46979.72                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      686.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       97.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   686.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    97.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        6.12                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.37                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.60                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   82140                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   4268                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                47.84                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               17.58                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     81624.96                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   44.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               371394240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               197400720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              593669580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              58761540                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1233582480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1541226990                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32477280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5153206980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      267334560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       141469035                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9590745015                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           599.507649                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12531405000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     17166000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    521970000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    535671500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    696149750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2925658250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11301086500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               410699940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               218280810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              632247000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              67813020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1261855920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1629001860                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            34403040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5253881520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      235414080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        63211590                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9806908830                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           613.019828                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12336007250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     18813250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    534014000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    200784750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    612850750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   3108713000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11522526250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     11004160                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          11004160                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1553472                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1553472                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       171940                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             171940                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        24273                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             24273                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    687858794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            687858794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     97105947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            97105947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    784964741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           784964741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     171940                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     24273                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   171940                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   24273                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              11003264                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    896                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1552000                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               11004160                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1553472                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10755                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10610                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10545                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10650                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4            10130                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5            10079                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6            10122                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7            10320                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            10234                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            10752                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           11291                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           11093                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           11791                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           11710                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10953                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10891                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1493                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1408                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1475                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1549                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1342                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1341                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1311                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1348                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1343                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1416                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1634                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1635                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1900                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1882                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1581                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1592                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15996743500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               171940                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               24273                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  82531                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  45380                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  23519                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  11689                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   5467                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2249                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    803                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    229                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     44                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   283                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   343                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   832                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1324                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1511                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1553                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1555                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1548                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1516                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1530                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1536                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1535                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1515                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1524                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1509                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1526                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1509                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1531                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    63                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    15                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       109765                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   114.377297                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    89.501596                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   116.004016                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        76844     70.01%     70.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        21235     19.35%     89.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         5392      4.91%     94.27% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         3138      2.86%     97.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1686      1.54%     98.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1123      1.02%     99.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          117      0.11%     99.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          114      0.10%     99.89% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          116      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       109765                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1474                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    116.632972                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    45.854871                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1776.532351                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1473     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1474                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1474                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.451832                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.431465                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.838273                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16            1125     76.32%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              48      3.26%     79.58% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             287     19.47%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              12      0.81%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               2      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1474                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4916257500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             8139870000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 859630000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28595.20                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47345.20                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      687.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       97.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   687.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    97.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        6.13                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.37                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.60                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     13.00                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   82139                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   4267                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                47.78                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               17.58                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     81527.44                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               371594160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               197506980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              594126540                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              58813740                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1244031360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1542791640                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            33993600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5148559770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      288462240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       134955165                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9614956755                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           601.021100                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12524938250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     20613750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    526480000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    483687000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    751089250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2924796250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11291035750                       # Time in different power states
system.mem_ctrls2_1.actEnergy               412163640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               219051195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              633425100                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              67771260                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1258168080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1616802150                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            36682080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5273392620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      217180800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        67648965                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9802353300                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           612.735066                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12356341000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     25855250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    532400000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    226374000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    565576500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   3083066750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11564429500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     11009920                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          11009920                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1557376                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1557376                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       172030                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             172030                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        24334                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             24334                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    688218845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            688218845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     97349982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            97349982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    785568827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           785568827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     172030                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     24334                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   172030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   24334                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              11009472                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1556160                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               11009920                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1557376                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10794                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10668                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10504                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10650                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4            10052                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5            10084                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6            10102                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7            10287                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            10270                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            10813                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           11266                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           11118                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           11758                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           11715                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10994                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10948                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1510                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1403                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1476                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1548                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1307                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1340                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1294                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1346                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1372                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1449                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1652                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1651                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1857                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1878                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1628                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1604                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15997379500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               172030                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               24334                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  83194                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  45127                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  23221                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  11670                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   5365                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2293                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    810                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    265                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     59                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   280                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   336                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   847                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1333                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1516                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1550                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1549                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1540                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1533                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1537                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1530                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1542                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1542                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1522                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1520                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1524                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1529                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1524                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    57                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       110287                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   113.931687                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    89.189839                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   115.507689                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        77703     70.46%     70.46% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        20771     18.83%     89.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         5499      4.99%     94.27% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         3207      2.91%     97.18% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1661      1.51%     98.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1102      1.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          124      0.11%     99.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           94      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          126      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       110287                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1479                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    116.306288                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    45.688790                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1767.250854                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1478     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1479                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1479                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.440162                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.420479                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.823560                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16            1135     76.74%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              47      3.18%     79.92% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             289     19.54%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               6      0.41%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               2      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1479                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  5002929750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             8228361000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 860115000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29082.91                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47832.91                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      688.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       97.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   688.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    97.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        6.14                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.61                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.88                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   81951                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   4096                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                47.64                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               16.83                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     81467.99                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               372622320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               198053460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              593626740                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              58589280                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1245875280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1541604900                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            37018560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5173903110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      276628800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       127223430                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9625242510                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           601.664052                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12520467000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     27941000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    527260000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    453706000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    720362750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2921782250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11346650000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               414855420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               220485705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              634617480                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              68335020                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1245875280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1622326020                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            35110560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5280214380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      175053120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        83057685                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9780379440                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           611.361503                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12347782250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     22205000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    527128000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    312255000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    455715250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3100310250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11580088500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                103                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       29430645                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3431987                       # Number of instructions committed
system.cpu00.committedOps                     5967405                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5895477                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu00.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       479410                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5895477                       # number of integer instructions
system.cpu00.num_fp_insts                       72480                       # number of float instructions
system.cpu00.num_int_register_reads          11750709                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5056644                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3281570                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2606778                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1349626                       # number of memory refs
system.cpu00.num_load_insts                    974703                       # Number of load instructions
system.cpu00.num_store_insts                   374923                       # Number of store instructions
system.cpu00.num_idle_cycles             2359167.325835                       # Number of idle cycles
system.cpu00.num_busy_cycles             27071477.674165                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.919840                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.080160                       # Percentage of idle cycles
system.cpu00.Branches                          550129                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22446      0.38%      0.38% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4489728     75.24%     75.61% # Class of executed instruction
system.cpu00.op_class::IntMult                  16814      0.28%     75.90% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36971      0.62%     76.51% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51820      0.87%     77.38% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     77.38% # Class of executed instruction
system.cpu00.op_class::MemRead                 959672     16.08%     93.47% # Class of executed instruction
system.cpu00.op_class::MemWrite                373094      6.25%     99.72% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5967405                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       24633063                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3139094                       # Number of instructions committed
system.cpu01.committedOps                     5487300                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5415415                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       441991                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5415415                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10817418                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4651434                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3075521                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2419887                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1179452                       # number of memory refs
system.cpu01.num_load_insts                    841957                       # Number of load instructions
system.cpu01.num_store_insts                   337495                       # Number of store instructions
system.cpu01.num_idle_cycles             5668220.651892                       # Number of idle cycles
system.cpu01.num_busy_cycles             18964842.348108                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.769894                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.230106                       # Percentage of idle cycles
system.cpu01.Branches                          512688                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4179859     76.17%     76.58% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.31%     76.89% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.67%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.94%     78.51% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     78.51% # Class of executed instruction
system.cpu01.op_class::MemRead                 826930     15.07%     93.58% # Class of executed instruction
system.cpu01.op_class::MemWrite                335666      6.12%     99.69% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.27%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5487300                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                127                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       31995404                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   4045686                       # Number of instructions committed
system.cpu02.committedOps                     6892845                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             6820745                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu02.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       541655                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    6820745                       # number of integer instructions
system.cpu02.num_fp_insts                       72664                       # number of float instructions
system.cpu02.num_int_register_reads          13598656                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5857286                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3624979                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2916892                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1716494                       # number of memory refs
system.cpu02.num_load_insts                   1279499                       # Number of load instructions
system.cpu02.num_store_insts                   436995                       # Number of store instructions
system.cpu02.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu02.num_busy_cycles             31995403.998000                       # Number of busy cycles
system.cpu02.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu02.Branches                          612727                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22474      0.33%      0.33% # Class of executed instruction
system.cpu02.op_class::IntAlu                 5048076     73.24%     73.56% # Class of executed instruction
system.cpu02.op_class::IntMult                  16838      0.24%     73.81% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36999      0.54%     74.34% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51964      0.75%     75.10% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     75.10% # Class of executed instruction
system.cpu02.op_class::MemRead                1264452     18.34%     93.44% # Class of executed instruction
system.cpu02.op_class::MemWrite                435166      6.31%     99.76% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6892845                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29446214                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3439638                       # Number of instructions committed
system.cpu03.committedOps                     5981073                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5909145                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       480614                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5909145                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          11776416                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5067906                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3288223                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2612732                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1353841                       # number of memory refs
system.cpu03.num_load_insts                    977778                       # Number of load instructions
system.cpu03.num_store_insts                   376063                       # Number of store instructions
system.cpu03.num_idle_cycles             2346086.779241                       # Number of idle cycles
system.cpu03.num_busy_cycles             27100127.220759                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.920326                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.079674                       # Percentage of idle cycles
system.cpu03.Branches                          551395                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.38%      0.38% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4499181     75.22%     75.60% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.28%     75.88% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.62%     76.50% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.87%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     77.36% # Class of executed instruction
system.cpu03.op_class::MemRead                 962747     16.10%     93.46% # Class of executed instruction
system.cpu03.op_class::MemWrite                374234      6.26%     99.72% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5981073                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22147925                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2966694                       # Number of instructions committed
system.cpu04.committedOps                     5215140                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5143255                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       422039                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5143255                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10282186                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4419178                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2965776                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2320145                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1077844                       # number of memory refs
system.cpu04.num_load_insts                    760283                       # Number of load instructions
system.cpu04.num_store_insts                   317561                       # Number of store instructions
system.cpu04.num_idle_cycles             6816642.364064                       # Number of idle cycles
system.cpu04.num_busy_cycles             15331282.635936                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.692222                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.307778                       # Percentage of idle cycles
system.cpu04.Branches                          492718                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4009307     76.88%     77.31% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.32%     77.63% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.71%     78.34% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.99%     79.33% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.33% # Class of executed instruction
system.cpu04.op_class::MemRead                 745256     14.29%     93.62% # Class of executed instruction
system.cpu04.op_class::MemWrite                315732      6.05%     99.68% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5215140                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                115                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29444130                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3508568                       # Number of instructions committed
system.cpu05.committedOps                     6055554                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5983540                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu05.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       481672                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5983540                       # number of integer instructions
system.cpu05.num_fp_insts                       72572                       # number of float instructions
system.cpu05.num_int_register_reads          11945022                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5140115                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3294535                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2617546                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1398806                       # number of memory refs
system.cpu05.num_load_insts                   1021694                       # Number of load instructions
system.cpu05.num_store_insts                   377112                       # Number of store instructions
system.cpu05.num_idle_cycles             2347838.563808                       # Number of idle cycles
system.cpu05.num_busy_cycles             27096291.436192                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.920261                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.079739                       # Percentage of idle cycles
system.cpu05.Branches                          552554                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4528585     74.78%     75.15% # Class of executed instruction
system.cpu05.op_class::IntMult                  16826      0.28%     75.43% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.61%     76.04% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51892      0.86%     76.90% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.90% # Class of executed instruction
system.cpu05.op_class::MemRead                1006655     16.62%     93.52% # Class of executed instruction
system.cpu05.op_class::MemWrite                375283      6.20%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6055554                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                121                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31797516                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3804225                       # Number of instructions committed
system.cpu06.committedOps                     6525487                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6453430                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu06.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       516502                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6453430                       # number of integer instructions
system.cpu06.num_fp_insts                       72618                       # number of float instructions
system.cpu06.num_int_register_reads          12867382                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5540313                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3486357                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2791433                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1572521                       # number of memory refs
system.cpu06.num_load_insts                   1160607                       # Number of load instructions
system.cpu06.num_store_insts                   411914                       # Number of store instructions
system.cpu06.num_idle_cycles             196664.086799                       # Number of idle cycles
system.cpu06.num_busy_cycles             31600851.913201                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.993815                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.006185                       # Percentage of idle cycles
system.cpu06.Branches                          587455                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4824747     73.94%     74.28% # Class of executed instruction
system.cpu06.op_class::IntMult                  16832      0.26%     74.54% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.57%     75.11% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51928      0.80%     75.90% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.90% # Class of executed instruction
system.cpu06.op_class::MemRead                1145564     17.56%     93.46% # Class of executed instruction
system.cpu06.op_class::MemWrite                410085      6.28%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6525487                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12107157                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664689                       # Number of instructions committed
system.cpu07.committedOps                     4697453                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625568                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378902                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625568                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289793                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987763                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728549                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104411                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905195                       # number of memory refs
system.cpu07.num_load_insts                    630822                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7525772.416968                       # Number of idle cycles
system.cpu07.num_busy_cycles             4581384.583032                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378403                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621597                       # Percentage of idle cycles
system.cpu07.Branches                          449634                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664269     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615795     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697453                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                109                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       29434682                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3465555                       # Number of instructions committed
system.cpu08.committedOps                     6003969                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5931998                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu08.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       479984                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5931998                       # number of integer instructions
system.cpu08.num_fp_insts                       72526                       # number of float instructions
system.cpu08.num_int_register_reads          11832984                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5091985                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3285016                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2609321                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1371367                       # number of memory refs
system.cpu08.num_load_insts                    995962                       # Number of load instructions
system.cpu08.num_store_insts                   375405                       # Number of store instructions
system.cpu08.num_idle_cycles             2355777.030181                       # Number of idle cycles
system.cpu08.num_busy_cycles             27078904.969819                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.919966                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.080034                       # Percentage of idle cycles
system.cpu08.Branches                          550838                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22453      0.37%      0.37% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4504495     75.03%     75.40% # Class of executed instruction
system.cpu08.op_class::IntMult                  16820      0.28%     75.68% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.62%     76.30% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51856      0.86%     77.16% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.16% # Class of executed instruction
system.cpu08.op_class::MemRead                 980927     16.34%     93.50% # Class of executed instruction
system.cpu08.op_class::MemWrite                373576      6.22%     99.72% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15035      0.25%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6003969                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19411926                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2817744                       # Number of instructions committed
system.cpu09.committedOps                     4959805                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4887920                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400762                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4887920                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9792760                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4206397                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2848758                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2213749                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      992714                       # number of memory refs
system.cpu09.num_load_insts                    696441                       # Number of load instructions
system.cpu09.num_store_insts                   296273                       # Number of store instructions
system.cpu09.num_idle_cycles             7634519.751092                       # Number of idle cycles
system.cpu09.num_busy_cycles             11777406.248908                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.606710                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.393290                       # Percentage of idle cycles
system.cpu09.Branches                          471452                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3839102     77.40%     77.86% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.98% # Class of executed instruction
system.cpu09.op_class::MemRead                 681414     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294444      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4959805                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                 97                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       22145392                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2997454                       # Number of instructions committed
system.cpu10.committedOps                     5244445                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5172560                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu10.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       421748                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5172560                       # number of integer instructions
system.cpu10.num_fp_insts                       72434                       # number of float instructions
system.cpu10.num_int_register_reads          10352006                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4449065                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2964178                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2318685                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1098538                       # number of memory refs
system.cpu10.num_load_insts                    781273                       # Number of load instructions
system.cpu10.num_store_insts                   317265                       # Number of store instructions
system.cpu10.num_idle_cycles             6817615.960572                       # Number of idle cycles
system.cpu10.num_busy_cycles             15327776.039428                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.692143                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.307857                       # Percentage of idle cycles
system.cpu10.Branches                          492432                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4017918     76.61%     77.04% # Class of executed instruction
system.cpu10.op_class::IntMult                  16802      0.32%     77.36% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.70%     78.07% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51784      0.99%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     79.05% # Class of executed instruction
system.cpu10.op_class::MemRead                 766246     14.61%     93.66% # Class of executed instruction
system.cpu10.op_class::MemWrite                315436      6.01%     99.68% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5244445                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                121                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29657014                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3699288                       # Number of instructions committed
system.cpu11.committedOps                     6342318                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6270261                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu11.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       500855                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6270261                       # number of integer instructions
system.cpu11.num_fp_insts                       72618                       # number of float instructions
system.cpu11.num_int_register_reads          12518017                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5388436                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3400337                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2713125                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1512892                       # number of memory refs
system.cpu11.num_load_insts                   1116700                       # Number of load instructions
system.cpu11.num_store_insts                   396192                       # Number of store instructions
system.cpu11.num_idle_cycles             2167488.337464                       # Number of idle cycles
system.cpu11.num_busy_cycles             27489525.662536                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.926915                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.073085                       # Percentage of idle cycles
system.cpu11.Branches                          571885                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22467      0.35%      0.35% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4701207     74.12%     74.48% # Class of executed instruction
system.cpu11.op_class::IntMult                  16832      0.27%     74.74% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36992      0.58%     75.33% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51928      0.82%     76.15% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.15% # Class of executed instruction
system.cpu11.op_class::MemRead                1101657     17.37%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                394363      6.22%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6342318                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                103                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       29429929                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3510413                       # Number of instructions committed
system.cpu12.committedOps                     6057047                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5985119                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu12.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       481652                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5985119                       # number of integer instructions
system.cpu12.num_fp_insts                       72480                       # number of float instructions
system.cpu12.num_int_register_reads          11948505                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          5141798                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3293930                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2617934                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1400338                       # number of memory refs
system.cpu12.num_load_insts                   1023228                       # Number of load instructions
system.cpu12.num_store_insts                   377110                       # Number of store instructions
system.cpu12.num_idle_cycles             2359768.520360                       # Number of idle cycles
system.cpu12.num_busy_cycles             27070160.479640                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.919817                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.080183                       # Percentage of idle cycles
system.cpu12.Branches                          552430                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22446      0.37%      0.37% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4528658     74.77%     75.14% # Class of executed instruction
system.cpu12.op_class::IntMult                  16814      0.28%     75.41% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.61%     76.03% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51820      0.86%     76.88% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     76.88% # Class of executed instruction
system.cpu12.op_class::MemRead                1008197     16.65%     93.53% # Class of executed instruction
system.cpu12.op_class::MemWrite                375281      6.20%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  6057047                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                109                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       27065925                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3327920                       # Number of instructions committed
system.cpu13.committedOps                     5768517                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5696546                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu13.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       460420                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5696546                       # number of integer instructions
system.cpu13.num_fp_insts                       72526                       # number of float instructions
system.cpu13.num_int_register_reads          11381437                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4895659                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3177410                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2511513                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1292664                       # number of memory refs
system.cpu13.num_load_insts                    936813                       # Number of load instructions
system.cpu13.num_store_insts                   355851                       # Number of store instructions
system.cpu13.num_idle_cycles             4170002.321235                       # Number of idle cycles
system.cpu13.num_busy_cycles             22895922.678765                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.845932                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.154068                       # Percentage of idle cycles
system.cpu13.Branches                          531266                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4347746     75.37%     75.76% # Class of executed instruction
system.cpu13.op_class::IntMult                  16820      0.29%     76.05% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36978      0.64%     76.69% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51856      0.90%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu13.op_class::MemRead                 921778     15.98%     93.57% # Class of executed instruction
system.cpu13.op_class::MemWrite                354022      6.14%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5768517                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4673517                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15997702000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4321686                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              615186                       # Transaction distribution
system.piobus.trans_dist::ReadResp             615186                       # Transaction distribution
system.piobus.trans_dist::WriteReq                466                       # Transaction distribution
system.piobus.trans_dist::WriteResp               466                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       103954                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       103954                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        66752                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        66752                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       165682                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       165682                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       105220                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       105220                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        46782                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        46782                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       105944                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       105944                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       140628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       140628                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3698                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3698                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       104446                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       104446                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25516                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25516                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        46496                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        46496                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       125058                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       125058                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       106254                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       106254                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        84874                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        84874                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1231304                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       415816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       415816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       267008                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       267008                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       662728                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       662728                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       420880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       420880                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       187128                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       187128                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       423776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       423776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       562512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       562512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       417784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       417784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       102064                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       102064                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       185984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       185984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       500232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       500232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       425016                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       425016                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       339496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       339496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4925216                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           512428500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           358632500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          115875000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           74120500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          177803000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              1.1                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          118060000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          52210500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         118057000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         154588000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3674500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         116515000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28292500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          51343500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         135721500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         118238000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          94076500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.6                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                5194883                       # delay histogram for all message
system.ruby.delayHist::mean                 13.369518                       # delay histogram for all message
system.ruby.delayHist::gmean                11.858142                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.120336                       # delay histogram for all message
system.ruby.delayHist                    |      709203     13.65%     13.65% |     3411285     65.67%     79.32% |      392540      7.56%     86.87% |      482528      9.29%     96.16% |      199151      3.83%    100.00% |         176      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  5194883                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     79854742                      
system.ruby.outstanding_req_hist_seqr::mean     1.000125                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000087                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011180                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    79844760     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     79854742                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       79854742                      
system.ruby.latency_hist_seqr::mean          3.478155                      
system.ruby.latency_hist_seqr::gmean         1.487673                      
system.ruby.latency_hist_seqr::stdev        19.220380                      
system.ruby.latency_hist_seqr            |    79818250     99.95%     99.95% |       23481      0.03%     99.98% |       12166      0.02%    100.00% |         596      0.00%    100.00% |         234      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         79854742                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     78970262                      
system.ruby.hit_latency_hist_seqr::mean      1.752211                      
system.ruby.hit_latency_hist_seqr::gmean     1.415659                      
system.ruby.hit_latency_hist_seqr::stdev     1.300312                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    59169494     74.93%     74.93% |           0      0.00%     74.93% |           0      0.00%     74.93% |    19800768     25.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     78970262                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       884480                      
system.ruby.miss_latency_hist_seqr::mean   157.577997                      
system.ruby.miss_latency_hist_seqr::gmean   124.872631                      
system.ruby.miss_latency_hist_seqr::stdev    95.861617                      
system.ruby.miss_latency_hist_seqr       |      847988     95.87%     95.87% |       23481      2.65%     98.53% |       12166      1.38%     99.90% |         596      0.07%     99.97% |         234      0.03%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       884480                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1229174                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        69188                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1298362                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4578605                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1689                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4580294                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1096310                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        50479                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1146789                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4202539                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1705                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4204244                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1035440                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        40563                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1076003                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4009515                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         2488                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4012003                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1370820                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        80256                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1451076                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4858834                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2559                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4861393                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1277893                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        70031                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1347924                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4641502                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1750                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4643252                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1191320                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        59620                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1250940                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4417064                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1752                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4418816                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1533979                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses       100387                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1634366                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      5287693                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1754                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      5289447                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1232322                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        69622                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1301944                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4589348                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4591046                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1014909                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        40257                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1055166                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3990430                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2490                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3992920                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1276460                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        70087                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1346547                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4640175                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1721                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4641896                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1415423                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        87497                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1502920                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5005410                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1769                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5007179                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884749                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19310                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904059                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581300                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3582965                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1250642                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        69215                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1319857                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4603358                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1751                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4605109                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits       950981                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29688                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980669                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3789045                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1711                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3790756                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.L2cache.demand_hits        12056                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        43124                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        55180                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12102                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        42975                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        55077                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12045                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        43052                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        55097                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12595                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        43086                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        55681                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12312                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        43224                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        55536                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12397                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        43261                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        55658                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        14694                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        43305                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        57999                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11410                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        43147                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        54557                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12159                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        42904                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        55063                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12043                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        43075                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        55118                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11965                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        42902                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        54867                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11531                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        43103                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        54634                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11745                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        43124                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        54869                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        12034                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        43169                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        55203                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11969                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        43341                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        55310                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11803                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        42828                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        54631                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      3450612                      
system.ruby.network.routers00.buffer_writes      3450612                      
system.ruby.network.routers00.sw_input_arbiter_activity      3497816                      
system.ruby.network.routers00.sw_output_arbiter_activity      3450612                      
system.ruby.network.routers00.crossbar_activity      3450612                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3547206                      
system.ruby.network.routers01.buffer_writes      3547206                      
system.ruby.network.routers01.sw_input_arbiter_activity      3600780                      
system.ruby.network.routers01.sw_output_arbiter_activity      3547206                      
system.ruby.network.routers01.crossbar_activity      3547206                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3248926                      
system.ruby.network.routers02.buffer_writes      3248926                      
system.ruby.network.routers02.sw_input_arbiter_activity      3279810                      
system.ruby.network.routers02.sw_output_arbiter_activity      3248926                      
system.ruby.network.routers02.crossbar_activity      3248926                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      3164197                      
system.ruby.network.routers03.buffer_writes      3164197                      
system.ruby.network.routers03.sw_input_arbiter_activity      3220887                      
system.ruby.network.routers03.sw_output_arbiter_activity      3164197                      
system.ruby.network.routers03.crossbar_activity      3164197                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3440338                      
system.ruby.network.routers04.buffer_writes      3440338                      
system.ruby.network.routers04.sw_input_arbiter_activity      3500416                      
system.ruby.network.routers04.sw_output_arbiter_activity      3440338                      
system.ruby.network.routers04.crossbar_activity      3440338                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      4090637                      
system.ruby.network.routers05.buffer_writes      4090637                      
system.ruby.network.routers05.sw_input_arbiter_activity      4139446                      
system.ruby.network.routers05.sw_output_arbiter_activity      4090637                      
system.ruby.network.routers05.crossbar_activity      4090637                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3540076                      
system.ruby.network.routers06.buffer_writes      3540076                      
system.ruby.network.routers06.sw_input_arbiter_activity      3602788                      
system.ruby.network.routers06.sw_output_arbiter_activity      3540076                      
system.ruby.network.routers06.crossbar_activity      3540076                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2987391                      
system.ruby.network.routers07.buffer_writes      2987391                      
system.ruby.network.routers07.sw_input_arbiter_activity      3020742                      
system.ruby.network.routers07.sw_output_arbiter_activity      2987391                      
system.ruby.network.routers07.crossbar_activity      2987391                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3282025                      
system.ruby.network.routers08.buffer_writes      3282025                      
system.ruby.network.routers08.sw_input_arbiter_activity      3316518                      
system.ruby.network.routers08.sw_output_arbiter_activity      3282025                      
system.ruby.network.routers08.crossbar_activity      3282025                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3416731                      
system.ruby.network.routers09.buffer_writes      3416731                      
system.ruby.network.routers09.sw_input_arbiter_activity      3452941                      
system.ruby.network.routers09.sw_output_arbiter_activity      3416731                      
system.ruby.network.routers09.crossbar_activity      3416731                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3619629                      
system.ruby.network.routers10.buffer_writes      3619629                      
system.ruby.network.routers10.sw_input_arbiter_activity      3662226                      
system.ruby.network.routers10.sw_output_arbiter_activity      3619629                      
system.ruby.network.routers10.crossbar_activity      3619629                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3343631                      
system.ruby.network.routers11.buffer_writes      3343631                      
system.ruby.network.routers11.sw_input_arbiter_activity      3377350                      
system.ruby.network.routers11.sw_output_arbiter_activity      3343631                      
system.ruby.network.routers11.crossbar_activity      3343631                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2331624                      
system.ruby.network.routers12.buffer_writes      2331624                      
system.ruby.network.routers12.sw_input_arbiter_activity      2348224                      
system.ruby.network.routers12.sw_output_arbiter_activity      2331624                      
system.ruby.network.routers12.crossbar_activity      2331624                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2949789                      
system.ruby.network.routers13.buffer_writes      2949789                      
system.ruby.network.routers13.sw_input_arbiter_activity      2979196                      
system.ruby.network.routers13.sw_output_arbiter_activity      2949789                      
system.ruby.network.routers13.crossbar_activity      2949789                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3052342                      
system.ruby.network.routers14.buffer_writes      3052342                      
system.ruby.network.routers14.sw_input_arbiter_activity      3084908                      
system.ruby.network.routers14.sw_output_arbiter_activity      3052342                      
system.ruby.network.routers14.crossbar_activity      3052342                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2426460                      
system.ruby.network.routers15.buffer_writes      2426460                      
system.ruby.network.routers15.sw_input_arbiter_activity      2444365                      
system.ruby.network.routers15.sw_output_arbiter_activity      2426460                      
system.ruby.network.routers15.crossbar_activity      2426460                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2412408     39.86%     39.86% |     2766106     45.71%     85.57% |      873357     14.43%    100.00%
system.ruby.network.packets_received::total      6051871                      
system.ruby.network.packets_injected     |     2412408     39.86%     39.86% |     2766106     45.71%     85.57% |      873357     14.43%    100.00%
system.ruby.network.packets_injected::total      6051871                      
system.ruby.network.packet_network_latency |    35087977                       |    32572474                       |     8129987                      
system.ruby.network.packet_queueing_latency |     5664933                       |     3159416                       |      873357                      
system.ruby.network.memory_received      |      687846     80.26%     80.26% |      169142     19.74%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       856988                      
system.ruby.network.memory_network_latency |     5301307                       |     1888985                       |           0                      
system.ruby.network.memory_queueing_latency |     1375707                       |      338284                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.544794                       |   11.775570                       |    9.308893                      
system.ruby.network.average_packet_vqueue_latency |    2.348248                       |    1.142189                       |           1                      
system.ruby.network.average_packet_network_latency    12.523472                      
system.ruby.network.average_packet_queueing_latency     1.602431                      
system.ruby.network.average_packet_latency    14.125903                      
system.ruby.network.average_memory_network_latency     8.390190                      
system.ruby.network.average_memory_queueing_latency     2.000018                      
system.ruby.network.average_memory_latency    10.390207                      
system.ruby.network.flits_received       |     5135008     33.22%     33.22% |     9450874     61.13%     94.35% |      873357      5.65%    100.00%
system.ruby.network.flits_received::total     15459239                      
system.ruby.network.flits_injected       |     5135008     33.22%     33.22% |     9450874     61.13%     94.35% |      873357      5.65%    100.00%
system.ruby.network.flits_injected::total     15459239                      
system.ruby.network.flit_network_latency |    81089823                       |   100018600                       |     8129987                      
system.ruby.network.flit_queueing_latency |    11110149                       |    11037840                       |      873357                      
system.ruby.network.average_flit_vnet_latency |   15.791567                       |   10.583000                       |    9.308893                      
system.ruby.network.average_flit_vqueue_latency |    2.163609                       |    1.167917                       |           1                      
system.ruby.network.average_flit_network_latency    12.241121                      
system.ruby.network.average_flit_queueing_latency     1.489164                      
system.ruby.network.average_flit_latency    13.730285                      
system.ruby.network.ext_in_link_utilization     15459239                      
system.ruby.network.ext_out_link_utilization     15459239                      
system.ruby.network.int_link_utilization     36432375                      
system.ruby.network.avg_link_utilization     2.105016                      
system.ruby.network.avg_vc_load          |    0.486381     23.11%     23.11% |    0.149887      7.12%     30.23% |    0.051764      2.46%     32.69% |    0.037731      1.79%     34.48% |    0.980870     46.60%     81.07% |    0.123771      5.88%     86.95% |    0.073889      3.51%     90.46% |    0.074393      3.53%     94.00% |    0.105113      4.99%     98.99% |    0.007569      0.36%     99.35% |    0.006825      0.32%     99.68% |    0.006824      0.32%    100.00%
system.ruby.network.avg_vc_load::total       2.105016                      
system.ruby.network.average_hops             2.356673                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15997702000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2582501                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.953158                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.577503                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.154769                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      437227     16.93%     16.93% |     1414041     54.75%     71.69% |       50513      1.96%     73.64% |      481399     18.64%     92.28% |      199145      7.71%     99.99% |         176      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2582501                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2596964                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.820080                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.204562                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.609047                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      268149     10.33%     10.33% |      990282     38.13%     48.46% |      995610     38.34%     86.80% |      310868     11.97%     98.77% |       30920      1.19%     99.96% |        1056      0.04%    100.00% |          73      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2596964                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         15418                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.094176                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.649383                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.769533                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3827     24.82%     24.82% |        7875     51.08%     75.90% |        3477     22.55%     98.45% |         237      1.54%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           15418                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11805192                      
system.ruby.LD.latency_hist_seqr::mean       9.890932                      
system.ruby.LD.latency_hist_seqr::gmean      1.782782                      
system.ruby.LD.latency_hist_seqr::stdev     40.678099                      
system.ruby.LD.latency_hist_seqr         |    11782637     99.81%     99.81% |       14977      0.13%     99.94% |        7163      0.06%    100.00% |         332      0.00%    100.00% |          82      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11805192                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     11169875                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.735153                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.404544                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.290353                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8432685     75.49%     75.49% |           0      0.00%     75.49% |           0      0.00%     75.49% |     2737190     24.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     11169875                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       635317                      
system.ruby.LD.miss_latency_hist_seqr::mean   153.282382                      
system.ruby.LD.miss_latency_hist_seqr::gmean   118.003612                      
system.ruby.LD.miss_latency_hist_seqr::stdev    94.801061                      
system.ruby.LD.miss_latency_hist_seqr    |      612762     96.45%     96.45% |       14977      2.36%     98.81% |        7163      1.13%     99.93% |         332      0.05%     99.99% |          82      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       635317                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      5033698                      
system.ruby.ST.latency_hist_seqr::mean       9.007559                      
system.ruby.ST.latency_hist_seqr::gmean      1.676722                      
system.ruby.ST.latency_hist_seqr::stdev     39.982282                      
system.ruby.ST.latency_hist_seqr         |     5020795     99.74%     99.74% |        7855      0.16%     99.90% |        4641      0.09%     99.99% |         250      0.00%    100.00% |         143      0.00%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       5033698                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4812938                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.675358                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.366266                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.252983                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3729452     77.49%     77.49% |           0      0.00%     77.49% |           0      0.00%     77.49% |     1083486     22.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4812938                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       220760                      
system.ruby.ST.miss_latency_hist_seqr::mean   168.861832                      
system.ruby.ST.miss_latency_hist_seqr::gmean   145.608816                      
system.ruby.ST.miss_latency_hist_seqr::stdev    98.441377                      
system.ruby.ST.miss_latency_hist_seqr    |      207857     94.16%     94.16% |        7855      3.56%     97.71% |        4641      2.10%     99.82% |         250      0.11%     99.93% |         143      0.06%     99.99% |          13      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       220760                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     62221320                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.839259                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.429810                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.085651                      
system.ruby.IFETCH.latency_hist_seqr     |    62199992     99.97%     99.97% |       20380      0.03%    100.00% |         492      0.00%    100.00% |          99      0.00%    100.00% |         172      0.00%    100.00% |         164      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     62221320                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     62194818                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.769552                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.427049                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.310132                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    46240759     74.35%     74.35% |           0      0.00%     74.35% |           0      0.00%     74.35% |    15954059     25.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     62194818                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        26502                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   165.426307                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   133.374309                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    91.601052                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5174     19.52%     19.52% |       20380     76.90%     96.42% |         492      1.86%     98.28% |          99      0.37%     98.65% |         172      0.65%     99.30% |         164      0.62%     99.92% |           9      0.03%     99.95% |           3      0.01%     99.97% |           0      0.00%     99.97% |           9      0.03%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        26502                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       794532                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.510761                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.059006                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.456227                      
system.ruby.RMW_Read.latency_hist_seqr   |      792944     99.80%     99.80% |        1502      0.19%     99.99% |          51      0.01%    100.00% |           7      0.00%    100.00% |          16      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       794532                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       792631                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.098531                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.046584                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.534683                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      766598     96.72%     96.72% |           0      0.00%     96.72% |           0      0.00%     96.72% |       26033      3.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       792631                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1901                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   173.391899                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   145.056742                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.432269                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         313     16.47%     16.47% |        1502     79.01%     95.48% |          51      2.68%     98.16% |           7      0.37%     98.53% |          16      0.84%     99.37% |          10      0.53%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1901                      
system.ruby.Directory_Controller.Fetch   |      172171     25.03%     25.03% |      171705     24.96%     49.99% |      171940     25.00%     74.99% |      172030     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       687846                      
system.ruby.Directory_Controller.Data    |       24343     25.04%     25.04% |       24278     24.97%     50.01% |       24273     24.97%     74.97% |       24334     25.03%    100.00%
system.ruby.Directory_Controller.Data::total        97228                      
system.ruby.Directory_Controller.Memory_Data |      172171     25.03%     25.03% |      171705     24.96%     49.99% |      171940     25.00%     74.99% |      172030     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       687846                      
system.ruby.Directory_Controller.Memory_Ack |       24343     25.04%     25.04% |       24278     24.97%     50.01% |       24273     24.97%     74.97% |       24334     25.03%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        97228                      
system.ruby.Directory_Controller.CleanReplacement |       18143     25.23%     25.23% |       17791     24.74%     49.97% |       18000     25.03%     75.00% |       17980     25.00%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        71914                      
system.ruby.Directory_Controller.I.Fetch |      172171     25.03%     25.03% |      171705     24.96%     49.99% |      171940     25.00%     74.99% |      172030     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       687846                      
system.ruby.Directory_Controller.M.Data  |       24343     25.04%     25.04% |       24278     24.97%     50.01% |       24273     24.97%     74.97% |       24334     25.03%    100.00%
system.ruby.Directory_Controller.M.Data::total        97228                      
system.ruby.Directory_Controller.M.CleanReplacement |       18143     25.23%     25.23% |       17791     24.74%     49.97% |       18000     25.03%     75.00% |       17980     25.00%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        71914                      
system.ruby.Directory_Controller.IM.Memory_Data |      172171     25.03%     25.03% |      171705     24.96%     49.99% |      171940     25.00%     74.99% |      172030     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       687846                      
system.ruby.Directory_Controller.MI.Memory_Ack |       24343     25.04%     25.04% |       24278     24.97%     50.01% |       24273     24.97%     74.97% |       24334     25.03%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        97228                      
system.ruby.L1Cache_Controller.Load      |      858574      7.27%      7.27% |      763067      6.46%     13.74% |     1101755      9.33%     23.07% |      860446      7.29%     30.36% |      701345      5.94%     36.30% |        4200      0.04%     36.33% |        4200      0.04%     36.37% |      903618      7.65%     44.02% |     1007859      8.54%     52.56% |      615020      5.21%     57.77% |      879417      7.45%     65.22% |      658780      5.58%     70.80% |      722626      6.12%     76.92% |      979598      8.30%     85.22% |      904856      7.66%     92.89% |      839831      7.11%    100.00%
system.ruby.L1Cache_Controller.Load::total     11805192                      
system.ruby.L1Cache_Controller.Ifetch    |     4580295      7.36%      7.36% |     4204245      6.76%     14.12% |     5289448      8.50%     22.62% |     4591047      7.38%     30.00% |     3992921      6.42%     36.42% |           0      0.00%     36.42% |           0      0.00%     36.42% |     4641897      7.46%     43.88% |     5007180      8.05%     51.92% |     3582966      5.76%     57.68% |     4605110      7.40%     65.08% |     3790757      6.09%     71.17% |     4012004      6.45%     77.62% |     4861394      7.81%     85.44% |     4643253      7.46%     92.90% |     4418817      7.10%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     62221334                      
system.ruby.L1Cache_Controller.Store     |      439788      7.55%      7.55% |      383722      6.58%     14.13% |      532611      9.14%     23.27% |      441498      7.58%     30.84% |      353821      6.07%     36.91% |        4200      0.07%     36.99% |        4200      0.07%     37.06% |      442929      7.60%     44.66% |      495061      8.49%     53.15% |      289039      4.96%     58.11% |      440440      7.56%     65.67% |      321889      5.52%     71.19% |      353377      6.06%     77.25% |      471478      8.09%     85.34% |      443068      7.60%     92.95% |      411109      7.05%    100.00%
system.ruby.L1Cache_Controller.Store::total      5828230                      
system.ruby.L1Cache_Controller.Inv       |         584      4.28%      4.28% |         786      5.76%     10.04% |         862      6.32%     16.36% |         848      6.22%     22.57% |         975      7.15%     29.72% |         193      1.41%     31.13% |         229      1.68%     32.81% |         932      6.83%     39.64% |         918      6.73%     46.37% |        1734     12.71%     59.08% |         836      6.13%     65.21% |        1034      7.58%     72.79% |         921      6.75%     79.54% |         945      6.93%     86.46% |         894      6.55%     93.02% |         953      6.98%    100.00%
system.ruby.L1Cache_Controller.Inv::total        13644                      
system.ruby.L1Cache_Controller.L1_Replacement |       69315      8.05%      8.05% |       50640      5.88%     13.94% |      100563     11.68%     25.62% |       69763      8.11%     33.73% |       41198      4.79%     38.51% |           0      0.00%     38.51% |           0      0.00%     38.51% |       70218      8.16%     46.67% |       87661     10.18%     56.86% |       19439      2.26%     59.11% |       69368      8.06%     67.17% |       29854      3.47%     70.64% |       41504      4.82%     75.46% |       81224      9.44%     84.90% |       70162      8.15%     93.05% |       59797      6.95%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       860706                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.94%      2.94% |          52      2.94%      5.88% |          52      2.94%      8.81% |          52      2.94%     11.75% |          52      2.94%     14.69% |         525     29.66%     44.35% |         525     29.66%     74.01% |          50      2.82%     76.84% |          52      2.94%     79.77% |          52      2.94%     82.71% |          52      2.94%     85.65% |          50      2.82%     88.47% |          52      2.94%     91.41% |          50      2.82%     94.24% |          52      2.94%     97.18% |          50      2.82%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1770                      
system.ruby.L1Cache_Controller.Data      |          24      6.80%      6.80% |          25      7.08%     13.88% |          26      7.37%     21.25% |          26      7.37%     28.61% |          25      7.08%     35.69% |           0      0.00%     35.69% |           0      0.00%     35.69% |          24      6.80%     42.49% |          26      7.37%     49.86% |          26      7.37%     57.22% |          26      7.37%     64.59% |          24      6.80%     71.39% |          26      7.37%     78.75% |          25      7.08%     85.84% |          25      7.08%     92.92% |          25      7.08%    100.00%
system.ruby.L1Cache_Controller.Data::total          353                      
system.ruby.L1Cache_Controller.Data_Exclusive |       37311      5.89%      5.89% |       26834      4.24%     10.13% |       96807     15.28%     25.41% |       36878      5.82%     31.23% |       15706      2.48%     33.71% |           0      0.00%     33.71% |           8      0.00%     33.71% |       57621      9.10%     42.80% |       75023     11.84%     54.65% |       15880      2.51%     57.15% |       47069      7.43%     64.58% |       15803      2.49%     67.08% |       26911      4.25%     71.33% |       76710     12.11%     83.43% |       57933      9.14%     92.58% |       47014      7.42%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       633508                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.47% |          75      4.24%     12.71% |          75      4.24%     16.95% |          75      4.24%     21.19% |         364     20.56%     41.75% |         356     20.11%     61.86% |          75      4.24%     66.10% |          75      4.24%     70.34% |          75      4.24%     74.58% |          75      4.24%     78.81% |          75      4.24%     83.05% |          75      4.24%     87.29% |          75      4.24%     91.53% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1770                      
system.ruby.L1Cache_Controller.Data_all_Acks |       33466     13.49%     13.49% |       25249     10.18%     23.66% |        5232      2.11%     25.77% |       34340     13.84%     39.61% |       26940     10.86%     50.47% |         175      0.07%     50.54% |         175      0.07%     50.61% |       14087      5.68%     56.29% |       14141      5.70%     61.98% |        4993      2.01%     64.00% |       23795      9.59%     73.59% |       15496      6.24%     79.83% |       16038      6.46%     86.29% |        6004      2.42%     88.71% |       13747      5.54%     94.25% |       14257      5.75%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       248135                      
system.ruby.L1Cache_Controller.Ack       |           3      0.42%      0.42% |           2      0.28%      0.69% |           1      0.14%      0.83% |           1      0.14%      0.97% |           2      0.28%      1.25% |         350     48.54%     49.79% |         350     48.54%     98.34% |           2      0.28%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           2      0.28%     99.31% |           1      0.14%     99.45% |           1      0.14%     99.58% |           2      0.28%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          721                      
system.ruby.L1Cache_Controller.Ack_all   |          25      2.34%      2.34% |          26      2.44%      4.78% |          27      2.53%      7.31% |          27      2.53%      9.84% |          26      2.44%     12.28% |         350     32.80%     45.08% |         350     32.80%     77.88% |          25      2.34%     80.22% |          27      2.53%     82.76% |          27      2.53%     85.29% |          27      2.53%     87.82% |          25      2.34%     90.16% |          27      2.53%     92.69% |          26      2.44%     95.13% |          26      2.44%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1067                      
system.ruby.L1Cache_Controller.WB_Ack    |       68034      8.10%      8.10% |       49326      5.87%     13.97% |       99239     11.81%     25.78% |       68469      8.15%     33.93% |       39103      4.65%     38.59% |           0      0.00%     38.59% |           0      0.00%     38.59% |       68936      8.21%     46.79% |       86344     10.28%     57.07% |       18164      2.16%     59.23% |       68061      8.10%     67.34% |       28537      3.40%     70.73% |       39410      4.69%     75.42% |       79112      9.42%     84.84% |       68878      8.20%     93.04% |       58469      6.96%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       840082                      
system.ruby.L1Cache_Controller.NP.Load   |       37389      5.89%      5.89% |       26912      4.24%     10.13% |       96884     15.26%     25.39% |       36956      5.82%     31.21% |       15784      2.49%     33.69% |         182      0.03%     33.72% |         182      0.03%     33.75% |       57698      9.09%     42.84% |       75100     11.83%     54.66% |       15958      2.51%     57.18% |       47147      7.43%     64.60% |       15881      2.50%     67.10% |       26989      4.25%     71.35% |       76788     12.09%     83.45% |       58011      9.14%     92.58% |       47092      7.42%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       634953                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1661      6.39%      6.39% |        1698      6.53%     12.92% |        1711      6.58%     19.49% |        1678      6.45%     25.95% |        2478      9.53%     35.48% |           0      0.00%     35.48% |           0      0.00%     35.48% |        1667      6.41%     41.88% |        1698      6.53%     48.41% |        1665      6.40%     54.82% |        1688      6.49%     61.31% |        1702      6.54%     67.85% |        2478      9.53%     77.38% |        2504      9.63%     87.01% |        1668      6.41%     93.42% |        1711      6.58%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26007                      
system.ruby.L1Cache_Controller.NP.Store  |       31797     14.33%     14.33% |       23566     10.62%     24.94% |        3502      1.58%     26.52% |       32665     14.72%     41.24% |       24472     11.03%     52.27% |         175      0.08%     52.34% |         175      0.08%     52.42% |       12388      5.58%     58.01% |       12396      5.59%     63.59% |        3351      1.51%     65.10% |       22067      9.94%     75.04% |       13806      6.22%     81.26% |       13573      6.12%     87.38% |        3467      1.56%     88.94% |       12019      5.42%     94.36% |       12527      5.64%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       221946                      
system.ruby.L1Cache_Controller.NP.Inv    |         414      4.52%      4.52% |         553      6.03%     10.55% |         609      6.64%     17.19% |         586      6.39%     23.58% |         687      7.49%     31.07% |           0      0.00%     31.07% |           0      0.00%     31.07% |         670      7.31%     38.38% |         653      7.12%     45.50% |         862      9.40%     54.90% |         635      6.93%     61.83% |         748      8.16%     69.99% |         700      7.63%     77.62% |         701      7.65%     85.27% |         641      6.99%     92.26% |         710      7.74%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         9169                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          28      5.66%      5.66% |           7      1.41%      7.07% |          43      8.69%     15.76% |          20      4.04%     19.80% |          12      2.42%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |          54     10.91%     33.13% |          71     14.34%     47.47% |           0      0.00%     47.47% |          63     12.73%     60.20% |           9      1.82%     62.02% |          10      2.02%     64.04% |          55     11.11%     75.15% |          82     16.57%     91.72% |          41      8.28%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          495                      
system.ruby.L1Cache_Controller.I.Store   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            1                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          38      6.44%      6.44% |          49      8.31%     14.75% |          64     10.85%     25.59% |          51      8.64%     34.24% |          20      3.39%     37.63% |           0      0.00%     37.63% |           0      0.00%     37.63% |          63     10.68%     48.31% |          61     10.34%     58.64% |           0      0.00%     58.64% |          42      7.12%     65.76% |           6      1.02%     66.78% |          18      3.05%     69.83% |          68     11.53%     81.36% |          59     10.00%     91.36% |          51      8.64%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          590                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.50%      3.50% |         522      3.50%      7.01% |         521      3.50%     10.50% |         522      3.50%     14.01% |         522      3.50%     17.51% |        3836     25.74%     43.25% |        3760     25.23%     68.49% |         521      3.50%     71.98% |         521      3.50%     75.48% |         522      3.50%     78.98% |         522      3.50%     82.48% |         522      3.50%     85.99% |         522      3.50%     89.49% |         522      3.50%     92.99% |         522      3.50%     96.50% |         522      3.50%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14901                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4578605      7.36%      7.36% |     4202539      6.76%     14.12% |     5287693      8.50%     22.62% |     4589348      7.38%     30.00% |     3990430      6.42%     36.42% |           0      0.00%     36.42% |           0      0.00%     36.42% |     4640175      7.46%     43.88% |     5005410      8.05%     51.92% |     3581300      5.76%     57.68% |     4603358      7.40%     65.08% |     3789045      6.09%     71.18% |     4009515      6.45%     77.62% |     4858834      7.81%     85.44% |     4641502      7.46%     92.90% |     4417064      7.10%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     62194818                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         169      4.48%      4.48% |         230      6.09%     10.57% |         253      6.70%     17.28% |         262      6.94%     24.22% |         224      5.94%     30.15% |         193      5.11%     35.27% |         228      6.04%     41.31% |         262      6.94%     48.25% |         265      7.02%     55.27% |         330      8.74%     64.02% |         201      5.33%     69.34% |         208      5.51%     74.85% |         209      5.54%     80.39% |         244      6.47%     86.86% |         253      6.70%     93.56% |         243      6.44%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3774                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1243      6.20%      6.20% |        1265      6.31%     12.52% |        1260      6.29%     18.81% |        1243      6.20%     25.01% |        2075     10.36%     35.37% |           0      0.00%     35.37% |           0      0.00%     35.37% |        1219      6.08%     41.45% |        1256      6.27%     47.72% |        1275      6.36%     54.09% |        1265      6.31%     60.40% |        1311      6.54%     66.95% |        2076     10.36%     77.31% |        2044     10.20%     87.51% |        1225      6.11%     93.63% |        1277      6.37%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20034                      
system.ruby.L1Cache_Controller.E.Load    |      267380      7.03%      7.03% |      258208      6.78%     13.81% |      300210      7.89%     21.70% |      266689      7.01%     28.70% |      281166      7.39%     36.09% |           0      0.00%     36.09% |          76      0.00%     36.09% |      280571      7.37%     43.46% |      251295      6.60%     50.07% |      283659      7.45%     57.52% |      271320      7.13%     64.65% |      266733      7.01%     71.66% |      251670      6.61%     78.27% |      286545      7.53%     85.80% |      255240      6.71%     92.50% |      285351      7.50%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3806113                      
system.ruby.L1Cache_Controller.E.Store   |       25644      5.44%      5.44% |       15227      3.23%      8.67% |       85187     18.07%     26.74% |       25403      5.39%     32.13% |        4333      0.92%     33.05% |           0      0.00%     33.05% |           0      0.00%     33.05% |       45943      9.75%     42.79% |       63393     13.45%     56.24% |        4376      0.93%     57.17% |       35595      7.55%     64.72% |        4322      0.92%     65.63% |       15249      3.23%     68.87% |       64963     13.78%     82.65% |       46463      9.86%     92.50% |       35350      7.50%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       471448                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           2      1.68%      1.68% |           0      0.00%      1.68% |           0      0.00%      1.68% |           8      6.72%      8.40% |           0      0.00%      8.40% |           1      0.84%      9.24% |           0      0.00%      9.24% |           0      0.00%      9.24% |          88     73.95%     83.19% |           0      0.00%     83.19% |          16     13.45%     96.64% |           4      3.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          119                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11477      7.20%      7.20% |       11421      7.16%     14.36% |       11430      7.17%     21.53% |       11289      7.08%     28.61% |       11187      7.02%     35.63% |           0      0.00%     35.63% |           0      0.00%     35.63% |       11490      7.21%     42.84% |       11444      7.18%     50.01% |       11315      7.10%     57.11% |       11286      7.08%     64.19% |       11293      7.08%     71.27% |       11482      7.20%     78.47% |       11561      7.25%     85.73% |       11280      7.08%     92.80% |       11477      7.20%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       159432                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Load    |      553283      7.53%      7.53% |      477425      6.50%     14.03% |      704140      9.58%     23.61% |      556279      7.57%     31.18% |      403873      5.50%     36.67% |           0      0.00%     36.67% |           0      0.00%     36.67% |      564828      7.69%     44.36% |      680943      9.27%     53.62% |      314881      4.28%     57.91% |      560428      7.63%     65.54% |      375644      5.11%     70.65% |      443445      6.03%     76.68% |      615743      8.38%     85.06% |      591083      8.04%     93.10% |      506866      6.90%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7348861                      
system.ruby.L1Cache_Controller.M.Store   |      382345      7.45%      7.45% |      344928      6.72%     14.17% |      443921      8.65%     22.81% |      383429      7.47%     30.28% |      325015      6.33%     36.61% |        3675      0.07%     36.68% |        3675      0.07%     36.75% |      384597      7.49%     44.24% |      419271      8.17%     52.41% |      281311      5.48%     57.89% |      382777      7.46%     65.35% |      303760      5.92%     71.26% |      324554      6.32%     77.58% |      403047      7.85%     85.43% |      384585      7.49%     92.93% |      363231      7.07%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5134121                      
system.ruby.L1Cache_Controller.M.Inv     |           1      0.17%      0.17% |           1      0.17%      0.34% |           0      0.00%      0.34% |           0      0.00%      0.34% |          56      9.62%      9.97% |           0      0.00%      9.97% |           0      0.00%      9.97% |           0      0.00%      9.97% |           0      0.00%      9.97% |         454     78.01%     87.97% |           0      0.00%     87.97% |          62     10.65%     98.63% |           8      1.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          582                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       56557      8.31%      8.31% |       37905      5.57%     13.88% |       87809     12.90%     26.78% |       57180      8.40%     35.18% |       27916      4.10%     39.28% |           0      0.00%     39.28% |           0      0.00%     39.28% |       57446      8.44%     47.72% |       74900     11.00%     58.73% |        6849      1.01%     59.73% |       56775      8.34%     68.07% |       17244      2.53%     70.61% |       27928      4.10%     74.71% |       67551      9.92%     84.63% |       57598      8.46%     93.10% |       46992      6.90%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       680650                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.94%      2.94% |          52      2.94%      5.88% |          52      2.94%      8.81% |          52      2.94%     11.75% |          52      2.94%     14.69% |         525     29.66%     44.35% |         525     29.66%     74.01% |          50      2.82%     76.84% |          52      2.94%     79.77% |          52      2.94%     82.71% |          52      2.94%     85.65% |          50      2.82%     88.47% |          52      2.94%     91.41% |          50      2.82%     94.24% |          52      2.94%     97.18% |          50      2.82%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1770                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       37311      5.89%      5.89% |       26834      4.24%     10.13% |       96807     15.28%     25.41% |       36878      5.82%     31.23% |       15706      2.48%     33.71% |           0      0.00%     33.71% |           8      0.00%     33.71% |       57621      9.10%     42.80% |       75023     11.84%     54.65% |       15880      2.51%     57.15% |       47069      7.43%     64.58% |       15803      2.49%     67.08% |       26911      4.25%     71.33% |       76710     12.11%     83.43% |       57933      9.14%     92.58% |       47014      7.42%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       633508                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.24%      4.24% |          75      4.24%      8.47% |          75      4.24%     12.71% |          75      4.24%     16.95% |          75      4.24%     21.19% |         364     20.56%     41.75% |         356     20.11%     61.86% |          75      4.24%     66.10% |          75      4.24%     70.34% |          75      4.24%     74.58% |          75      4.24%     78.81% |          75      4.24%     83.05% |          75      4.24%     87.29% |          75      4.24%     91.53% |          75      4.24%     95.76% |          75      4.24%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1770                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1692      6.38%      6.38% |        1708      6.44%     12.81% |        1756      6.62%     19.43% |        1701      6.41%     25.84% |        2493      9.39%     35.23% |           0      0.00%     35.23% |           0      0.00%     35.23% |        1723      6.49%     41.72% |        1771      6.67%     48.39% |        1668      6.28%     54.68% |        1754      6.61%     61.29% |        1714      6.46%     67.74% |        2491      9.39%     77.13% |        2562      9.65%     86.78% |        1753      6.60%     93.39% |        1755      6.61%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        26541                      
system.ruby.L1Cache_Controller.IM.Data   |          24      6.80%      6.80% |          25      7.08%     13.88% |          26      7.37%     21.25% |          26      7.37%     28.61% |          25      7.08%     35.69% |           0      0.00%     35.69% |           0      0.00%     35.69% |          24      6.80%     42.49% |          26      7.37%     49.86% |          26      7.37%     57.22% |          26      7.37%     64.59% |          24      6.80%     71.39% |          26      7.37%     78.75% |          25      7.08%     85.84% |          25      7.08%     92.92% |          25      7.08%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          353                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       31774     14.34%     14.34% |       23541     10.62%     24.96% |        3476      1.57%     26.53% |       32639     14.73%     41.26% |       24447     11.03%     52.29% |         175      0.08%     52.37% |         175      0.08%     52.45% |       12364      5.58%     58.03% |       12370      5.58%     63.61% |        3325      1.50%     65.11% |       22041      9.95%     75.06% |       13782      6.22%     81.28% |       13547      6.11%     87.39% |        3442      1.55%     88.95% |       11994      5.41%     94.36% |       12502      5.64%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       221594                      
system.ruby.L1Cache_Controller.IM.Ack    |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25      2.34%      2.34% |          26      2.44%      4.78% |          27      2.53%      7.31% |          27      2.53%      9.84% |          26      2.44%     12.28% |         350     32.80%     45.08% |         350     32.80%     77.88% |          25      2.34%     80.22% |          27      2.53%     82.76% |          27      2.53%     85.29% |          27      2.53%     87.82% |          25      2.34%     90.16% |          27      2.53%     92.69% |          26      2.44%     95.13% |          26      2.44%     97.56% |          26      2.44%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1067                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       68034      8.10%      8.10% |       49326      5.87%     13.97% |       99239     11.81%     25.78% |       68469      8.15%     33.93% |       39103      4.65%     38.59% |           0      0.00%     38.59% |           0      0.00%     38.59% |       68936      8.21%     46.79% |       86344     10.28%     57.07% |       18164      2.16%     59.23% |       68061      8.10%     67.34% |       28537      3.40%     70.73% |       39410      4.69%     75.42% |       79112      9.42%     84.84% |       68878      8.20%     93.04% |       58469      6.96%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       840082                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1625      6.13%      6.13% |        1532      5.78%     11.91% |        1794      6.77%     18.68% |        1365      5.15%     23.83% |        1699      6.41%     30.24% |        1435      5.41%     35.66% |        1502      5.67%     41.33% |        1421      5.36%     46.69% |        1519      5.73%     52.42% |        1298      4.90%     57.32% |        1433      5.41%     62.72% |        1434      5.41%     68.13% |        1384      5.22%     73.36% |        1468      5.54%     78.90% |        4144     15.64%     94.53% |        1449      5.47%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        26502                      
system.ruby.L2Cache_Controller.L1_GETS   |       39698      6.25%      6.25% |       39525      6.22%     12.47% |       39184      6.17%     18.64% |       39820      6.27%     24.91% |       39197      6.17%     31.07% |       39296      6.19%     37.26% |       39495      6.22%     43.48% |       39748      6.26%     49.73% |       39912      6.28%     56.02% |       39425      6.21%     62.22% |       39735      6.25%     68.48% |       40391      6.36%     74.83% |       40324      6.35%     81.18% |       40419      6.36%     87.54% |       39968      6.29%     93.83% |       39181      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       635318                      
system.ruby.L2Cache_Controller.L1_GETX   |       13829      6.23%      6.23% |       13992      6.30%     12.53% |       14043      6.33%     18.86% |       13905      6.27%     25.13% |       13943      6.28%     31.41% |       13847      6.24%     37.65% |       13816      6.22%     43.87% |       13979      6.30%     50.17% |       13823      6.23%     56.40% |       13852      6.24%     62.64% |       13873      6.25%     68.89% |       13800      6.22%     75.11% |       13772      6.21%     81.31% |       13715      6.18%     87.49% |       13859      6.24%     93.74% |       13899      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       221947                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       52519      6.25%      6.25% |       52509      6.25%     12.50% |       52165      6.21%     18.71% |       52661      6.27%     24.98% |       52077      6.20%     31.18% |       52023      6.19%     37.37% |       52191      6.21%     43.58% |       52609      6.26%     49.85% |       52616      6.26%     56.11% |       52145      6.21%     62.32% |       52495      6.25%     68.57% |       53073      6.32%     74.88% |       53032      6.31%     81.20% |       53073      6.32%     87.51% |       52819      6.29%     93.80% |       52075      6.20%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       840082                      
system.ruby.L2Cache_Controller.L2_Replacement |        6129      6.34%      6.34% |        6050      6.26%     12.59% |        6011      6.22%     18.81% |        6088      6.30%     25.10% |        5979      6.18%     31.29% |        6036      6.24%     37.53% |        5968      6.17%     43.70% |        6050      6.26%     49.96% |        6092      6.30%     56.26% |        5946      6.15%     62.40% |        6039      6.24%     68.65% |        6005      6.21%     74.86% |        6014      6.22%     81.08% |        6104      6.31%     87.39% |        6126      6.33%     93.72% |        6070      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        96707                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        4520      6.24%      6.24% |        4458      6.15%     12.39% |        4388      6.06%     18.45% |        4452      6.15%     24.60% |        4420      6.10%     30.70% |        4522      6.24%     36.94% |        4586      6.33%     43.27% |        4561      6.30%     49.57% |        4688      6.47%     56.04% |        4342      5.99%     62.04% |        4464      6.16%     68.20% |        4498      6.21%     74.41% |        4644      6.41%     80.82% |        4611      6.37%     87.19% |        4691      6.48%     93.66% |        4590      6.34%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        72435                      
system.ruby.L2Cache_Controller.Mem_Data  |       43054      6.26%      6.26% |       42905      6.24%     12.50% |       42806      6.22%     18.72% |       42977      6.25%     24.97% |       42804      6.22%     31.19% |       42963      6.25%     37.44% |       42984      6.25%     43.69% |       43029      6.26%     49.94% |       43201      6.28%     56.22% |       42688      6.21%     62.43% |       42915      6.24%     68.67% |       42947      6.24%     74.91% |       43112      6.27%     81.18% |       43149      6.27%     87.45% |       43235      6.29%     93.74% |       43077      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       687846                      
system.ruby.L2Cache_Controller.Mem_Ack   |       10649      6.30%      6.30% |       10508      6.21%     12.51% |       10399      6.15%     18.66% |       10540      6.23%     24.89% |       10399      6.15%     31.04% |       10558      6.24%     37.28% |       10554      6.24%     43.52% |       10611      6.27%     49.79% |       10780      6.37%     56.16% |       10288      6.08%     62.25% |       10503      6.21%     68.46% |       10503      6.21%     74.67% |       10658      6.30%     80.97% |       10715      6.33%     87.30% |       10817      6.40%     93.70% |       10660      6.30%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       169142                      
system.ruby.L2Cache_Controller.WB_Data   |         108      4.59%      4.59% |         114      4.85%      9.44% |         134      5.70%     15.14% |         131      5.57%     20.71% |         132      5.61%     26.32% |         180      7.65%     33.97% |         175      7.44%     41.41% |         170      7.23%     48.64% |         175      7.44%     56.08% |         174      7.40%     63.48% |         171      7.27%     70.75% |         168      7.14%     77.89% |         149      6.34%     84.23% |         149      6.34%     90.56% |         110      4.68%     95.24% |         112      4.76%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2352                      
system.ruby.L2Cache_Controller.Ack       |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           2      4.26%     17.02% |           3      6.38%     23.40% |           6     12.77%     36.17% |           2      4.26%     40.43% |           2      4.26%     44.68% |           6     12.77%     57.45% |           3      6.38%     63.83% |           5     10.64%     74.47% |           5     10.64%     85.11% |           3      6.38%     91.49% |           2      4.26%     95.74% |           1      2.13%     97.87% |           1      2.13%    100.00%
system.ruby.L2Cache_Controller.Ack::total           47                      
system.ruby.L2Cache_Controller.Ack_all   |         723      6.05%      6.05% |         775      6.49%     12.55% |         800      6.70%     19.24% |         714      5.98%     25.22% |         764      6.40%     31.62% |         799      6.69%     38.31% |         779      6.52%     44.84% |         751      6.29%     51.13% |         822      6.88%     58.01% |         630      5.28%     63.29% |         655      5.49%     68.77% |         718      6.01%     74.78% |         723      6.05%     80.84% |         743      6.22%     87.06% |         829      6.94%     94.00% |         716      6.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        11941                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.95%      3.95% |          70      3.95%      7.91% |          98      5.54%     13.45% |          98      5.54%     18.98% |          98      5.54%     24.52% |         140      7.91%     32.43% |         140      7.91%     40.34% |         140      7.91%     48.25% |         140      7.91%     56.16% |         140      7.91%     64.07% |         134      7.57%     71.64% |         138      7.80%     79.44% |         112      6.33%     85.76% |         112      6.33%     92.09% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1770                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       53485      6.25%      6.25% |       53475      6.25%     12.49% |       53157      6.21%     18.70% |       53655      6.27%     24.97% |       53070      6.20%     31.17% |       53059      6.20%     37.36% |       53227      6.22%     43.58% |       53642      6.27%     49.85% |       53640      6.27%     56.11% |       53179      6.21%     62.32% |       53530      6.25%     68.58% |       54109      6.32%     74.90% |       54040      6.31%     81.21% |       54078      6.32%     87.52% |       53785      6.28%     93.81% |       53038      6.19%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       856169                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1362      6.37%      6.37% |        1369      6.41%     12.78% |        1511      7.07%     19.85% |        1302      6.09%     25.95% |        1353      6.33%     32.28% |        1349      6.31%     38.59% |        1289      6.03%     44.62% |        1305      6.11%     50.73% |        1381      6.46%     57.20% |        1170      5.48%     62.67% |        1255      5.87%     68.54% |        1277      5.98%     74.52% |        1239      5.80%     80.32% |        1315      6.15%     86.47% |        1531      7.17%     93.64% |        1359      6.36%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21367                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29264      6.27%      6.27% |       29018      6.21%     12.48% |       28757      6.16%     18.64% |       29168      6.25%     24.88% |       28945      6.20%     31.08% |       29133      6.24%     37.32% |       29201      6.25%     43.57% |       29228      6.26%     49.83% |       29364      6.29%     56.12% |       29098      6.23%     62.35% |       29215      6.26%     68.61% |       29254      6.26%     74.87% |       29462      6.31%     81.18% |       29388      6.29%     87.47% |       29252      6.26%     93.73% |       29261      6.27%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       467008                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       12428      6.23%      6.23% |       12518      6.28%     12.51% |       12538      6.29%     18.79% |       12507      6.27%     25.06% |       12506      6.27%     31.33% |       12481      6.26%     37.59% |       12494      6.26%     43.85% |       12496      6.26%     50.12% |       12456      6.24%     56.36% |       12420      6.23%     62.59% |       12445      6.24%     68.83% |       12416      6.22%     75.05% |       12411      6.22%     81.27% |       12446      6.24%     87.51% |       12452      6.24%     93.75% |       12457      6.25%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       199471                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         249      4.90%      4.90% |         163      3.21%      8.11% |         283      5.57%     13.68% |          63      1.24%     14.92% |         346      6.81%     21.74% |          86      1.69%     23.43% |         213      4.19%     27.62% |         116      2.28%     29.91% |         124      2.44%     32.35% |         114      2.24%     34.59% |         178      3.50%     38.10% |         157      3.09%     41.19% |         145      2.85%     44.04% |         153      3.01%     47.06% |        2599     51.17%     98.23% |          90      1.77%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5079                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     35.90%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |          11     28.21%     64.10% |          14     35.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           39                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.89%      3.89% |          14      3.89%      7.78% |          28      7.78%     15.56% |          28      7.78%     23.33% |          28      7.78%     31.11% |          28      7.78%     38.89% |          28      7.78%     46.67% |          28      7.78%     54.44% |          28      7.78%     62.22% |          28      7.78%     70.00% |          25      6.94%     76.94% |          27      7.50%     84.44% |          14      3.89%     88.33% |          14      3.89%     92.22% |          14      3.89%     96.11% |          14      3.89%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          360                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           2      4.26%     17.02% |           3      6.38%     23.40% |           6     12.77%     36.17% |           2      4.26%     40.43% |           2      4.26%     44.68% |           6     12.77%     57.45% |           3      6.38%     63.83% |           5     10.64%     74.47% |           5     10.64%     85.11% |           3      6.38%     91.49% |           2      4.26%     95.74% |           1      2.13%     97.87% |           1      2.13%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           47                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         710      6.03%      6.03% |         767      6.51%     12.54% |         792      6.73%     19.27% |         704      5.98%     25.25% |         752      6.39%     31.63% |         785      6.67%     38.30% |         769      6.53%     44.83% |         741      6.29%     51.13% |         806      6.85%     57.97% |         621      5.27%     63.24% |         643      5.46%     68.70% |         704      5.98%     74.68% |         711      6.04%     80.72% |         736      6.25%     86.97% |         821      6.97%     93.94% |         713      6.06%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        11775                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10364      6.22%      6.22% |       10437      6.27%     12.49% |       10315      6.20%     18.69% |       10554      6.34%     25.03% |       10154      6.10%     31.13% |       10023      6.02%     37.15% |       10154      6.10%     43.24% |       10379      6.23%     49.48% |       10397      6.24%     55.72% |       10173      6.11%     61.83% |       10386      6.24%     68.07% |       10999      6.61%     74.68% |       10750      6.46%     81.13% |       10919      6.56%     87.69% |       10646      6.39%     94.08% |        9850      5.92%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       166500                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1387      6.27%      6.27% |        1460      6.60%     12.88% |        1477      6.68%     19.55% |        1370      6.20%     25.75% |        1409      6.37%     32.12% |        1338      6.05%     38.17% |        1294      5.85%     44.03% |        1455      6.58%     50.61% |        1339      6.06%     56.66% |        1404      6.35%     63.01% |        1400      6.33%     69.34% |        1356      6.13%     75.47% |        1347      6.09%     81.57% |        1255      5.68%     87.24% |        1393      6.30%     93.54% |        1428      6.46%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        22112                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        6116      6.34%      6.34% |        6038      6.26%     12.59% |        5994      6.21%     18.80% |        6074      6.29%     25.09% |        5966      6.18%     31.27% |        6019      6.24%     37.51% |        5958      6.17%     43.68% |        6040      6.26%     49.94% |        6075      6.29%     56.23% |        5939      6.15%     62.39% |        6027      6.24%     68.63% |        5992      6.21%     74.84% |        6004      6.22%     81.06% |        6098      6.32%     87.38% |        6117      6.34%     93.71% |        6068      6.29%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        96525                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3772      6.28%      6.28% |        3651      6.08%     12.35% |        3569      5.94%     18.29% |        3719      6.19%     24.48% |        3635      6.05%     30.53% |        3700      6.16%     36.69% |        3782      6.29%     42.98% |        3790      6.31%     49.29% |        3848      6.40%     55.69% |        3685      6.13%     61.82% |        3784      6.30%     68.12% |        3763      6.26%     74.38% |        3894      6.48%     80.86% |        3837      6.38%     87.24% |        3831      6.38%     93.62% |        3834      6.38%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        60094                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.95%      3.95% |          70      3.95%      7.91% |          98      5.54%     13.45% |          98      5.54%     18.98% |          98      5.54%     24.52% |         140      7.91%     32.43% |         140      7.91%     40.34% |         140      7.91%     48.25% |         140      7.91%     56.16% |         140      7.91%     64.07% |         134      7.57%     71.64% |         138      7.80%     79.44% |         112      6.33%     85.76% |         112      6.33%     92.09% |          70      3.95%     96.05% |          70      3.95%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1770                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       52519      6.25%      6.25% |       52509      6.25%     12.50% |       52165      6.21%     18.71% |       52661      6.27%     24.98% |       52077      6.20%     31.18% |       52023      6.19%     37.37% |       52191      6.21%     43.58% |       52609      6.26%     49.85% |       52616      6.26%     56.11% |       52145      6.21%     62.32% |       52495      6.25%     68.57% |       53073      6.32%     74.88% |       53032      6.31%     81.20% |       53073      6.32%     87.51% |       52819      6.29%     93.80% |       52075      6.20%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       840082                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |          11      8.15%      8.15% |          10      7.41%     15.56% |          15     11.11%     26.67% |          12      8.89%     35.56% |          10      7.41%     42.96% |          11      8.15%     51.11% |           8      5.93%     57.04% |           8      5.93%     62.96% |          11      8.15%     71.11% |           4      2.96%     74.07% |           7      5.19%     79.26% |           8      5.93%     85.19% |           7      5.19%     90.37% |           4      2.96%     93.33% |           8      5.93%     99.26% |           1      0.74%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total          135                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          38      6.71%      6.71% |          40      7.07%     13.78% |          27      4.77%     18.55% |          29      5.12%     23.67% |          33      5.83%     29.51% |          37      6.54%     36.04% |          35      6.18%     42.23% |          30      5.30%     47.53% |          34      6.01%     53.53% |          36      6.36%     59.89% |          37      6.54%     66.43% |          31      5.48%     71.91% |          39      6.89%     78.80% |          38      6.71%     85.51% |          39      6.89%     92.40% |          43      7.60%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          566                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |       10649      6.30%      6.30% |       10508      6.21%     12.51% |       10399      6.15%     18.66% |       10540      6.23%     24.89% |       10399      6.15%     31.04% |       10558      6.24%     37.28% |       10554      6.24%     43.52% |       10611      6.27%     49.79% |       10780      6.37%     56.16% |       10288      6.08%     62.25% |       10503      6.21%     68.46% |       10503      6.21%     74.67% |       10658      6.30%     80.97% |       10715      6.33%     87.30% |       10817      6.40%     93.70% |       10660      6.30%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       169142                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           3      4.92%      4.92% |           6      9.84%     14.75% |           9     14.75%     29.51% |           6      9.84%     39.34% |           5      8.20%     47.54% |           5      8.20%     55.74% |           4      6.56%     62.30% |           3      4.92%     67.21% |           4      6.56%     73.77% |           2      3.28%     77.05% |           3      4.92%     81.97% |           4      6.56%     88.52% |           3      4.92%     93.44% |           0      0.00%     93.44% |           3      4.92%     98.36% |           1      1.64%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           61                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           8     10.81%     10.81% |           4      5.41%     16.22% |           6      8.11%     24.32% |           6      8.11%     32.43% |           5      6.76%     39.19% |           6      8.11%     47.30% |           4      5.41%     52.70% |           5      6.76%     59.46% |           7      9.46%     68.92% |           2      2.70%     71.62% |           4      5.41%     77.03% |           4      5.41%     82.43% |           4      5.41%     87.84% |           4      5.41%     93.24% |           5      6.76%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           74                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          35      6.72%      6.72% |          38      7.29%     14.01% |          27      5.18%     19.19% |          27      5.18%     24.38% |          29      5.57%     29.94% |          35      6.72%     36.66% |          31      5.95%     42.61% |          27      5.18%     47.79% |          31      5.95%     53.74% |          32      6.14%     59.88% |          34      6.53%     66.41% |          26      4.99%     71.40% |          34      6.53%     77.93% |          37      7.10%     85.03% |          37      7.10%     92.13% |          41      7.87%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          521                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           3      6.67%      6.67% |           2      4.44%     11.11% |           0      0.00%     11.11% |           2      4.44%     15.56% |           4      8.89%     24.44% |           2      4.44%     28.89% |           4      8.89%     37.78% |           3      6.67%     44.44% |           3      6.67%     51.11% |           4      8.89%     60.00% |           3      6.67%     66.67% |           5     11.11%     77.78% |           5     11.11%     88.89% |           1      2.22%     91.11% |           2      4.44%     95.56% |           2      4.44%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           45                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         710      6.03%      6.03% |         767      6.51%     12.54% |         792      6.73%     19.27% |         704      5.98%     25.25% |         752      6.39%     31.63% |         785      6.67%     38.30% |         769      6.53%     44.83% |         741      6.29%     51.13% |         806      6.85%     57.97% |         621      5.27%     63.24% |         643      5.46%     68.70% |         704      5.98%     74.68% |         711      6.04%     80.72% |         736      6.25%     86.97% |         821      6.97%     93.94% |         713      6.06%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        11775                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           2      4.26%     17.02% |           3      6.38%     23.40% |           6     12.77%     36.17% |           2      4.26%     40.43% |           2      4.26%     44.68% |           6     12.77%     57.45% |           3      6.38%     63.83% |           5     10.64%     74.47% |           5     10.64%     85.11% |           3      6.38%     91.49% |           2      4.26%     95.74% |           1      2.13%     97.87% |           1      2.13%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           47                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           2      4.26%     17.02% |           3      6.38%     23.40% |           6     12.77%     36.17% |           2      4.26%     40.43% |           2      4.26%     44.68% |           6     12.77%     57.45% |           3      6.38%     63.83% |           5     10.64%     74.47% |           5     10.64%     85.11% |           3      6.38%     91.49% |           2      4.26%     95.74% |           1      2.13%     97.87% |           1      2.13%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           47                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29264      6.27%      6.27% |       29018      6.21%     12.48% |       28757      6.16%     18.64% |       29168      6.25%     24.88% |       28945      6.20%     31.08% |       29133      6.24%     37.32% |       29201      6.25%     43.57% |       29228      6.26%     49.83% |       29364      6.29%     56.12% |       29098      6.23%     62.35% |       29215      6.26%     68.61% |       29254      6.26%     74.87% |       29462      6.31%     81.18% |       29388      6.29%     87.47% |       29252      6.26%     93.73% |       29261      6.27%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       467008                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1362      6.37%      6.37% |        1369      6.41%     12.78% |        1511      7.07%     19.85% |        1302      6.09%     25.95% |        1353      6.33%     32.28% |        1349      6.31%     38.59% |        1289      6.03%     44.62% |        1305      6.11%     50.73% |        1381      6.46%     57.20% |        1170      5.48%     62.67% |        1255      5.87%     68.54% |        1277      5.98%     74.52% |        1239      5.80%     80.32% |        1315      6.15%     86.47% |        1531      7.17%     93.64% |        1359      6.36%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21367                      
system.ruby.L2Cache_Controller.IM.Mem_Data |       12428      6.23%      6.23% |       12518      6.28%     12.51% |       12538      6.29%     18.79% |       12507      6.27%     25.06% |       12506      6.27%     31.33% |       12481      6.26%     37.59% |       12494      6.26%     43.85% |       12496      6.26%     50.12% |       12456      6.24%     56.36% |       12420      6.23%     62.59% |       12445      6.24%     68.83% |       12416      6.22%     75.05% |       12411      6.22%     81.27% |       12446      6.24%     87.51% |       12452      6.24%     93.75% |       12457      6.25%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       199471                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.91%      3.91% |          42      3.91%      7.82% |          70      6.52%     14.34% |          56      5.21%     19.55% |          56      5.21%     24.77% |          84      7.82%     32.59% |          84      7.82%     40.41% |          84      7.82%     48.23% |          84      7.82%     56.05% |          84      7.82%     63.87% |          81      7.54%     71.42% |          83      7.73%     79.14% |          70      6.52%     85.66% |          70      6.52%     92.18% |          42      3.91%     96.09% |          42      3.91%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1074                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       53443      6.25%      6.25% |       53433      6.25%     12.50% |       53087      6.21%     18.71% |       53599      6.27%     24.98% |       53014      6.20%     31.18% |       52975      6.20%     37.37% |       53143      6.21%     43.59% |       53558      6.26%     49.85% |       53556      6.26%     56.11% |       53095      6.21%     62.32% |       53449      6.25%     68.57% |       54026      6.32%     74.89% |       53970      6.31%     81.20% |       54008      6.32%     87.52% |       53743      6.29%     93.80% |       52996      6.20%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       855095                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          69      3.96%      3.96% |          69      3.96%      7.91% |          97      5.56%     13.47% |          97      5.56%     19.04% |          97      5.56%     24.60% |         140      8.03%     32.63% |         140      8.03%     40.65% |         136      7.80%     48.45% |         138      7.91%     56.36% |         137      7.86%     64.22% |         132      7.57%     71.79% |         137      7.86%     79.64% |         108      6.19%     85.84% |         108      6.19%     92.03% |          69      3.96%     95.99% |          70      4.01%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1744                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      3.85%      3.85% |           1      3.85%      7.69% |           1      3.85%     11.54% |           1      3.85%     15.38% |           1      3.85%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           4     15.38%     34.62% |           2      7.69%     42.31% |           3     11.54%     53.85% |           2      7.69%     61.54% |           1      3.85%     65.38% |           4     15.38%     80.77% |           4     15.38%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           26                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      3.85%      3.85% |           1      3.85%      7.69% |           1      3.85%     11.54% |           1      3.85%     15.38% |           1      3.85%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           4     15.38%     34.62% |           2      7.69%     42.31% |           3     11.54%     53.85% |           2      7.69%     61.54% |           1      3.85%     65.38% |           4     15.38%     80.77% |           4     15.38%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           26                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          69      3.96%      3.96% |          69      3.96%      7.91% |          97      5.56%     13.47% |          97      5.56%     19.04% |          97      5.56%     24.60% |         140      8.03%     32.63% |         140      8.03%     40.65% |         136      7.80%     48.45% |         138      7.91%     56.36% |         137      7.86%     64.22% |         132      7.57%     71.79% |         137      7.86%     79.64% |         108      6.19%     85.84% |         108      6.19%     92.03% |          69      3.96%     95.99% |          70      4.01%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1744                      

---------- End Simulation Statistics   ----------
