// Seed: 3089430642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output id_12;
  inout id_11;
  inout id_10;
  inout id_9;
  output id_8;
  output id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_12;
  assign #1 id_11 = 1;
  assign id_6 = 1;
  logic id_13;
  logic id_14;
  type_18(
      id_11 ? id_1 : id_3[1] == id_8, id_12 / id_6, 1, 1, 1
  );
  assign id_6 = id_10[1];
endmodule
