# Verilog-Learning
This repo documents the learning of verilog HDL from various resources

|    Folder   | Description                                 |
|-------------|---------------------------------------------|
| [Logic_Gates](https://github.com/embedded-explorer/Verilog-Learning/tree/main/Logic_Gates) | Modelling Logic Equations using logic gates |
