Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Apr 11 16:51:35 2024
| Host         : P1-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 28          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               11          
TIMING-20  Warning           Non-clocked latch                           11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (133)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: vga/ASCII/dataOut_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/ASCII/dataOut_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/ASCII/dataOut_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/ASCII/dataOut_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/ASCII/dataOut_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/ASCII/dataOut_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/ASCII/dataOut_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/entercount_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/entercount_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/entercount_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/entercount_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga/p1/read_data_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.099    -1499.743                    142                  221        0.163        0.000                      0                  221        3.750        0.000                       0                   116  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.099    -1499.743                    142                  221        0.163        0.000                      0                  221        3.750        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -11.099ns,  Total Violation    -1499.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.099ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.298ns  (logic 13.986ns (68.904%)  route 6.312ns (31.096%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    23.828 f  vga/address__1/P[15]
                         net (fo=12, routed)          1.393    25.221    vga/Sprites/P[15]
    SLICE_X61Y91         LUT4 (Prop_lut4_I2_O)        0.124    25.345 r  vga/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.439    25.784    vga/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X1Y18         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.554    14.976    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism              0.187    15.163    
                         clock uncertainty           -0.035    15.128    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.685    vga/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -25.784    
  -------------------------------------------------------------------
                         slack                                -11.099    

Slack (VIOLATED) :        -11.037ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.114ns  (logic 13.862ns (68.919%)  route 6.252ns (31.081%))
  Logic Levels:           7  (DSP48E1=4 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    23.828 r  vga/address__1/P[6]
                         net (fo=8, routed)           1.772    25.600    vga/Sprites/P[6]
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.555    14.977    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.563    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -25.600    
  -------------------------------------------------------------------
                         slack                                -11.037    

Slack (VIOLATED) :        -11.025ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.225ns  (logic 13.986ns (69.153%)  route 6.239ns (30.847%))
  Logic Levels:           8  (DSP48E1=4 LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    23.828 f  vga/address__1/P[17]
                         net (fo=9, routed)           0.907    24.735    vga/Sprites/P[17]
    SLICE_X60Y84         LUT2 (Prop_lut2_I0_O)        0.124    24.859 r  vga/Sprites/MemoryArray_reg_0_i_1/O
                         net (fo=2, routed)           0.852    25.711    vga/Sprites/MemoryArray_reg_0_i_1_n_0
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.555    14.977    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.686    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -25.711    
  -------------------------------------------------------------------
                         slack                                -11.025    

Slack (VIOLATED) :        -11.012ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.089ns  (logic 13.862ns (69.004%)  route 6.227ns (30.996%))
  Logic Levels:           7  (DSP48E1=4 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    23.828 r  vga/address__1/P[5]
                         net (fo=8, routed)           1.747    25.575    vga/Sprites/P[5]
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.555    14.977    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.563    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -25.575    
  -------------------------------------------------------------------
                         slack                                -11.012    

Slack (VIOLATED) :        -11.008ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 13.986ns (68.970%)  route 6.292ns (31.030%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    23.828 r  vga/address__1/P[16]
                         net (fo=9, routed)           1.363    25.191    vga/Sprites/P[16]
    SLICE_X71Y78         LUT4 (Prop_lut4_I0_O)        0.124    25.315 r  vga/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.449    25.764    vga/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y15         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626    15.048    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.187    15.235    
                         clock uncertainty           -0.035    15.200    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.757    vga/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -25.764    
  -------------------------------------------------------------------
                         slack                                -11.008    

Slack (VIOLATED) :        -10.929ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.005ns  (logic 13.862ns (69.292%)  route 6.143ns (30.708%))
  Logic Levels:           7  (DSP48E1=4 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    23.828 r  vga/address__1/P[13]
                         net (fo=8, routed)           1.664    25.491    vga/Sprites/P[13]
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.555    14.977    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.563    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -25.491    
  -------------------------------------------------------------------
                         slack                                -10.929    

Slack (VIOLATED) :        -10.911ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.102ns  (logic 13.986ns (69.574%)  route 6.116ns (30.426%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    23.828 f  vga/address__1/P[15]
                         net (fo=12, routed)          1.057    24.885    vga/Sprites/P[15]
    SLICE_X59Y81         LUT4 (Prop_lut4_I2_O)        0.124    25.009 r  vga/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.580    25.589    vga/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X1Y16         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.547    14.969    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism              0.187    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.678    vga/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                -10.911    

Slack (VIOLATED) :        -10.894ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.970ns  (logic 13.862ns (69.413%)  route 6.108ns (30.587%))
  Logic Levels:           7  (DSP48E1=4 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.828 r  vga/address__1/P[9]
                         net (fo=8, routed)           1.629    25.456    vga/Sprites/P[9]
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.555    14.977    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.563    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -25.456    
  -------------------------------------------------------------------
                         slack                                -10.894    

Slack (VIOLATED) :        -10.890ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.966ns  (logic 13.862ns (69.427%)  route 6.104ns (30.573%))
  Logic Levels:           7  (DSP48E1=4 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.828 r  vga/address__1/P[4]
                         net (fo=8, routed)           1.624    25.452    vga/Sprites/P[4]
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.555    14.977    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.563    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                -10.890    

Slack (VIOLATED) :        -10.889ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.966ns  (logic 13.862ns (69.428%)  route 6.104ns (30.572%))
  Logic Levels:           7  (DSP48E1=4 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.884     5.486    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.358 r  vga/ImageData/MemoryArray_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.423    vga/ImageData/MemoryArray_reg_0_7_n_0
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.848 r  vga/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           1.559    10.407    vga/ImageData/colorAddr[7]
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.531 f  vga/ImageData/VGA_G_OBUF[1]_inst_i_5_replica/O
                         net (fo=7, routed)           0.798    11.329    vga/ImageData/MemoryArray_reg_1_3_0_repN_1
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.124    11.453 r  vga/ImageData/address1_i_8_comp_1/O
                         net (fo=1, routed)           0.553    12.006    vga/final_ascii[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    17.076 r  vga/address1/P[7]
                         net (fo=1, routed)           1.447    18.523    vga/address1_n_98
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    20.539 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.056    20.595    vga/address_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.308 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.310    vga/address__0_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.828 r  vga/address__1/P[2]
                         net (fo=8, routed)           1.624    25.452    vga/Sprites/P[2]
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.555    14.977    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.187    15.164    
                         clock uncertainty           -0.035    15.129    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.563    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                -10.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/p1/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.569     1.488    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  vga/p1/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/p1/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.110     1.740    vga/p1/clk_count_reg[2]
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.785 r  vga/p1/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    vga/p1/clk_count[1]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  vga/p1/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.838     2.003    vga/p1/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  vga/p1/clk_count_reg[1]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.120     1.621    vga/p1/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/p1/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.569     1.488    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  vga/p1/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/p1/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.114     1.744    vga/p1/clk_count_reg[2]
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  vga/p1/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    vga/p1/clk_count[3]_i_1_n_0
    SLICE_X14Y82         FDRE                                         r  vga/p1/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.838     2.003    vga/p1/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  vga/p1/clk_count_reg[3]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.121     1.622    vga/p1/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga/p1/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/read_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.566     1.485    vga/p1/clk_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  vga/p1/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  vga/p1/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.112     1.738    vga/p1/FSM_onehot_state_reg_n_0_[5]
    SLICE_X14Y79         FDRE                                         r  vga/p1/read_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    vga/p1/clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  vga/p1/read_data_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.052     1.551    vga/p1/read_data_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/p1/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.569     1.488    vga/p1/clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vga/p1/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  vga/p1/data_inter_reg/Q
                         net (fo=5, routed)           0.069     1.685    vga/p1/data_inter
    SLICE_X11Y82         LUT4 (Prop_lut4_I0_O)        0.099     1.784 r  vga/p1/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga/p1/ps2_data_clean_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  vga/p1/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.838     2.003    vga/p1/clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vga/p1/ps2_data_clean_reg/C
                         clock pessimism             -0.514     1.488    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.091     1.579    vga/p1/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/p1/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.796%)  route 0.167ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.569     1.488    vga/p1/clk_IBUF_BUFG
    SLICE_X11Y82         FDRE                                         r  vga/p1/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  vga/p1/ps2_data_s_reg/Q
                         net (fo=1, routed)           0.167     1.796    vga/p1/ps2_data_s
    SLICE_X12Y81         FDRE                                         r  vga/p1/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.837     2.002    vga/p1/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  vga/p1/frame_reg[10]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.059     1.581    vga/p1/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/p1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.162%)  route 0.171ns (47.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.567     1.486    vga/p1/clk_IBUF_BUFG
    SLICE_X13Y80         FDPE                                         r  vga/p1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  vga/p1/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.171     1.798    vga/p1/reset_bit_count
    SLICE_X14Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  vga/p1/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.843    vga/p1/ps2_clk_h_inv_i_1_n_0
    SLICE_X14Y80         FDRE                                         r  vga/p1/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.836     2.001    vga/p1/clk_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  vga/p1/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.500     1.500    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.121     1.621    vga/p1/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/p1/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.336%)  route 0.128ns (47.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.566     1.485    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  vga/p1/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga/p1/frame_reg[4]/Q
                         net (fo=3, routed)           0.128     1.755    vga/p1/CONV_INTEGER[3]
    SLICE_X15Y79         FDRE                                         r  vga/p1/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  vga/p1/frame_reg[3]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.047     1.532    vga/p1/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga/p1/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.569     1.488    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  vga/p1/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  vga/p1/clk_inter_reg/Q
                         net (fo=5, routed)           0.096     1.713    vga/p1/clk_inter
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.099     1.812 r  vga/p1/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga/p1/clk_count[0]_i_1_n_0
    SLICE_X15Y82         FDRE                                         r  vga/p1/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.838     2.003    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  vga/p1/clk_count_reg[0]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X15Y82         FDRE (Hold_fdre_C_D)         0.092     1.580    vga/p1/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/p1/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.569     1.488    vga/p1/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  vga/p1/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/p1/clk_count_reg[1]/Q
                         net (fo=5, routed)           0.127     1.779    vga/p1/clk_count_reg[1]
    SLICE_X15Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.824 r  vga/p1/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga/p1/clk_count[2]_i_1_n_0
    SLICE_X15Y82         FDRE                                         r  vga/p1/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.838     2.003    vga/p1/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  vga/p1/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X15Y82         FDRE (Hold_fdre_C_D)         0.091     1.592    vga/p1/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.557     1.476    vga/clk_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  vga/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.773    vga/pixCounter_reg_n_0_[0]
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.042     1.815 r  vga/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga/pixCounter[1]_i_1_n_0
    SLICE_X35Y74         FDRE                                         r  vga/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.825     1.990    vga/clk_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  vga/pixCounter_reg[1]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X35Y74         FDRE (Hold_fdre_C_D)         0.107     1.583    vga/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  vga/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  vga/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   vga/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   vga/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  vga/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  vga/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y67  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y67  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y68  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y67  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y67  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK



