ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.pxe_ffy,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	pxe_ffy:
  26              	.LVL0:
  27              	.LFB139:
  28              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   ** This notice applies to any and all portions of this file
   8:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/main.c    ****   * USER CODE END. Other portions of this file, whether
  10:Src/main.c    ****   * inserted by the user or by software development tools
  11:Src/main.c    ****   * are owned by their respective copyright owners.
  12:Src/main.c    ****   *
  13:Src/main.c    ****   * COPYRIGHT(c) 2019 STMicroelectronics
  14:Src/main.c    ****   *
  15:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/main.c    ****   * are permitted provided that the following conditions are met:
  17:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  19:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/main.c    ****   *      and/or other materials provided with the distribution.
  22:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  24:Src/main.c    ****   *      without specific prior written permission.
  25:Src/main.c    ****   *
  26:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 2


  31:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/main.c    ****   *
  37:Src/main.c    ****   ******************************************************************************
  38:Src/main.c    ****   */
  39:Src/main.c    **** /* USER CODE END Header */
  40:Src/main.c    **** 
  41:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  42:Src/main.c    **** #include "main.h"
  43:Src/main.c    **** 
  44:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  45:Src/main.c    **** /* USER CODE BEGIN Includes */
  46:Src/main.c    **** 
  47:Src/main.c    **** /* USER CODE END Includes */
  48:Src/main.c    **** 
  49:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  50:Src/main.c    **** /* USER CODE BEGIN PTD */
  51:Src/main.c    **** 
  52:Src/main.c    **** /* USER CODE END PTD */
  53:Src/main.c    **** 
  54:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  55:Src/main.c    **** /* USER CODE BEGIN PD */
  56:Src/main.c    **** 
  57:Src/main.c    **** /* USER CODE END PD */
  58:Src/main.c    **** 
  59:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
  60:Src/main.c    **** /* USER CODE BEGIN PM */
  61:Src/main.c    **** 
  62:Src/main.c    **** /* USER CODE END PM */
  63:Src/main.c    **** 
  64:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  65:Src/main.c    **** I2C_HandleTypeDef hi2c1;
  66:Src/main.c    **** 
  67:Src/main.c    **** SPI_HandleTypeDef hspi2;
  68:Src/main.c    **** 
  69:Src/main.c    **** TIM_HandleTypeDef htim1;
  70:Src/main.c    **** 
  71:Src/main.c    **** UART_HandleTypeDef huart4;
  72:Src/main.c    **** 
  73:Src/main.c    **** /* USER CODE BEGIN PV */
  74:Src/main.c    **** 
  75:Src/main.c    **** /* USER CODE END PV */
  76:Src/main.c    **** 
  77:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  78:Src/main.c    **** void SystemClock_Config(void);
  79:Src/main.c    **** static void MX_GPIO_Init(void);
  80:Src/main.c    **** static void MX_SPI2_Init(void);
  81:Src/main.c    **** static void MX_UART4_Init(void);
  82:Src/main.c    **** static void MX_TIM1_Init(void);
  83:Src/main.c    **** static void MX_I2C1_Init(void);
  84:Src/main.c    **** 
  85:Src/main.c    **** static void spi_tx(void);
  86:Src/main.c    **** 
  87:Src/main.c    **** static void ttn_init(const uint16_t rst_dur, const uint16_t pwm_max);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 3


  88:Src/main.c    **** 
  89:Src/main.c    **** static void ttn_rowcol(const uint16_t row, const uint16_t col);
  90:Src/main.c    **** 
  91:Src/main.c    **** static void ttn_ramwrite(const uint16_t vs);
  92:Src/main.c    **** 
  93:Src/main.c    **** static void ttn_ramread();
  94:Src/main.c    **** 
  95:Src/main.c    **** static void ttn_pxvo(const uint16_t vs);
  96:Src/main.c    **** 
  97:Src/main.c    **** static void pxe_ffy(int data);
  98:Src/main.c    **** 
  99:Src/main.c    **** static void ttn_col(const uint16_t col);
 100:Src/main.c    **** 
 101:Src/main.c    **** static void ttn_row(const uint16_t row);
 102:Src/main.c    **** 
 103:Src/main.c    **** static void ttn_pxvoRef(const uint16_t vs);
 104:Src/main.c    **** 
 105:Src/main.c    **** 
 106:Src/main.c    **** 
 107:Src/main.c    **** uint8_t buffrx[1] = {0};
 108:Src/main.c    **** 
 109:Src/main.c    **** uint8_t bufftx[1] = {0};
 110:Src/main.c    **** 
 111:Src/main.c    **** 
 112:Src/main.c    **** 
 113:Src/main.c    **** uint16_t master_tx[1] = {0};
 114:Src/main.c    **** 
 115:Src/main.c    **** uint16_t master_rx[1] = {0};
 116:Src/main.c    **** 
 117:Src/main.c    **** 
 118:Src/main.c    **** 
 119:Src/main.c    **** int ttn_cmd = 0;
 120:Src/main.c    **** 
 121:Src/main.c    ****   int n_frame = 0;
 122:Src/main.c    **** 
 123:Src/main.c    ****   int vs = 0;
 124:Src/main.c    **** 
 125:Src/main.c    ****   int read = 0;
 126:Src/main.c    **** 
 127:Src/main.c    ****   int end = 0xFFFF;
 128:Src/main.c    **** 
 129:Src/main.c    **** int col_now = 0;
 130:Src/main.c    **** 
 131:Src/main.c    **** uint16_t col_max = 56;
 132:Src/main.c    **** 
 133:Src/main.c    **** int row_now = 0;
 134:Src/main.c    **** 
 135:Src/main.c    **** uint16_t row_max = 78;
 136:Src/main.c    **** 
 137:Src/main.c    **** double temp_avg = 0;
 138:Src/main.c    **** 
 139:Src/main.c    **** double temp_avg_init = 0;
 140:Src/main.c    **** 
 141:Src/main.c    **** unsigned int nframe = 0;
 142:Src/main.c    **** 
 143:Src/main.c    **** unsigned int n_pixel_temp = 0;
 144:Src/main.c    **** 
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 4


 145:Src/main.c    **** unsigned int step;
 146:Src/main.c    **** 
 147:Src/main.c    **** unsigned int vref;
 148:Src/main.c    **** 
 149:Src/main.c    **** unsigned int ctr_op = 0;
 150:Src/main.c    **** 
 151:Src/main.c    **** uint16_t tol = 20;
 152:Src/main.c    **** 
 153:Src/main.c    **** unsigned int ctr_hi = 0;
 154:Src/main.c    **** 
 155:Src/main.c    **** unsigned int ctr_low = 0;
 156:Src/main.c    **** 
 157:Src/main.c    **** unsigned int count_pxon = 0;
 158:Src/main.c    **** 
 159:Src/main.c    **** unsigned int tmp=0;
 160:Src/main.c    **** 
 161:Src/main.c    **** unsigned int count = 0;
 162:Src/main.c    **** 
 163:Src/main.c    **** unsigned int count2 = 0;
 164:Src/main.c    **** 
 165:Src/main.c    **** uint16_t tempfootprint[988];
 166:Src/main.c    **** 
 167:Src/main.c    **** signed int tempdac = 0;
 168:Src/main.c    **** 
 169:Src/main.c    **** signed long long temperr_prev = 0;
 170:Src/main.c    **** 
 171:Src/main.c    **** unsigned int pid_true = 0;
 172:Src/main.c    **** 
 173:Src/main.c    **** int tempmax = 600;
 174:Src/main.c    **** 
 175:Src/main.c    **** unsigned int temp0 = 395;
 176:Src/main.c    **** 
 177:Src/main.c    **** signed int tempref_dyn = 0;
 178:Src/main.c    **** 
 179:Src/main.c    **** signed int temperr = 0;
 180:Src/main.c    **** 
 181:Src/main.c    **** signed int tempP = 0;
 182:Src/main.c    **** 
 183:Src/main.c    **** int tempPkr = 70;//15//3;
 184:Src/main.c    **** 
 185:Src/main.c    **** signed int tempI = 0;
 186:Src/main.c    **** 
 187:Src/main.c    **** signed int tempD = 0;
 188:Src/main.c    **** 
 189:Src/main.c    **** int tempPir = 1;//5//5;
 190:Src/main.c    **** 
 191:Src/main.c    **** int tempPd = 150;//10//2;
 192:Src/main.c    **** 
 193:Src/main.c    **** signed long long temperr_prevD = 0;
 194:Src/main.c    **** 
 195:Src/main.c    **** int tempmin = 300;
 196:Src/main.c    **** 
 197:Src/main.c    **** unsigned char btrx = 0;
 198:Src/main.c    **** 
 199:Src/main.c    **** int tau63[2];
 200:Src/main.c    **** 
 201:Src/main.c    **** uint16_t vreg = 730;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 5


 202:Src/main.c    **** 
 203:Src/main.c    **** unsigned int tempavg = 0;
 204:Src/main.c    **** 
 205:Src/main.c    **** /**
 206:Src/main.c    ****   * @brief  The application entry point.
 207:Src/main.c    ****   * @retval int
 208:Src/main.c    ****   */
 209:Src/main.c    **** int main(void)
 210:Src/main.c    **** {
 211:Src/main.c    **** 
 212:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 213:Src/main.c    ****   HAL_Init();
 214:Src/main.c    **** 
 215:Src/main.c    ****   /* Configure the system clock */
 216:Src/main.c    ****   SystemClock_Config();
 217:Src/main.c    **** 
 218:Src/main.c    ****   /* Initialize all configured peripherals */
 219:Src/main.c    ****   MX_GPIO_Init();
 220:Src/main.c    ****   MX_SPI2_Init();
 221:Src/main.c    ****   MX_UART4_Init();
 222:Src/main.c    ****   MX_TIM1_Init();
 223:Src/main.c    ****   MX_I2C1_Init();
 224:Src/main.c    **** 
 225:Src/main.c    ****   // Start TTN clock
 226:Src/main.c    ****   if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 227:Src/main.c    ****   {
 228:Src/main.c    ****     // PWM Generation Error
 229:Src/main.c    ****     Error_Handler();
 230:Src/main.c    ****   }
 231:Src/main.c    **** 
 232:Src/main.c    **** 	/*if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_1) != HAL_OK)
 233:Src/main.c    **** 	{
 234:Src/main.c    **** 		Error_Handler();
 235:Src/main.c    ****   }
 236:Src/main.c    **** 
 237:Src/main.c    **** 	if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_2) != HAL_OK)
 238:Src/main.c    **** 	{
 239:Src/main.c    **** 		Error_Handler();
 240:Src/main.c    **** 	}*/
 241:Src/main.c    **** 
 242:Src/main.c    ****   HAL_UART_Receive_IT(&huart4, buffrx, 1);
 243:Src/main.c    **** 
 244:Src/main.c    ****   while (1){
 245:Src/main.c    **** 	  switch(ttn_cmd){
 246:Src/main.c    **** 			// INITALIZE TTN
 247:Src/main.c    ****       case 1:
 248:Src/main.c    ****         // Turn ON LED
 249:Src/main.c    ****         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 250:Src/main.c    **** 
 251:Src/main.c    ****         // Reset TTN
 252:Src/main.c    ****         ttn_init(3,50);
 253:Src/main.c    **** 
 254:Src/main.c    ****         n_frame = 0;
 255:Src/main.c    **** 
 256:Src/main.c    **** 				// Set Vref DAC to 0V
 257:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, 0);
 258:Src/main.c    **** 
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 6


 259:Src/main.c    **** 				// Set Peltier DAC to 0V
 260:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, 0);
 261:Src/main.c    **** 
 262:Src/main.c    ****         // Check TTN is connected and operational using temperature px
 263:Src/main.c    ****         ttn_rowcol(1,1);
 264:Src/main.c    **** 				ttn_ramwrite(0);
 265:Src/main.c    **** 				vs = 0;
 266:Src/main.c    **** 				read = 0;
 267:Src/main.c    **** 				// Sweep Vs from 0 to 1023 until vreg reached
 268:Src/main.c    **** 				while(vs<1024 && read<vreg){
 269:Src/main.c    **** 					// Read pixel at Vs value
 270:Src/main.c    **** 					ttn_pxvo(vs);
 271:Src/main.c    **** 					vs++;
 272:Src/main.c    **** 				}
 273:Src/main.c    **** 				vs--;
 274:Src/main.c    **** 
 275:Src/main.c    ****         // Compare Vs,tau with optimal range
 276:Src/main.c    **** 				if(vs>255 && vs<426){
 277:Src/main.c    **** 					// ACK and BT string end to Firefly
 278:Src/main.c    ****           bufftx[0] = 'a';
 279:Src/main.c    ****           HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 280:Src/main.c    **** 				}
 281:Src/main.c    **** 				else{
 282:Src/main.c    **** 					// BAD RESULT and BT string end to Firefly
 283:Src/main.c    ****           bufftx[0] = 'n';
 284:Src/main.c    ****           HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 285:Src/main.c    **** 				}
 286:Src/main.c    **** 
 287:Src/main.c    ****         //while(U1STAbits.TRMT==0); what's this for??
 288:Src/main.c    ****         pxe_ffy(end);
 289:Src/main.c    ****         // Operation complete, deassert flag
 290:Src/main.c    ****         ttn_cmd = 0;
 291:Src/main.c    **** 
 292:Src/main.c    ****         // Turn OFF LED
 293:Src/main.c    ****         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 294:Src/main.c    ****         break;
 295:Src/main.c    **** 
 296:Src/main.c    **** 			// TAKE TEMPERATURE FOOTPRINT
 297:Src/main.c    ****       case 2:
 298:Src/main.c    **** 				// Turn on LED
 299:Src/main.c    ****       	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 300:Src/main.c    **** 
 301:Src/main.c    **** 				// Traverse all temperature px
 302:Src/main.c    **** 				for(col_now=1; col_now<col_max; col_now+=3){
 303:Src/main.c    **** 						ttn_col(col_now);
 304:Src/main.c    **** 
 305:Src/main.c    **** 					for(row_now=1; row_now<row_max; row_now+=3){
 306:Src/main.c    **** 						// Change pixel
 307:Src/main.c    **** 						//ttn_rowcol(row, col);
 308:Src/main.c    **** 						ttn_row(row_now);
 309:Src/main.c    **** 						ttn_ramwrite(0);
 310:Src/main.c    **** 						vs = 0;
 311:Src/main.c    **** 						read = 0;
 312:Src/main.c    **** 						// Sweep Vs from 0 to 1023 until treg reached
 313:Src/main.c    **** 						while((vs<1024) && (read < vreg)){
 314:Src/main.c    **** 							// Read pixel at Vs value
 315:Src/main.c    **** 							ttn_pxvo(vs);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 7


 316:Src/main.c    **** 							vs++;
 317:Src/main.c    **** 						}
 318:Src/main.c    **** 						// Store correct Vs in RAM
 319:Src/main.c    **** 						vs--;
 320:Src/main.c    **** 						ttn_ramwrite(vs);
 321:Src/main.c    **** 						// Send to Firefly
 322:Src/main.c    **** 						pxe_ffy(vs);
 323:Src/main.c    **** 
 324:Src/main.c    **** 						// If temp pixel
 325:Src/main.c    **** 						if((row_now>27) && (row_now<51) && (col_now>30)){
 326:Src/main.c    **** 							temp_avg = temp_avg + vs;
 327:Src/main.c    **** 							if (nframe==1){
 328:Src/main.c    **** 								n_pixel_temp=vs;
 329:Src/main.c    **** 							}
 330:Src/main.c    **** 						}
 331:Src/main.c    **** 					}
 332:Src/main.c    **** 				}
 333:Src/main.c    **** 
 334:Src/main.c    **** 				temp_avg = temp_avg/72;
 335:Src/main.c    **** 				temp_avg_init = temp_avg;
 336:Src/main.c    **** 
 337:Src/main.c    **** 				// Operation complete, deassert flag
 338:Src/main.c    **** 				ttn_cmd = 0;
 339:Src/main.c    **** 				// ACK and BT string end to Firefly
 340:Src/main.c    **** 				bufftx[0] = 'b';
 341:Src/main.c    **** 				HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 342:Src/main.c    **** 				pxe_ffy(end);
 343:Src/main.c    **** 
 344:Src/main.c    **** 				// Turn OFF LED
 345:Src/main.c    ****         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 346:Src/main.c    **** 			break;
 347:Src/main.c    **** 
 348:Src/main.c    **** 			// SEARCH OPTIMAL REFERENCE ELECTRODE VOLTAGE
 349:Src/main.c    **** 			case 3:
 350:Src/main.c    **** 			// Turn ON LED
 351:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 352:Src/main.c    **** 
 353:Src/main.c    **** 			int vmax, vmin;
 354:Src/main.c    **** 			vref = 512;
 355:Src/main.c    **** 			step = 512; // While-loop divides step by 2 at the start
 356:Src/main.c    **** 
 357:Src/main.c    **** 			// Initialize at midpoint Vref = 0 (i.e. DAC 512/1023)
 358:Src/main.c    **** 			ctr_op = 0;
 359:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref);
 360:Src/main.c    **** 
 361:Src/main.c    **** 			// Parse one frame to get initial ctr_op
 362:Src/main.c    **** 			for(col_now=0; col_now<col_max; col_now++){
 363:Src/main.c    **** 					ttn_col(col_now);
 364:Src/main.c    **** 
 365:Src/main.c    **** 				for(row_now=0; row_now<row_max; row_now++){
 366:Src/main.c    **** 					ttn_row(row_now);
 367:Src/main.c    **** 					// Change pixel and clear RAM
 368:Src/main.c    **** 					// Discharge behaviour of chemical px
 369:Src/main.c    **** 					if((col_now%3!=1) || (row_now%3!=1)){
 370:Src/main.c    **** 						ttn_ramwrite(0);
 371:Src/main.c    **** 						// Read pixel Vout at Vs 0
 372:Src/main.c    **** 						ttn_pxvoRef(0);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 8


 373:Src/main.c    **** 						vmin = read;
 374:Src/main.c    **** 						// Read pixel Vout at Vs 700
 375:Src/main.c    **** 						ttn_pxvoRef(800);
 376:Src/main.c    **** 						vmax = read;
 377:Src/main.c    **** 
 378:Src/main.c    **** 						// If Px is ON, increment counter
 379:Src/main.c    **** 						if(vmin<100 && vmax>(vreg-tol)){
 380:Src/main.c    **** 							ctr_op++;
 381:Src/main.c    **** 						}
 382:Src/main.c    **** 					}
 383:Src/main.c    **** 				}
 384:Src/main.c    **** 			}
 385:Src/main.c    **** 
 386:Src/main.c    **** 			// Binary search algorithm to maximize # of ON px
 387:Src/main.c    **** 			while(step > 4){
 388:Src/main.c    **** 
 389:Src/main.c    **** 				step /= 2;
 390:Src/main.c    **** 
 391:Src/main.c    **** 				ctr_hi = 0;
 392:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref+step);
 393:Src/main.c    **** 
 394:Src/main.c    **** 				// Parse one frame
 395:Src/main.c    **** 				for(col_now=0; col_now<col_max; col_now++){
 396:Src/main.c    **** 					ttn_col(col_now);
 397:Src/main.c    **** 
 398:Src/main.c    **** 					for(row_now=0; row_now<row_max; row_now++){
 399:Src/main.c    **** 					ttn_row(row_now);
 400:Src/main.c    **** 						// Change pixel and clear RAM
 401:Src/main.c    **** 						// Discharge behaviour of chemical px
 402:Src/main.c    **** 						if((col_now%3!=1) || (row_now%3!=1)){
 403:Src/main.c    **** 							ttn_ramwrite(0);
 404:Src/main.c    **** 							// Read pixel Vout at Vs 0
 405:Src/main.c    **** 							ttn_pxvoRef(0);
 406:Src/main.c    **** 							vmin = read;
 407:Src/main.c    **** 							// Read pixel Vout at Vs 700
 408:Src/main.c    **** 							ttn_pxvoRef(800);
 409:Src/main.c    **** 							vmax = read;
 410:Src/main.c    **** 
 411:Src/main.c    **** 							// If Px is ON, increment counter
 412:Src/main.c    **** 							if(vmin<100 && vmax>(vreg-tol)){
 413:Src/main.c    **** 								ctr_hi++;
 414:Src/main.c    **** 							}
 415:Src/main.c    **** 						}
 416:Src/main.c    **** 					}
 417:Src/main.c    **** 				}
 418:Src/main.c    **** 
 419:Src/main.c    **** 				ctr_low = 0;
 420:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref-step);
 421:Src/main.c    **** 
 422:Src/main.c    **** 				// Parse one frame
 423:Src/main.c    **** 				for(col_now=0; col_now<col_max; col_now++){
 424:Src/main.c    **** 					ttn_col(col_now);
 425:Src/main.c    **** 
 426:Src/main.c    **** 					for(row_now=0; row_now<row_max; row_now++){
 427:Src/main.c    **** 					ttn_row(row_now);
 428:Src/main.c    **** 						// Change pixel and clear RAM
 429:Src/main.c    **** 						// Discharge behaviour of chemical px
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 9


 430:Src/main.c    **** 						if((col_now%3!=1) || (row_now%3!=1)){
 431:Src/main.c    **** 							ttn_ramwrite(0);
 432:Src/main.c    **** 							// Read pixel Vout at Vs 0
 433:Src/main.c    **** 							ttn_pxvoRef(0);
 434:Src/main.c    **** 							vmin = read;
 435:Src/main.c    **** 							// Read pixel Vout at Vs 700
 436:Src/main.c    **** 							ttn_pxvoRef(800);
 437:Src/main.c    **** 							vmax = read;
 438:Src/main.c    **** 
 439:Src/main.c    **** 							// If Px is ON, increment counter
 440:Src/main.c    **** 							if(vmin<100 && vmax>(vreg-tol)){
 441:Src/main.c    **** 								ctr_low++;
 442:Src/main.c    **** 							}
 443:Src/main.c    **** 						}
 444:Src/main.c    **** 					}
 445:Src/main.c    **** 				}
 446:Src/main.c    **** 
 447:Src/main.c    **** 				// Adjust Vref and step size if current Vref is not optimal
 448:Src/main.c    **** 				if(ctr_op<ctr_hi){
 449:Src/main.c    **** 					vref += step;
 450:Src/main.c    **** 					ctr_op = ctr_hi;
 451:Src/main.c    **** 				}
 452:Src/main.c    **** 				else if(ctr_op<ctr_low){
 453:Src/main.c    **** 					vref -= step;
 454:Src/main.c    **** 					ctr_op = ctr_low;
 455:Src/main.c    **** 				}
 456:Src/main.c    **** 			}
 457:Src/main.c    **** 
 458:Src/main.c    **** 			count_pxon = ctr_op;
 459:Src/main.c    **** 
 460:Src/main.c    **** 			// Set optimal Vref
 461:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref);
 462:Src/main.c    **** 
 463:Src/main.c    **** 			// Store flags to indicate ON/OFF state of px and send to Firefly
 464:Src/main.c    **** 			for(col_now=0; col_now<col_max; col_now++){
 465:Src/main.c    **** 					ttn_col(col_now);
 466:Src/main.c    **** 				for(row_now=0; row_now<row_max; row_now++){
 467:Src/main.c    **** 					ttn_row(row_now);
 468:Src/main.c    **** 					// Change pixel and clear RAM
 469:Src/main.c    **** 					//ttn_rowcol(row, col);
 470:Src/main.c    **** 
 471:Src/main.c    **** 					// Only search on chemical px
 472:Src/main.c    **** 					if((col_now%3==1) && (row_now%3==1)){
 473:Src/main.c    **** 						// Read RAM value of temperature px
 474:Src/main.c    **** 						//ttn_ramread();
 475:Src/main.c    **** 						vs = 511;
 476:Src/main.c    **** 					}
 477:Src/main.c    **** 					else{ // Discharge behaviour of chemical px
 478:Src/main.c    **** 						ttn_ramwrite(0);
 479:Src/main.c    **** 						// Read pixel Vout at Vs 0
 480:Src/main.c    **** 						ttn_pxvoRef(0);
 481:Src/main.c    **** 						// ttn_pxvo(0);
 482:Src/main.c    **** 						vmin = read;
 483:Src/main.c    **** 						//ttn_ramwrite(0);
 484:Src/main.c    **** 						// Read pixel Vout at Vs 700
 485:Src/main.c    **** 						ttn_pxvoRef(800);
 486:Src/main.c    **** 						// ttn_pxvo(700);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 10


 487:Src/main.c    **** 						vmax = read;
 488:Src/main.c    **** 
 489:Src/main.c    **** 						// Determine if px is ON/OFF
 490:Src/main.c    **** 
 491:Src/main.c    **** 						// Px ON, write 511 to RAM
 492:Src/main.c    **** 						if(vmin<100 && vmax>(vreg-tol)){
 493:Src/main.c    **** 							vs = 511;
 494:Src/main.c    **** 						}
 495:Src/main.c    **** 						// Px discharge too fast, write 0 to RAM
 496:Src/main.c    **** 						else if(vmin<100 && vmax<100){
 497:Src/main.c    **** 							vs = 0;
 498:Src/main.c    **** 						}
 499:Src/main.c    **** 						// Px discharge too slow, write 1023 to RAM
 500:Src/main.c    **** 						else if(vmin>(vreg-tol) && vmax>(vreg-tol)){
 501:Src/main.c    **** 							vs = 1023;
 502:Src/main.c    **** 						}
 503:Src/main.c    **** 					}
 504:Src/main.c    **** 
 505:Src/main.c    **** 					// Write flags to RAM
 506:Src/main.c    **** 					ttn_ramwrite(vs);
 507:Src/main.c    **** 
 508:Src/main.c    **** 					// Send to Firefly
 509:Src/main.c    **** 					pxe_ffy(vs);
 510:Src/main.c    **** 				}
 511:Src/main.c    **** 			}
 512:Src/main.c    **** 
 513:Src/main.c    **** 			// Operation complete, deassert flag
 514:Src/main.c    **** 			ttn_cmd = 0;
 515:Src/main.c    **** 
 516:Src/main.c    **** 			// ACK and BT string end to Firefly
 517:Src/main.c    **** 			bufftx[0] = 'd';
 518:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 519:Src/main.c    **** 			pxe_ffy(end);
 520:Src/main.c    **** 
 521:Src/main.c    **** 			// Turn OFF LED
 522:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 523:Src/main.c    **** 		break;
 524:Src/main.c    **** 
 525:Src/main.c    **** 		// CALIBRATE ARRAY Vs VALUES
 526:Src/main.c    **** 		case 4:
 527:Src/main.c    **** 		// Turn ON LED
 528:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 529:Src/main.c    **** 
 530:Src/main.c    **** 			int vsFlag;
 531:Src/main.c    **** 
 532:Src/main.c    **** 			for(col_now=0; col_now<col_max; col_now++){
 533:Src/main.c    **** 					ttn_col(col_now);
 534:Src/main.c    **** 
 535:Src/main.c    **** 				for(row_now=0; row_now<row_max; row_now++){
 536:Src/main.c    **** 					ttn_row(row_now);
 537:Src/main.c    **** 					// Change pixel and clear RAM
 538:Src/main.c    **** 					ttn_ramread();
 539:Src/main.c    **** 					vsFlag = read;
 540:Src/main.c    **** 
 541:Src/main.c    **** 					// Only calibrate chemical px UNCOMMENT THIS TO CHECK ACTIVE PIXELS
 542:Src/main.c    **** 					//if (vsFlag == 511){
 543:Src/main.c    **** 						// Determine if px is ON/OFF
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 11


 544:Src/main.c    **** 						// Ignore OFF px (RAM == 0 or 1023 from Vref step)
 545:Src/main.c    **** 						vs = 0;
 546:Src/main.c    **** 						int out1=0;
 547:Src/main.c    **** 
 548:Src/main.c    **** 						// Sweep Vs from 0 to 1023 until vreg reached
 549:Src/main.c    **** 
 550:Src/main.c    **** 						while((vs<1024) && (out1 < (vreg-tol))){
 551:Src/main.c    **** 
 552:Src/main.c    **** 							// Read pixel at Vs value
 553:Src/main.c    **** 							ttn_pxvo(vs);
 554:Src/main.c    **** 							out1 = read;
 555:Src/main.c    **** 							vs++;
 556:Src/main.c    **** 						}
 557:Src/main.c    **** 						// Correct Vs due to while-loop
 558:Src/main.c    **** 						vsFlag = vs-1;
 559:Src/main.c    **** 					//}
 560:Src/main.c    **** 
 561:Src/main.c    **** 					// Write Vs to RAM
 562:Src/main.c    **** 					ttn_ramwrite(vsFlag);
 563:Src/main.c    **** 
 564:Src/main.c    **** 					// Send to Firefly
 565:Src/main.c    **** 					pxe_ffy(vsFlag);
 566:Src/main.c    **** 				}
 567:Src/main.c    **** 			}
 568:Src/main.c    **** 
 569:Src/main.c    **** 			// Operation complete, deassert flag
 570:Src/main.c    **** 			ttn_cmd = 0;
 571:Src/main.c    **** 			// ACK and BT string end to Firefly
 572:Src/main.c    **** 			bufftx[0] = 'e';
 573:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 574:Src/main.c    **** 
 575:Src/main.c    **** 			// Firefly end frame
 576:Src/main.c    **** 			pxe_ffy(end);
 577:Src/main.c    **** 
 578:Src/main.c    **** 			// Turn OFF LED
 579:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 580:Src/main.c    **** 		break;
 581:Src/main.c    **** 
 582:Src/main.c    **** 		// LOAD TEMPERATURE FOOTPRINT
 583:Src/main.c    **** 		case 5:
 584:Src/main.c    **** 			// Turn ON LED
 585:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 586:Src/main.c    **** 
 587:Src/main.c    **** 			HAL_Delay(500);
 588:Src/main.c    **** 
 589:Src/main.c    **** 			count = 0;
 590:Src/main.c    **** 			temp_avg = 0;
 591:Src/main.c    **** 
 592:Src/main.c    **** 			// Traverse all temperature px
 593:Src/main.c    **** 			for(col_now=1; col_now<col_max; col_now+=3){
 594:Src/main.c    **** 					ttn_col(col_now);
 595:Src/main.c    **** 
 596:Src/main.c    **** 				for(row_now=1; row_now<row_max; row_now+=3){
 597:Src/main.c    **** 					ttn_row(row_now);
 598:Src/main.c    **** 					// Change pixel
 599:Src/main.c    **** 					// Store correct Vs in RAM
 600:Src/main.c    **** 					vs = (tempfootprint[count] << 8) | tempfootprint[count+1];
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 12


 601:Src/main.c    **** 					ttn_ramwrite(vs);
 602:Src/main.c    **** 					count+=2;
 603:Src/main.c    **** 
 604:Src/main.c    **** 					// If temp pixel
 605:Src/main.c    **** 					if((row_now>27) && (row_now<51) && (col_now>30)){
 606:Src/main.c    **** 						temp_avg = temp_avg + vs;
 607:Src/main.c    **** 						if (nframe==1){
 608:Src/main.c    **** 							n_pixel_temp=vs;
 609:Src/main.c    **** 						}
 610:Src/main.c    **** 					}
 611:Src/main.c    **** 
 612:Src/main.c    **** 				}
 613:Src/main.c    **** 			}
 614:Src/main.c    **** 
 615:Src/main.c    **** 			temp_avg = temp_avg/72;
 616:Src/main.c    **** 			temp_avg_init = temp_avg;
 617:Src/main.c    **** 
 618:Src/main.c    **** 			// Operation complete, deassert flag
 619:Src/main.c    **** 			ttn_cmd = 0;
 620:Src/main.c    **** 			// ACK and BT string end to Firefly
 621:Src/main.c    **** 			bufftx[0] = 'c';
 622:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 623:Src/main.c    **** 
 624:Src/main.c    **** 			// Firefly end frame
 625:Src/main.c    **** 			pxe_ffy(end);
 626:Src/main.c    **** 
 627:Src/main.c    **** 			// Turn OFF LED
 628:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 629:Src/main.c    **** 		break;
 630:Src/main.c    **** 
 631:Src/main.c    **** 		// REGULATE PELTIER TO 63C
 632:Src/main.c    **** 		case 6:
 633:Src/main.c    **** 			// Turn ON LED
 634:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 635:Src/main.c    **** 
 636:Src/main.c    **** 			// Peltier DAC at full power 5V
 637:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, 1023);
 638:Src/main.c    **** 
 639:Src/main.c    **** 			// Operation complete, but maintain flag ? (Not maintained)
 640:Src/main.c    **** 			// ACK and BT string end to Firefly
 641:Src/main.c    **** 			bufftx[0] = 'f';
 642:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 643:Src/main.c    **** 			pxe_ffy(end);
 644:Src/main.c    **** 			ttn_cmd = 0;
 645:Src/main.c    **** 
 646:Src/main.c    **** 			// Turn OFF LED
 647:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 648:Src/main.c    **** 
 649:Src/main.c    **** 			// check this - why turning LED off again?
 650:Src/main.c    **** 
 651:Src/main.c    **** 			// Send to DAC
 652:Src/main.c    **** 			tempdac = 600;
 653:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, tempdac);
 654:Src/main.c    **** 
 655:Src/main.c    **** 			if (count2>20){
 656:Src/main.c    **** 				// Turn off LED
 657:Src/main.c    **** 				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 13


 658:Src/main.c    **** 			}
 659:Src/main.c    **** 			HAL_Delay(500);
 660:Src/main.c    **** 
 661:Src/main.c    **** 		 stop:  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);		// Turn off LED
 662:Src/main.c    **** 
 663:Src/main.c    **** 		break;
 664:Src/main.c    **** 
 665:Src/main.c    **** 		// ARRAY READOUT
 666:Src/main.c    **** 		case 7:
 667:Src/main.c    **** 
 668:Src/main.c    **** 			temperr_prev /= 3;
 669:Src/main.c    **** 
 670:Src/main.c    **** 			if(nframe == 0 || nframe == 1) {
 671:Src/main.c    **** 				pid_true = 0;
 672:Src/main.c    **** 			}
 673:Src/main.c    **** 
 674:Src/main.c    **** 			// Set optimal Vref
 675:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref);
 676:Src/main.c    **** 
 677:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, 0);
 678:Src/main.c    **** 
 679:Src/main.c    **** 			while(ttn_cmd == 7){
 680:Src/main.c    **** 				if(ttn_cmd==0){
 681:Src/main.c    **** 					break;
 682:Src/main.c    **** 				}
 683:Src/main.c    **** 				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);		// Turn on LED
 684:Src/main.c    **** 
 685:Src/main.c    **** 				// Vref sweep
 686:Src/main.c    **** 				if (nframe==6 || nframe==7 || nframe==8) {
 687:Src/main.c    **** 					if (vref<900) {
 688:Src/main.c    **** 						//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref+20);
 689:Src/main.c    **** 					}
 690:Src/main.c    **** 					else {
 691:Src/main.c    **** 						//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref-20);
 692:Src/main.c    **** 					}
 693:Src/main.c    **** 				}
 694:Src/main.c    **** 				else if(nframe>8){
 695:Src/main.c    **** 					//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref);
 696:Src/main.c    **** 				}
 697:Src/main.c    **** 
 698:Src/main.c    **** 				count = 0;
 699:Src/main.c    **** 
 700:Src/main.c    **** 				temp_avg = 0;
 701:Src/main.c    **** 				if (nframe==1){
 702:Src/main.c    **** 					n_pixel_temp = 0;
 703:Src/main.c    **** 				}
 704:Src/main.c    **** 				for(col_now=0; col_now<col_max; col_now++){
 705:Src/main.c    **** 					ttn_col(col_now);
 706:Src/main.c    **** 
 707:Src/main.c    **** 					for(row_now=0; row_now<row_max; row_now++){
 708:Src/main.c    **** 					ttn_row(row_now);
 709:Src/main.c    **** 						// Chemical px
 710:Src/main.c    **** 						// Change pixel
 711:Src/main.c    **** 						// Read and clear RAM Vs value
 712:Src/main.c    **** 						ttn_ramread();
 713:Src/main.c    **** 						vs = read;
 714:Src/main.c    **** 						// Intermediate calib Vs of active px
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 14


 715:Src/main.c    **** 						if(vs!=0 && vs!=1023){
 716:Src/main.c    **** 								ttn_pxvo(vs);
 717:Src/main.c    **** 
 718:Src/main.c    **** 								if(read<(vreg-tol) && vs<1020){
 719:Src/main.c    **** 
 720:Src/main.c    **** 									while(read<(vreg-tol) && vs<1020){
 721:Src/main.c    **** 										vs++;
 722:Src/main.c    **** 										ttn_pxvo(vs);
 723:Src/main.c    **** 									}
 724:Src/main.c    **** 
 725:Src/main.c    **** 									vs--;
 726:Src/main.c    **** 								}
 727:Src/main.c    **** 								else if(read>(vreg+tol) && vs>4){
 728:Src/main.c    **** 
 729:Src/main.c    **** 									while(read>(vreg+tol) && vs>4){
 730:Src/main.c    **** 										vs--;
 731:Src/main.c    **** 										ttn_pxvo(vs);
 732:Src/main.c    **** 									}
 733:Src/main.c    **** 									vs++;
 734:Src/main.c    **** 								}
 735:Src/main.c    **** 						}
 736:Src/main.c    **** 
 737:Src/main.c    **** 						// Store Vs in RAM
 738:Src/main.c    **** 						ttn_ramwrite(vs);
 739:Src/main.c    **** 
 740:Src/main.c    **** 						// If temp pixel
 741:Src/main.c    **** 						if((col_now%3==1) && (row_now%3==1) && (row_now>27) && (row_now<51) && (col_now>30)){
 742:Src/main.c    **** 							temp_avg = temp_avg + vs;
 743:Src/main.c    **** 
 744:Src/main.c    **** 							if (nframe==1){
 745:Src/main.c    **** 								n_pixel_temp=vs;
 746:Src/main.c    **** 							}
 747:Src/main.c    **** 						}
 748:Src/main.c    **** 
 749:Src/main.c    **** 						// Send value to Firefly
 750:Src/main.c    **** 						pxe_ffy(vs);
 751:Src/main.c    **** 					}
 752:Src/main.c    **** 				}
 753:Src/main.c    **** 
 754:Src/main.c    **** 				// Send Vref value
 755:Src/main.c    **** 				pxe_ffy(vref);
 756:Src/main.c    **** 
 757:Src/main.c    **** 				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);		// Turn off LED
 758:Src/main.c    **** 
 759:Src/main.c    **** 				tempavg = 0;
 760:Src/main.c    **** 				temp_avg = temp_avg/72;
 761:Src/main.c    **** 				n_pixel_temp = temp_avg;
 762:Src/main.c    **** 				pxe_ffy(temp_avg);
 763:Src/main.c    **** 
 764:Src/main.c    **** 				// Firefly end frame
 765:Src/main.c    **** 				pxe_ffy(end);
 766:Src/main.c    **** 
 767:Src/main.c    **** 				if (nframe>10) {
 768:Src/main.c    **** 
 769:Src/main.c    **** 					if(nframe <60) {
 770:Src/main.c    **** 						// New DAC value
 771:Src/main.c    **** 						tempdac = tempmax;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 15


 772:Src/main.c    **** 					}
 773:Src/main.c    **** 					else if(nframe <200) {
 774:Src/main.c    **** 						// New DAC value
 775:Src/main.c    **** 						tempdac = temp0;
 776:Src/main.c    **** 
 777:Src/main.c    **** 						if (nframe == 199) {
 778:Src/main.c    **** 							tempref_dyn = temp_avg;
 779:Src/main.c    **** 						}
 780:Src/main.c    **** 					}
 781:Src/main.c    **** 					else {
 782:Src/main.c    **** 						// Error
 783:Src/main.c    **** 						temperr = - temp_avg + tempref_dyn;
 784:Src/main.c    **** 
 785:Src/main.c    **** 						// Proportional
 786:Src/main.c    **** 						tempP = tempPkr*temperr;
 787:Src/main.c    **** 						//if(tempP>tempmax-temp0){tempP=tempmax-temp0;}
 788:Src/main.c    **** 						//else if(tempP<tempmin-temp0){tempP=tempmin-temp0;}
 789:Src/main.c    **** 						//if (tempP < 0) {
 790:Src/main.c    **** 						//	tempP = 2*tempP;
 791:Src/main.c    **** 						//}
 792:Src/main.c    **** 
 793:Src/main.c    **** 						// Integral
 794:Src/main.c    **** 						tempI = tempPir*(temperr+temperr_prev);
 795:Src/main.c    **** 						//if(tempI>tempmax-temp0){tempI=tempmax-temp0;}
 796:Src/main.c    **** 						//else if(tempI<tempmin-temp0){tempI=tempmin-temp0;}
 797:Src/main.c    **** 
 798:Src/main.c    **** 						// Deriative
 799:Src/main.c    **** 						tempD = tempPd*(temperr-temperr_prevD);
 800:Src/main.c    **** 						//if(tempD>tempmax-temp0){tempD=tempmax-temp0;}
 801:Src/main.c    **** 						//else if(tempD<tempmin-temp0){tempD=tempmin-temp0;}
 802:Src/main.c    **** 
 803:Src/main.c    **** 						// New DAC value
 804:Src/main.c    **** 						tempdac = temp0 + tempP + tempD;// + tempI + tempD ;
 805:Src/main.c    **** 						if(tempdac>tempmax){tempdac=tempmax;}
 806:Src/main.c    **** 						else if(tempdac<tempmin){tempdac=tempmin;}
 807:Src/main.c    **** 						temperr_prev += temperr;
 808:Src/main.c    **** 						temperr_prevD = temperr;
 809:Src/main.c    **** 
 810:Src/main.c    **** 					}
 811:Src/main.c    **** 
 812:Src/main.c    **** 					tempdac=0;
 813:Src/main.c    **** 
 814:Src/main.c    **** 					// Send to DAC - why tempdac if 0
 815:Src/main.c    **** 					//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, tempdac);
 816:Src/main.c    **** 				}
 817:Src/main.c    **** 
 818:Src/main.c    **** 				nframe++;
 819:Src/main.c    **** 			}
 820:Src/main.c    **** 
 821:Src/main.c    **** 			// Operation complete, deassert flag
 822:Src/main.c    **** 			ttn_cmd = 0;
 823:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);		// Turn off LED
 824:Src/main.c    **** 
 825:Src/main.c    **** 		break;
 826:Src/main.c    **** 	  }
 827:Src/main.c    ****   }
 828:Src/main.c    **** 	return 0;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 16


 829:Src/main.c    **** }
 830:Src/main.c    **** 
 831:Src/main.c    **** /**
 832:Src/main.c    ****   * @brief System Clock Configuration
 833:Src/main.c    ****   * @retval None
 834:Src/main.c    ****   */
 835:Src/main.c    **** void SystemClock_Config(void)
 836:Src/main.c    **** {
 837:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 838:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 839:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 840:Src/main.c    **** 
 841:Src/main.c    ****   /**Initializes the CPU, AHB and APB busses clocks 
 842:Src/main.c    ****   */
 843:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 844:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 845:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 846:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 847:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 848:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 849:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 850:Src/main.c    ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 851:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 852:Src/main.c    ****   {
 853:Src/main.c    ****     Error_Handler();
 854:Src/main.c    ****   }
 855:Src/main.c    ****   /**Initializes the CPU, AHB and APB busses clocks 
 856:Src/main.c    ****   */
 857:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 858:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 859:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 860:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 861:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 862:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 863:Src/main.c    **** 
 864:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 865:Src/main.c    ****   {
 866:Src/main.c    ****     Error_Handler();
 867:Src/main.c    ****   }
 868:Src/main.c    ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1
 869:Src/main.c    ****                               |RCC_PERIPHCLK_TIM1;
 870:Src/main.c    ****   PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 871:Src/main.c    ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 872:Src/main.c    ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 873:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 874:Src/main.c    ****   {
 875:Src/main.c    ****     Error_Handler();
 876:Src/main.c    ****   }
 877:Src/main.c    **** }
 878:Src/main.c    **** 
 879:Src/main.c    **** /**
 880:Src/main.c    ****   * @brief I2C1 Initialization Function
 881:Src/main.c    ****   * @param None
 882:Src/main.c    ****   * @retval None
 883:Src/main.c    ****   */
 884:Src/main.c    **** static void MX_I2C1_Init(void)
 885:Src/main.c    **** {
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 17


 886:Src/main.c    **** 
 887:Src/main.c    ****   /* USER CODE BEGIN I2C1_Init 0 */
 888:Src/main.c    **** 
 889:Src/main.c    ****   /* USER CODE END I2C1_Init 0 */
 890:Src/main.c    **** 
 891:Src/main.c    ****   /* USER CODE BEGIN I2C1_Init 1 */
 892:Src/main.c    **** 
 893:Src/main.c    ****   /* USER CODE END I2C1_Init 1 */
 894:Src/main.c    ****   hi2c1.Instance = I2C1;
 895:Src/main.c    ****   hi2c1.Init.Timing = 0x2000090E;
 896:Src/main.c    ****   hi2c1.Init.OwnAddress1 = 0;
 897:Src/main.c    ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 898:Src/main.c    ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 899:Src/main.c    ****   hi2c1.Init.OwnAddress2 = 0;
 900:Src/main.c    ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 901:Src/main.c    ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 902:Src/main.c    ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 903:Src/main.c    ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 904:Src/main.c    ****   {
 905:Src/main.c    ****     Error_Handler();
 906:Src/main.c    ****   }
 907:Src/main.c    ****   /**Configure Analogue filter 
 908:Src/main.c    ****   */
 909:Src/main.c    ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 910:Src/main.c    ****   {
 911:Src/main.c    ****     Error_Handler();
 912:Src/main.c    ****   }
 913:Src/main.c    ****   /**Configure Digital filter 
 914:Src/main.c    ****   */
 915:Src/main.c    ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 916:Src/main.c    ****   {
 917:Src/main.c    ****     Error_Handler();
 918:Src/main.c    ****   }
 919:Src/main.c    ****   /* USER CODE BEGIN I2C1_Init 2 */
 920:Src/main.c    **** 
 921:Src/main.c    ****   /* USER CODE END I2C1_Init 2 */
 922:Src/main.c    **** 
 923:Src/main.c    **** }
 924:Src/main.c    **** 
 925:Src/main.c    **** /**
 926:Src/main.c    ****   * @brief SPI2 Initialization Function
 927:Src/main.c    ****   * @param None
 928:Src/main.c    ****   * @retval None
 929:Src/main.c    ****   */
 930:Src/main.c    **** static void MX_SPI2_Init(void)
 931:Src/main.c    **** {
 932:Src/main.c    **** 
 933:Src/main.c    ****   /* USER CODE BEGIN SPI2_Init 0 */
 934:Src/main.c    **** 
 935:Src/main.c    ****   /* USER CODE END SPI2_Init 0 */
 936:Src/main.c    **** 
 937:Src/main.c    ****   /* USER CODE BEGIN SPI2_Init 1 */
 938:Src/main.c    **** 
 939:Src/main.c    ****   /* USER CODE END SPI2_Init 1 */
 940:Src/main.c    ****   /* SPI2 parameter configuration*/
 941:Src/main.c    ****   hspi2.Instance = SPI2;
 942:Src/main.c    ****   hspi2.Init.Mode = SPI_MODE_MASTER;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 18


 943:Src/main.c    ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 944:Src/main.c    ****   hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 945:Src/main.c    ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 946:Src/main.c    ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 947:Src/main.c    ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 948:Src/main.c    ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 949:Src/main.c    ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 950:Src/main.c    ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 951:Src/main.c    ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 952:Src/main.c    ****   hspi2.Init.CRCPolynomial = 7;
 953:Src/main.c    ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 954:Src/main.c    ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 955:Src/main.c    ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 956:Src/main.c    ****   {
 957:Src/main.c    ****     Error_Handler();
 958:Src/main.c    ****   }
 959:Src/main.c    ****   /* USER CODE BEGIN SPI2_Init 2 */
 960:Src/main.c    **** 
 961:Src/main.c    ****   /* USER CODE END SPI2_Init 2 */
 962:Src/main.c    **** 
 963:Src/main.c    **** }
 964:Src/main.c    **** 
 965:Src/main.c    **** /**
 966:Src/main.c    ****   * @brief TIM1 Initialization Function
 967:Src/main.c    ****   * @param None
 968:Src/main.c    ****   * @retval None
 969:Src/main.c    ****   */
 970:Src/main.c    **** static void MX_TIM1_Init(void)
 971:Src/main.c    **** {
 972:Src/main.c    **** 
 973:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 0 */
 974:Src/main.c    **** 
 975:Src/main.c    ****   /* USER CODE END TIM1_Init 0 */
 976:Src/main.c    **** 
 977:Src/main.c    ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 978:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 979:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
 980:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 981:Src/main.c    **** 
 982:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 1 */
 983:Src/main.c    **** 
 984:Src/main.c    ****   /* USER CODE END TIM1_Init 1 */
 985:Src/main.c    ****   htim1.Instance = TIM1;
 986:Src/main.c    ****   htim1.Init.Prescaler = 0;
 987:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 988:Src/main.c    ****   htim1.Init.Period = 3;
 989:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 990:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 991:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 992:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 993:Src/main.c    ****   {
 994:Src/main.c    ****     Error_Handler();
 995:Src/main.c    ****   }
 996:Src/main.c    ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 997:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 998:Src/main.c    ****   {
 999:Src/main.c    ****     Error_Handler();
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 19


1000:Src/main.c    ****   }
1001:Src/main.c    ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
1002:Src/main.c    ****   {
1003:Src/main.c    ****     Error_Handler();
1004:Src/main.c    ****   }
1005:Src/main.c    ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
1006:Src/main.c    ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
1007:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
1008:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
1009:Src/main.c    ****   {
1010:Src/main.c    ****     Error_Handler();
1011:Src/main.c    ****   }
1012:Src/main.c    ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
1013:Src/main.c    ****   sConfigOC.Pulse = 2;
1014:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
1015:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
1016:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
1017:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
1018:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
1019:Src/main.c    ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
1020:Src/main.c    ****   {
1021:Src/main.c    ****     Error_Handler();
1022:Src/main.c    ****   }
1023:Src/main.c    ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
1024:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
1025:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
1026:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
1027:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
1028:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
1029:Src/main.c    ****   sBreakDeadTimeConfig.BreakFilter = 0;
1030:Src/main.c    ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
1031:Src/main.c    ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
1032:Src/main.c    ****   sBreakDeadTimeConfig.Break2Filter = 0;
1033:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
1034:Src/main.c    ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
1035:Src/main.c    ****   {
1036:Src/main.c    ****     Error_Handler();
1037:Src/main.c    ****   }
1038:Src/main.c    ****   /* USER CODE BEGIN TIM1_Init 2 */
1039:Src/main.c    **** 
1040:Src/main.c    ****   /* USER CODE END TIM1_Init 2 */
1041:Src/main.c    ****   HAL_TIM_MspPostInit(&htim1);
1042:Src/main.c    **** 
1043:Src/main.c    **** }
1044:Src/main.c    **** 
1045:Src/main.c    **** /**
1046:Src/main.c    ****   * @brief UART4 Initialization Function
1047:Src/main.c    ****   * @param None
1048:Src/main.c    ****   * @retval None
1049:Src/main.c    ****   */
1050:Src/main.c    **** static void MX_UART4_Init(void)
1051:Src/main.c    **** {
1052:Src/main.c    **** 
1053:Src/main.c    ****   /* USER CODE BEGIN UART4_Init 0 */
1054:Src/main.c    **** 
1055:Src/main.c    ****   /* USER CODE END UART4_Init 0 */
1056:Src/main.c    **** 
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 20


1057:Src/main.c    ****   /* USER CODE BEGIN UART4_Init 1 */
1058:Src/main.c    **** 
1059:Src/main.c    ****   /* USER CODE END UART4_Init 1 */
1060:Src/main.c    ****   huart4.Instance = UART4;
1061:Src/main.c    ****   huart4.Init.BaudRate = 115200;
1062:Src/main.c    ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
1063:Src/main.c    ****   huart4.Init.StopBits = UART_STOPBITS_1;
1064:Src/main.c    ****   huart4.Init.Parity = UART_PARITY_NONE;
1065:Src/main.c    ****   huart4.Init.Mode = UART_MODE_TX_RX;
1066:Src/main.c    ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
1067:Src/main.c    ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
1068:Src/main.c    ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
1069:Src/main.c    ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
1070:Src/main.c    ****   if (HAL_UART_Init(&huart4) != HAL_OK)
1071:Src/main.c    ****   {
1072:Src/main.c    ****     Error_Handler();
1073:Src/main.c    ****   }
1074:Src/main.c    ****   /* USER CODE BEGIN UART4_Init 2 */
1075:Src/main.c    **** 
1076:Src/main.c    ****   /* USER CODE END UART4_Init 2 */
1077:Src/main.c    **** 
1078:Src/main.c    **** }
1079:Src/main.c    **** 
1080:Src/main.c    **** /**
1081:Src/main.c    ****   * @brief GPIO Initialization Function
1082:Src/main.c    ****   * @param None
1083:Src/main.c    ****   * @retval None
1084:Src/main.c    ****   */
1085:Src/main.c    **** static void MX_GPIO_Init(void)
1086:Src/main.c    **** {
1087:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1088:Src/main.c    **** 
1089:Src/main.c    ****   /* GPIO Ports Clock Enable */
1090:Src/main.c    ****   __HAL_RCC_GPIOF_CLK_ENABLE();
1091:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
1092:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
1093:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
1094:Src/main.c    **** 
1095:Src/main.c    ****   /*Configure GPIO pin Output Level */
1096:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
1097:Src/main.c    **** 
1098:Src/main.c    ****   /*Configure GPIO pin Output Level */
1099:Src/main.c    ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
1100:Src/main.c    **** 
1101:Src/main.c    ****   /*Configure GPIO pin : PB12 */
1102:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
1103:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
1104:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1105:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1106:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
1107:Src/main.c    **** 
1108:Src/main.c    ****   /*Configure GPIO pins : PC8 PC9 */
1109:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
1110:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
1111:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1112:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1113:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 21


1114:Src/main.c    **** 
1115:Src/main.c    **** }
1116:Src/main.c    **** 
1117:Src/main.c    **** /* USER CODE BEGIN 4 */
1118:Src/main.c    **** static void spi_tx(void){
1119:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
1120:Src/main.c    **** 
1121:Src/main.c    ****   // Transmit instruction over SPI
1122:Src/main.c    ****   if(HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&master_tx[0], (uint8_t*)&master_rx[0], 1, 1000)!=HA
1123:Src/main.c    ****     Error_Handler();
1124:Src/main.c    ****   }
1125:Src/main.c    **** 
1126:Src/main.c    ****   // Check finished
1127:Src/main.c    ****   while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY){
1128:Src/main.c    ****   }
1129:Src/main.c    **** 
1130:Src/main.c    ****   // Set SS pin high to deactivate
1131:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
1132:Src/main.c    **** }
1133:Src/main.c    **** 
1134:Src/main.c    **** /* Reset TTN and define durations */
1135:Src/main.c    **** static void ttn_init(const uint16_t rst_dur, const uint16_t pwm_max){
1136:Src/main.c    **** 	uint16_t rst_ttn = 8192;
1137:Src/main.c    **** 	uint16_t rst_dur_seq = 34048 + rst_dur;
1138:Src/main.c    **** 	uint16_t pwm_max_seq = 34304 + pwm_max;
1139:Src/main.c    **** 
1140:Src/main.c    ****   // Reset TTN
1141:Src/main.c    ****   master_tx[0] = rst_ttn;
1142:Src/main.c    ****   spi_tx();
1143:Src/main.c    ****   HAL_Delay(100);
1144:Src/main.c    **** 
1145:Src/main.c    ****   // Define reset duration of pixel before measurement
1146:Src/main.c    ****   master_tx[0] = rst_dur_seq;
1147:Src/main.c    ****   spi_tx();
1148:Src/main.c    **** 
1149:Src/main.c    ****   // Define PWM max width
1150:Src/main.c    ****   master_tx[0] = pwm_max_seq;
1151:Src/main.c    ****   spi_tx();
1152:Src/main.c    **** }
1153:Src/main.c    **** 
1154:Src/main.c    **** /* Access row and col of TTN */
1155:Src/main.c    **** static void ttn_rowcol(const uint16_t row, const uint16_t col){
1156:Src/main.c    **** 	uint16_t row_seq = 49152 + row*16;
1157:Src/main.c    **** 	uint16_t col_seq = 51200 + col*32;
1158:Src/main.c    **** 
1159:Src/main.c    ****   // Access Row
1160:Src/main.c    ****   master_tx[0] = row_seq;
1161:Src/main.c    ****   spi_tx();
1162:Src/main.c    ****   HAL_Delay(1);
1163:Src/main.c    ****   //__delay_us(20);
1164:Src/main.c    **** 
1165:Src/main.c    ****   // Access Col
1166:Src/main.c    ****   master_tx[0] = col_seq;
1167:Src/main.c    ****   spi_tx();
1168:Src/main.c    ****   HAL_Delay(1);
1169:Src/main.c    ****   //__delay_us(20);
1170:Src/main.c    **** }
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 22


1171:Src/main.c    **** 
1172:Src/main.c    **** /* Write to RAM of TTN */
1173:Src/main.c    **** static void ttn_ramwrite(const uint16_t vs){
1174:Src/main.c    ****   uint16_t wram = 56320 + vs;
1175:Src/main.c    **** 
1176:Src/main.c    **** 	// Store Vs value in RAM
1177:Src/main.c    ****   master_tx[0] = wram;
1178:Src/main.c    **** 
1179:Src/main.c    ****   spi_tx();
1180:Src/main.c    ****   HAL_Delay(1);
1181:Src/main.c    ****   //__delay_us(15);
1182:Src/main.c    **** }
1183:Src/main.c    **** 
1184:Src/main.c    **** static void ttn_ramread(){
1185:Src/main.c    **** 	// Read Vs value in RAM
1186:Src/main.c    **** 	master_tx[0] = 0xD800;
1187:Src/main.c    **** 
1188:Src/main.c    **** 	// Discard the previous value
1189:Src/main.c    **** 	spi_tx();
1190:Src/main.c    ****   HAL_Delay(1);
1191:Src/main.c    **** 	//__delay_us(10);
1192:Src/main.c    **** 
1193:Src/main.c    ****   // Write 0 to RAM
1194:Src/main.c    **** 	master_tx[0] = 56320;
1195:Src/main.c    **** 
1196:Src/main.c    **** 	// Read this value
1197:Src/main.c    **** 	spi_tx();
1198:Src/main.c    **** 
1199:Src/main.c    **** 	tmp = master_rx[0];
1200:Src/main.c    ****   HAL_Delay(1);
1201:Src/main.c    ****   // __delay_us(10);
1202:Src/main.c    **** 
1203:Src/main.c    **** 	read = (tmp >> 6);
1204:Src/main.c    **** }
1205:Src/main.c    **** 
1206:Src/main.c    **** /* Send command to read temp pixel with Vs value */
1207:Src/main.c    **** static void ttn_pxvo(const uint16_t vs){
1208:Src/main.c    ****   uint16_t rtemp = 53248 + vs;
1209:Src/main.c    **** 
1210:Src/main.c    ****   master_tx[0] = rtemp;
1211:Src/main.c    ****   spi_tx();
1212:Src/main.c    ****   HAL_Delay(1);
1213:Src/main.c    ****   //__delay_us(50);
1214:Src/main.c    **** 
1215:Src/main.c    **** 	// Write 0 to RAM
1216:Src/main.c    **** 	master_tx[0] = 56320;
1217:Src/main.c    **** 
1218:Src/main.c    **** 	// Read temp value
1219:Src/main.c    ****   spi_tx();
1220:Src/main.c    ****   read = master_rx[0];
1221:Src/main.c    ****   HAL_Delay(1);
1222:Src/main.c    ****   //__delay_us(15);
1223:Src/main.c    **** }
1224:Src/main.c    **** 
1225:Src/main.c    **** static void pxe_ffy(int data){
  29              		.loc 1 1225 30 view -0
  30              		.cfi_startproc
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 23


  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 1225 30 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0646     		mov	r6, r0
1226:Src/main.c    **** 	//Transmit via Bluetooth to Android phone
1227:Src/main.c    **** 	// Shift MSByte
1228:Src/main.c    **** 	bufftx[0] = (char)(data >> 8);
  42              		.loc 1 1228 2 is_stmt 1 view .LVU2
  43              		.loc 1 1228 14 is_stmt 0 view .LVU3
  44 0004 C0F30723 		ubfx	r3, r0, #8, #8
  45              		.loc 1 1228 12 view .LVU4
  46 0008 074C     		ldr	r4, .L3
  47 000a 2370     		strb	r3, [r4]
1229:Src/main.c    **** 	HAL_UART_Transmit_IT(&huart4, bufftx, 1);
  48              		.loc 1 1229 2 is_stmt 1 view .LVU5
  49 000c 074D     		ldr	r5, .L3+4
  50 000e 0122     		movs	r2, #1
  51 0010 2146     		mov	r1, r4
  52 0012 2846     		mov	r0, r5
  53              	.LVL1:
  54              		.loc 1 1229 2 is_stmt 0 view .LVU6
  55 0014 FFF7FEFF 		bl	HAL_UART_Transmit_IT
  56              	.LVL2:
1230:Src/main.c    ****   //	__delay_us(10);
1231:Src/main.c    **** 	// Shift LSByte
1232:Src/main.c    **** 	bufftx[0] = (char)data;
  57              		.loc 1 1232 2 is_stmt 1 view .LVU7
  58              		.loc 1 1232 12 is_stmt 0 view .LVU8
  59 0018 2670     		strb	r6, [r4]
1233:Src/main.c    **** 	HAL_UART_Transmit_IT(&huart4, bufftx, 1);
  60              		.loc 1 1233 2 is_stmt 1 view .LVU9
  61 001a 0122     		movs	r2, #1
  62 001c 2146     		mov	r1, r4
  63 001e 2846     		mov	r0, r5
  64 0020 FFF7FEFF 		bl	HAL_UART_Transmit_IT
  65              	.LVL3:
1234:Src/main.c    **** //	__delay_us(10);
1235:Src/main.c    **** }
  66              		.loc 1 1235 1 is_stmt 0 view .LVU10
  67 0024 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL4:
  69              	.L4:
  70              		.loc 1 1235 1 view .LVU11
  71 0026 00BF     		.align	2
  72              	.L3:
  73 0028 00000000 		.word	.LANCHOR0
  74 002c 00000000 		.word	huart4
  75              		.cfi_endproc
  76              	.LFE139:
  78              		.section	.text.MX_GPIO_Init,"ax",%progbits
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 24


  79              		.align	1
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  83              		.fpu fpv4-sp-d16
  85              	MX_GPIO_Init:
  86              	.LFB132:
1086:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  87              		.loc 1 1086 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 40
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  92              	.LCFI1:
  93              		.cfi_def_cfa_offset 20
  94              		.cfi_offset 4, -20
  95              		.cfi_offset 5, -16
  96              		.cfi_offset 6, -12
  97              		.cfi_offset 7, -8
  98              		.cfi_offset 14, -4
  99 0002 8BB0     		sub	sp, sp, #44
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 64
1087:Src/main.c    **** 
 102              		.loc 1 1087 3 view .LVU13
1087:Src/main.c    **** 
 103              		.loc 1 1087 20 is_stmt 0 view .LVU14
 104 0004 0024     		movs	r4, #0
 105 0006 0594     		str	r4, [sp, #20]
 106 0008 0694     		str	r4, [sp, #24]
 107 000a 0794     		str	r4, [sp, #28]
 108 000c 0894     		str	r4, [sp, #32]
 109 000e 0994     		str	r4, [sp, #36]
1090:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 110              		.loc 1 1090 3 is_stmt 1 view .LVU15
 111              	.LBB2:
1090:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 112              		.loc 1 1090 3 view .LVU16
1090:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 113              		.loc 1 1090 3 view .LVU17
 114 0010 244B     		ldr	r3, .L7
 115 0012 5A69     		ldr	r2, [r3, #20]
 116 0014 42F48002 		orr	r2, r2, #4194304
 117 0018 5A61     		str	r2, [r3, #20]
1090:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 118              		.loc 1 1090 3 view .LVU18
 119 001a 5A69     		ldr	r2, [r3, #20]
 120 001c 02F48002 		and	r2, r2, #4194304
 121 0020 0192     		str	r2, [sp, #4]
1090:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 122              		.loc 1 1090 3 view .LVU19
 123 0022 019A     		ldr	r2, [sp, #4]
 124              	.LBE2:
1091:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 125              		.loc 1 1091 3 view .LVU20
 126              	.LBB3:
1091:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 25


 127              		.loc 1 1091 3 view .LVU21
1091:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 128              		.loc 1 1091 3 view .LVU22
 129 0024 5A69     		ldr	r2, [r3, #20]
 130 0026 42F40022 		orr	r2, r2, #524288
 131 002a 5A61     		str	r2, [r3, #20]
1091:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 132              		.loc 1 1091 3 view .LVU23
 133 002c 5A69     		ldr	r2, [r3, #20]
 134 002e 02F40022 		and	r2, r2, #524288
 135 0032 0292     		str	r2, [sp, #8]
1091:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 136              		.loc 1 1091 3 view .LVU24
 137 0034 029A     		ldr	r2, [sp, #8]
 138              	.LBE3:
1092:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 139              		.loc 1 1092 3 view .LVU25
 140              	.LBB4:
1092:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 141              		.loc 1 1092 3 view .LVU26
1092:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 142              		.loc 1 1092 3 view .LVU27
 143 0036 5A69     		ldr	r2, [r3, #20]
 144 0038 42F48022 		orr	r2, r2, #262144
 145 003c 5A61     		str	r2, [r3, #20]
1092:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 1092 3 view .LVU28
 147 003e 5A69     		ldr	r2, [r3, #20]
 148 0040 02F48022 		and	r2, r2, #262144
 149 0044 0392     		str	r2, [sp, #12]
1092:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 150              		.loc 1 1092 3 view .LVU29
 151 0046 039A     		ldr	r2, [sp, #12]
 152              	.LBE4:
1093:Src/main.c    **** 
 153              		.loc 1 1093 3 view .LVU30
 154              	.LBB5:
1093:Src/main.c    **** 
 155              		.loc 1 1093 3 view .LVU31
1093:Src/main.c    **** 
 156              		.loc 1 1093 3 view .LVU32
 157 0048 5A69     		ldr	r2, [r3, #20]
 158 004a 42F40032 		orr	r2, r2, #131072
 159 004e 5A61     		str	r2, [r3, #20]
1093:Src/main.c    **** 
 160              		.loc 1 1093 3 view .LVU33
 161 0050 5B69     		ldr	r3, [r3, #20]
 162 0052 03F40033 		and	r3, r3, #131072
 163 0056 0493     		str	r3, [sp, #16]
1093:Src/main.c    **** 
 164              		.loc 1 1093 3 view .LVU34
 165 0058 049B     		ldr	r3, [sp, #16]
 166              	.LBE5:
1096:Src/main.c    **** 
 167              		.loc 1 1096 3 view .LVU35
 168 005a 134F     		ldr	r7, .L7+4
 169 005c 2246     		mov	r2, r4
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 26


 170 005e 4FF48051 		mov	r1, #4096
 171 0062 3846     		mov	r0, r7
 172 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL5:
1099:Src/main.c    **** 
 174              		.loc 1 1099 3 view .LVU36
 175 0068 104D     		ldr	r5, .L7+8
 176 006a 2246     		mov	r2, r4
 177 006c 4FF44071 		mov	r1, #768
 178 0070 2846     		mov	r0, r5
 179 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL6:
1102:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 181              		.loc 1 1102 3 view .LVU37
1102:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 182              		.loc 1 1102 23 is_stmt 0 view .LVU38
 183 0076 4FF48053 		mov	r3, #4096
 184 007a 0593     		str	r3, [sp, #20]
1103:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 1103 3 is_stmt 1 view .LVU39
1103:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 1103 24 is_stmt 0 view .LVU40
 187 007c 0126     		movs	r6, #1
 188 007e 0696     		str	r6, [sp, #24]
1104:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 1104 3 is_stmt 1 view .LVU41
1104:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 190              		.loc 1 1104 24 is_stmt 0 view .LVU42
 191 0080 0794     		str	r4, [sp, #28]
1105:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 1105 3 is_stmt 1 view .LVU43
1105:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 193              		.loc 1 1105 25 is_stmt 0 view .LVU44
 194 0082 0894     		str	r4, [sp, #32]
1106:Src/main.c    **** 
 195              		.loc 1 1106 3 is_stmt 1 view .LVU45
 196 0084 05A9     		add	r1, sp, #20
 197 0086 3846     		mov	r0, r7
 198 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL7:
1109:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 200              		.loc 1 1109 3 view .LVU46
1109:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 201              		.loc 1 1109 23 is_stmt 0 view .LVU47
 202 008c 4FF44073 		mov	r3, #768
 203 0090 0593     		str	r3, [sp, #20]
1110:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 1110 3 is_stmt 1 view .LVU48
1110:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 1110 24 is_stmt 0 view .LVU49
 206 0092 0696     		str	r6, [sp, #24]
1111:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 207              		.loc 1 1111 3 is_stmt 1 view .LVU50
1111:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 208              		.loc 1 1111 24 is_stmt 0 view .LVU51
 209 0094 0794     		str	r4, [sp, #28]
1112:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 27


 210              		.loc 1 1112 3 is_stmt 1 view .LVU52
1112:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 211              		.loc 1 1112 25 is_stmt 0 view .LVU53
 212 0096 0894     		str	r4, [sp, #32]
1113:Src/main.c    **** 
 213              		.loc 1 1113 3 is_stmt 1 view .LVU54
 214 0098 05A9     		add	r1, sp, #20
 215 009a 2846     		mov	r0, r5
 216 009c FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL8:
1115:Src/main.c    **** 
 218              		.loc 1 1115 1 is_stmt 0 view .LVU55
 219 00a0 0BB0     		add	sp, sp, #44
 220              	.LCFI3:
 221              		.cfi_def_cfa_offset 20
 222              		@ sp needed
 223 00a2 F0BD     		pop	{r4, r5, r6, r7, pc}
 224              	.L8:
 225              		.align	2
 226              	.L7:
 227 00a4 00100240 		.word	1073876992
 228 00a8 00040048 		.word	1207960576
 229 00ac 00080048 		.word	1207961600
 230              		.cfi_endproc
 231              	.LFE132:
 233              		.section	.text.MX_SPI2_Init,"ax",%progbits
 234              		.align	1
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 238              		.fpu fpv4-sp-d16
 240              	MX_SPI2_Init:
 241              	.LFB129:
 931:Src/main.c    **** 
 242              		.loc 1 931 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246 0000 08B5     		push	{r3, lr}
 247              	.LCFI4:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 3, -8
 250              		.cfi_offset 14, -4
 941:Src/main.c    ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 251              		.loc 1 941 3 view .LVU57
 941:Src/main.c    ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 252              		.loc 1 941 18 is_stmt 0 view .LVU58
 253 0002 0E48     		ldr	r0, .L11
 254 0004 0E4B     		ldr	r3, .L11+4
 255 0006 0360     		str	r3, [r0]
 942:Src/main.c    ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 256              		.loc 1 942 3 is_stmt 1 view .LVU59
 942:Src/main.c    ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 257              		.loc 1 942 19 is_stmt 0 view .LVU60
 258 0008 4FF48273 		mov	r3, #260
 259 000c 4360     		str	r3, [r0, #4]
 943:Src/main.c    ****   hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 28


 260              		.loc 1 943 3 is_stmt 1 view .LVU61
 943:Src/main.c    ****   hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 261              		.loc 1 943 24 is_stmt 0 view .LVU62
 262 000e 0023     		movs	r3, #0
 263 0010 8360     		str	r3, [r0, #8]
 944:Src/main.c    ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 264              		.loc 1 944 3 is_stmt 1 view .LVU63
 944:Src/main.c    ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 265              		.loc 1 944 23 is_stmt 0 view .LVU64
 266 0012 4FF47062 		mov	r2, #3840
 267 0016 C260     		str	r2, [r0, #12]
 945:Src/main.c    ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 268              		.loc 1 945 3 is_stmt 1 view .LVU65
 945:Src/main.c    ****   hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 269              		.loc 1 945 26 is_stmt 0 view .LVU66
 270 0018 0361     		str	r3, [r0, #16]
 946:Src/main.c    ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 271              		.loc 1 946 3 is_stmt 1 view .LVU67
 946:Src/main.c    ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 272              		.loc 1 946 23 is_stmt 0 view .LVU68
 273 001a 0122     		movs	r2, #1
 274 001c 4261     		str	r2, [r0, #20]
 947:Src/main.c    ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 275              		.loc 1 947 3 is_stmt 1 view .LVU69
 947:Src/main.c    ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 276              		.loc 1 947 18 is_stmt 0 view .LVU70
 277 001e 4FF40072 		mov	r2, #512
 278 0022 8261     		str	r2, [r0, #24]
 948:Src/main.c    ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 279              		.loc 1 948 3 is_stmt 1 view .LVU71
 948:Src/main.c    ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 280              		.loc 1 948 32 is_stmt 0 view .LVU72
 281 0024 C361     		str	r3, [r0, #28]
 949:Src/main.c    ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 282              		.loc 1 949 3 is_stmt 1 view .LVU73
 949:Src/main.c    ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 283              		.loc 1 949 23 is_stmt 0 view .LVU74
 284 0026 0362     		str	r3, [r0, #32]
 950:Src/main.c    ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 285              		.loc 1 950 3 is_stmt 1 view .LVU75
 950:Src/main.c    ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 286              		.loc 1 950 21 is_stmt 0 view .LVU76
 287 0028 4362     		str	r3, [r0, #36]
 951:Src/main.c    ****   hspi2.Init.CRCPolynomial = 7;
 288              		.loc 1 951 3 is_stmt 1 view .LVU77
 951:Src/main.c    ****   hspi2.Init.CRCPolynomial = 7;
 289              		.loc 1 951 29 is_stmt 0 view .LVU78
 290 002a 8362     		str	r3, [r0, #40]
 952:Src/main.c    ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 291              		.loc 1 952 3 is_stmt 1 view .LVU79
 952:Src/main.c    ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 292              		.loc 1 952 28 is_stmt 0 view .LVU80
 293 002c 0722     		movs	r2, #7
 294 002e C262     		str	r2, [r0, #44]
 953:Src/main.c    ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 295              		.loc 1 953 3 is_stmt 1 view .LVU81
 953:Src/main.c    ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 29


 296              		.loc 1 953 24 is_stmt 0 view .LVU82
 297 0030 0363     		str	r3, [r0, #48]
 954:Src/main.c    ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 298              		.loc 1 954 3 is_stmt 1 view .LVU83
 954:Src/main.c    ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 299              		.loc 1 954 23 is_stmt 0 view .LVU84
 300 0032 4363     		str	r3, [r0, #52]
 955:Src/main.c    ****   {
 301              		.loc 1 955 3 is_stmt 1 view .LVU85
 955:Src/main.c    ****   {
 302              		.loc 1 955 7 is_stmt 0 view .LVU86
 303 0034 FFF7FEFF 		bl	HAL_SPI_Init
 304              	.LVL9:
 963:Src/main.c    **** 
 305              		.loc 1 963 1 view .LVU87
 306 0038 08BD     		pop	{r3, pc}
 307              	.L12:
 308 003a 00BF     		.align	2
 309              	.L11:
 310 003c 00000000 		.word	hspi2
 311 0040 00380040 		.word	1073756160
 312              		.cfi_endproc
 313              	.LFE129:
 315              		.section	.text.MX_UART4_Init,"ax",%progbits
 316              		.align	1
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 320              		.fpu fpv4-sp-d16
 322              	MX_UART4_Init:
 323              	.LFB131:
1051:Src/main.c    **** 
 324              		.loc 1 1051 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328 0000 08B5     		push	{r3, lr}
 329              	.LCFI5:
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 3, -8
 332              		.cfi_offset 14, -4
1060:Src/main.c    ****   huart4.Init.BaudRate = 115200;
 333              		.loc 1 1060 3 view .LVU89
1060:Src/main.c    ****   huart4.Init.BaudRate = 115200;
 334              		.loc 1 1060 19 is_stmt 0 view .LVU90
 335 0002 0948     		ldr	r0, .L15
 336 0004 094B     		ldr	r3, .L15+4
 337 0006 0360     		str	r3, [r0]
1061:Src/main.c    ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 338              		.loc 1 1061 3 is_stmt 1 view .LVU91
1061:Src/main.c    ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 339              		.loc 1 1061 24 is_stmt 0 view .LVU92
 340 0008 4FF4E133 		mov	r3, #115200
 341 000c 4360     		str	r3, [r0, #4]
1062:Src/main.c    ****   huart4.Init.StopBits = UART_STOPBITS_1;
 342              		.loc 1 1062 3 is_stmt 1 view .LVU93
1062:Src/main.c    ****   huart4.Init.StopBits = UART_STOPBITS_1;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 30


 343              		.loc 1 1062 26 is_stmt 0 view .LVU94
 344 000e 0023     		movs	r3, #0
 345 0010 8360     		str	r3, [r0, #8]
1063:Src/main.c    ****   huart4.Init.Parity = UART_PARITY_NONE;
 346              		.loc 1 1063 3 is_stmt 1 view .LVU95
1063:Src/main.c    ****   huart4.Init.Parity = UART_PARITY_NONE;
 347              		.loc 1 1063 24 is_stmt 0 view .LVU96
 348 0012 C360     		str	r3, [r0, #12]
1064:Src/main.c    ****   huart4.Init.Mode = UART_MODE_TX_RX;
 349              		.loc 1 1064 3 is_stmt 1 view .LVU97
1064:Src/main.c    ****   huart4.Init.Mode = UART_MODE_TX_RX;
 350              		.loc 1 1064 22 is_stmt 0 view .LVU98
 351 0014 0361     		str	r3, [r0, #16]
1065:Src/main.c    ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 352              		.loc 1 1065 3 is_stmt 1 view .LVU99
1065:Src/main.c    ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 353              		.loc 1 1065 20 is_stmt 0 view .LVU100
 354 0016 0C22     		movs	r2, #12
 355 0018 4261     		str	r2, [r0, #20]
1066:Src/main.c    ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 356              		.loc 1 1066 3 is_stmt 1 view .LVU101
1066:Src/main.c    ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 357              		.loc 1 1066 25 is_stmt 0 view .LVU102
 358 001a 8361     		str	r3, [r0, #24]
1067:Src/main.c    ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 359              		.loc 1 1067 3 is_stmt 1 view .LVU103
1067:Src/main.c    ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 360              		.loc 1 1067 28 is_stmt 0 view .LVU104
 361 001c C361     		str	r3, [r0, #28]
1068:Src/main.c    ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 362              		.loc 1 1068 3 is_stmt 1 view .LVU105
1068:Src/main.c    ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 363              		.loc 1 1068 30 is_stmt 0 view .LVU106
 364 001e 0362     		str	r3, [r0, #32]
1069:Src/main.c    ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 365              		.loc 1 1069 3 is_stmt 1 view .LVU107
1069:Src/main.c    ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 366              		.loc 1 1069 38 is_stmt 0 view .LVU108
 367 0020 4362     		str	r3, [r0, #36]
1070:Src/main.c    ****   {
 368              		.loc 1 1070 3 is_stmt 1 view .LVU109
1070:Src/main.c    ****   {
 369              		.loc 1 1070 7 is_stmt 0 view .LVU110
 370 0022 FFF7FEFF 		bl	HAL_UART_Init
 371              	.LVL10:
1078:Src/main.c    **** 
 372              		.loc 1 1078 1 view .LVU111
 373 0026 08BD     		pop	{r3, pc}
 374              	.L16:
 375              		.align	2
 376              	.L15:
 377 0028 00000000 		.word	huart4
 378 002c 004C0040 		.word	1073761280
 379              		.cfi_endproc
 380              	.LFE131:
 382              		.section	.text.MX_TIM1_Init,"ax",%progbits
 383              		.align	1
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 31


 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 387              		.fpu fpv4-sp-d16
 389              	MX_TIM1_Init:
 390              	.LFB130:
 971:Src/main.c    **** 
 391              		.loc 1 971 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 104
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395 0000 30B5     		push	{r4, r5, lr}
 396              	.LCFI6:
 397              		.cfi_def_cfa_offset 12
 398              		.cfi_offset 4, -12
 399              		.cfi_offset 5, -8
 400              		.cfi_offset 14, -4
 401 0002 9BB0     		sub	sp, sp, #108
 402              	.LCFI7:
 403              		.cfi_def_cfa_offset 120
 977:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 404              		.loc 1 977 3 view .LVU113
 977:Src/main.c    ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 405              		.loc 1 977 26 is_stmt 0 view .LVU114
 406 0004 0024     		movs	r4, #0
 407 0006 1694     		str	r4, [sp, #88]
 408 0008 1794     		str	r4, [sp, #92]
 409 000a 1894     		str	r4, [sp, #96]
 410 000c 1994     		str	r4, [sp, #100]
 978:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
 411              		.loc 1 978 3 is_stmt 1 view .LVU115
 978:Src/main.c    ****   TIM_OC_InitTypeDef sConfigOC = {0};
 412              		.loc 1 978 27 is_stmt 0 view .LVU116
 413 000e 1394     		str	r4, [sp, #76]
 414 0010 1494     		str	r4, [sp, #80]
 415 0012 1594     		str	r4, [sp, #84]
 979:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 416              		.loc 1 979 3 is_stmt 1 view .LVU117
 979:Src/main.c    ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 417              		.loc 1 979 22 is_stmt 0 view .LVU118
 418 0014 0C94     		str	r4, [sp, #48]
 419 0016 0D94     		str	r4, [sp, #52]
 420 0018 0E94     		str	r4, [sp, #56]
 421 001a 0F94     		str	r4, [sp, #60]
 422 001c 1094     		str	r4, [sp, #64]
 423 001e 1194     		str	r4, [sp, #68]
 424 0020 1294     		str	r4, [sp, #72]
 980:Src/main.c    **** 
 425              		.loc 1 980 3 is_stmt 1 view .LVU119
 980:Src/main.c    **** 
 426              		.loc 1 980 34 is_stmt 0 view .LVU120
 427 0022 2C22     		movs	r2, #44
 428 0024 2146     		mov	r1, r4
 429 0026 01A8     		add	r0, sp, #4
 430 0028 FFF7FEFF 		bl	memset
 431              	.LVL11:
 985:Src/main.c    ****   htim1.Init.Prescaler = 0;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 32


 432              		.loc 1 985 3 is_stmt 1 view .LVU121
 985:Src/main.c    ****   htim1.Init.Prescaler = 0;
 433              		.loc 1 985 18 is_stmt 0 view .LVU122
 434 002c 214D     		ldr	r5, .L19
 435 002e 224B     		ldr	r3, .L19+4
 436 0030 2B60     		str	r3, [r5]
 986:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 437              		.loc 1 986 3 is_stmt 1 view .LVU123
 986:Src/main.c    ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 438              		.loc 1 986 24 is_stmt 0 view .LVU124
 439 0032 6C60     		str	r4, [r5, #4]
 987:Src/main.c    ****   htim1.Init.Period = 3;
 440              		.loc 1 987 3 is_stmt 1 view .LVU125
 987:Src/main.c    ****   htim1.Init.Period = 3;
 441              		.loc 1 987 26 is_stmt 0 view .LVU126
 442 0034 AC60     		str	r4, [r5, #8]
 988:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 443              		.loc 1 988 3 is_stmt 1 view .LVU127
 988:Src/main.c    ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 444              		.loc 1 988 21 is_stmt 0 view .LVU128
 445 0036 0323     		movs	r3, #3
 446 0038 EB60     		str	r3, [r5, #12]
 989:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 447              		.loc 1 989 3 is_stmt 1 view .LVU129
 989:Src/main.c    ****   htim1.Init.RepetitionCounter = 0;
 448              		.loc 1 989 28 is_stmt 0 view .LVU130
 449 003a 2C61     		str	r4, [r5, #16]
 990:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 450              		.loc 1 990 3 is_stmt 1 view .LVU131
 990:Src/main.c    ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 451              		.loc 1 990 32 is_stmt 0 view .LVU132
 452 003c 6C61     		str	r4, [r5, #20]
 991:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 453              		.loc 1 991 3 is_stmt 1 view .LVU133
 991:Src/main.c    ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 454              		.loc 1 991 32 is_stmt 0 view .LVU134
 455 003e AC61     		str	r4, [r5, #24]
 992:Src/main.c    ****   {
 456              		.loc 1 992 3 is_stmt 1 view .LVU135
 992:Src/main.c    ****   {
 457              		.loc 1 992 7 is_stmt 0 view .LVU136
 458 0040 2846     		mov	r0, r5
 459 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 460              	.LVL12:
 996:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 461              		.loc 1 996 3 is_stmt 1 view .LVU137
 996:Src/main.c    ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 462              		.loc 1 996 34 is_stmt 0 view .LVU138
 463 0046 4FF48053 		mov	r3, #4096
 464 004a 1693     		str	r3, [sp, #88]
 997:Src/main.c    ****   {
 465              		.loc 1 997 3 is_stmt 1 view .LVU139
 997:Src/main.c    ****   {
 466              		.loc 1 997 7 is_stmt 0 view .LVU140
 467 004c 16A9     		add	r1, sp, #88
 468 004e 2846     		mov	r0, r5
 469 0050 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 33


 470              	.LVL13:
1001:Src/main.c    ****   {
 471              		.loc 1 1001 3 is_stmt 1 view .LVU141
1001:Src/main.c    ****   {
 472              		.loc 1 1001 7 is_stmt 0 view .LVU142
 473 0054 2846     		mov	r0, r5
 474 0056 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 475              	.LVL14:
1005:Src/main.c    ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 476              		.loc 1 1005 3 is_stmt 1 view .LVU143
1005:Src/main.c    ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 477              		.loc 1 1005 37 is_stmt 0 view .LVU144
 478 005a 1394     		str	r4, [sp, #76]
1006:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 479              		.loc 1 1006 3 is_stmt 1 view .LVU145
1006:Src/main.c    ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 480              		.loc 1 1006 38 is_stmt 0 view .LVU146
 481 005c 1494     		str	r4, [sp, #80]
1007:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 482              		.loc 1 1007 3 is_stmt 1 view .LVU147
1007:Src/main.c    ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 483              		.loc 1 1007 33 is_stmt 0 view .LVU148
 484 005e 1594     		str	r4, [sp, #84]
1008:Src/main.c    ****   {
 485              		.loc 1 1008 3 is_stmt 1 view .LVU149
1008:Src/main.c    ****   {
 486              		.loc 1 1008 7 is_stmt 0 view .LVU150
 487 0060 13A9     		add	r1, sp, #76
 488 0062 2846     		mov	r0, r5
 489 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 490              	.LVL15:
1012:Src/main.c    ****   sConfigOC.Pulse = 2;
 491              		.loc 1 1012 3 is_stmt 1 view .LVU151
1012:Src/main.c    ****   sConfigOC.Pulse = 2;
 492              		.loc 1 1012 20 is_stmt 0 view .LVU152
 493 0068 6023     		movs	r3, #96
 494 006a 0C93     		str	r3, [sp, #48]
1013:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 495              		.loc 1 1013 3 is_stmt 1 view .LVU153
1013:Src/main.c    ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 496              		.loc 1 1013 19 is_stmt 0 view .LVU154
 497 006c 0223     		movs	r3, #2
 498 006e 0D93     		str	r3, [sp, #52]
1014:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 499              		.loc 1 1014 3 is_stmt 1 view .LVU155
1014:Src/main.c    ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 500              		.loc 1 1014 24 is_stmt 0 view .LVU156
 501 0070 0E94     		str	r4, [sp, #56]
1015:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 502              		.loc 1 1015 3 is_stmt 1 view .LVU157
1015:Src/main.c    ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 503              		.loc 1 1015 25 is_stmt 0 view .LVU158
 504 0072 0F94     		str	r4, [sp, #60]
1016:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 505              		.loc 1 1016 3 is_stmt 1 view .LVU159
1016:Src/main.c    ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 506              		.loc 1 1016 24 is_stmt 0 view .LVU160
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 34


 507 0074 1094     		str	r4, [sp, #64]
1017:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 508              		.loc 1 1017 3 is_stmt 1 view .LVU161
1017:Src/main.c    ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 509              		.loc 1 1017 25 is_stmt 0 view .LVU162
 510 0076 1194     		str	r4, [sp, #68]
1018:Src/main.c    ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 511              		.loc 1 1018 3 is_stmt 1 view .LVU163
1018:Src/main.c    ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 512              		.loc 1 1018 26 is_stmt 0 view .LVU164
 513 0078 1294     		str	r4, [sp, #72]
1019:Src/main.c    ****   {
 514              		.loc 1 1019 3 is_stmt 1 view .LVU165
1019:Src/main.c    ****   {
 515              		.loc 1 1019 7 is_stmt 0 view .LVU166
 516 007a 2246     		mov	r2, r4
 517 007c 0CA9     		add	r1, sp, #48
 518 007e 2846     		mov	r0, r5
 519 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 520              	.LVL16:
1023:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 521              		.loc 1 1023 3 is_stmt 1 view .LVU167
1023:Src/main.c    ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 522              		.loc 1 1023 40 is_stmt 0 view .LVU168
 523 0084 0194     		str	r4, [sp, #4]
1024:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 524              		.loc 1 1024 3 is_stmt 1 view .LVU169
1024:Src/main.c    ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 525              		.loc 1 1024 41 is_stmt 0 view .LVU170
 526 0086 0294     		str	r4, [sp, #8]
1025:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 527              		.loc 1 1025 3 is_stmt 1 view .LVU171
1025:Src/main.c    ****   sBreakDeadTimeConfig.DeadTime = 0;
 528              		.loc 1 1025 34 is_stmt 0 view .LVU172
 529 0088 0394     		str	r4, [sp, #12]
1026:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 530              		.loc 1 1026 3 is_stmt 1 view .LVU173
1026:Src/main.c    ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 531              		.loc 1 1026 33 is_stmt 0 view .LVU174
 532 008a 0494     		str	r4, [sp, #16]
1027:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 533              		.loc 1 1027 3 is_stmt 1 view .LVU175
1027:Src/main.c    ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 534              		.loc 1 1027 35 is_stmt 0 view .LVU176
 535 008c 0594     		str	r4, [sp, #20]
1028:Src/main.c    ****   sBreakDeadTimeConfig.BreakFilter = 0;
 536              		.loc 1 1028 3 is_stmt 1 view .LVU177
1028:Src/main.c    ****   sBreakDeadTimeConfig.BreakFilter = 0;
 537              		.loc 1 1028 38 is_stmt 0 view .LVU178
 538 008e 4FF40053 		mov	r3, #8192
 539 0092 0693     		str	r3, [sp, #24]
1029:Src/main.c    ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 540              		.loc 1 1029 3 is_stmt 1 view .LVU179
1029:Src/main.c    ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 541              		.loc 1 1029 36 is_stmt 0 view .LVU180
 542 0094 0794     		str	r4, [sp, #28]
1030:Src/main.c    ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 35


 543              		.loc 1 1030 3 is_stmt 1 view .LVU181
1030:Src/main.c    ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 544              		.loc 1 1030 36 is_stmt 0 view .LVU182
 545 0096 0894     		str	r4, [sp, #32]
1031:Src/main.c    ****   sBreakDeadTimeConfig.Break2Filter = 0;
 546              		.loc 1 1031 3 is_stmt 1 view .LVU183
1031:Src/main.c    ****   sBreakDeadTimeConfig.Break2Filter = 0;
 547              		.loc 1 1031 39 is_stmt 0 view .LVU184
 548 0098 4FF00073 		mov	r3, #33554432
 549 009c 0993     		str	r3, [sp, #36]
1032:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 550              		.loc 1 1032 3 is_stmt 1 view .LVU185
1032:Src/main.c    ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 551              		.loc 1 1032 37 is_stmt 0 view .LVU186
 552 009e 0A94     		str	r4, [sp, #40]
1033:Src/main.c    ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 553              		.loc 1 1033 3 is_stmt 1 view .LVU187
1033:Src/main.c    ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 554              		.loc 1 1033 40 is_stmt 0 view .LVU188
 555 00a0 0B94     		str	r4, [sp, #44]
1034:Src/main.c    ****   {
 556              		.loc 1 1034 3 is_stmt 1 view .LVU189
1034:Src/main.c    ****   {
 557              		.loc 1 1034 7 is_stmt 0 view .LVU190
 558 00a2 01A9     		add	r1, sp, #4
 559 00a4 2846     		mov	r0, r5
 560 00a6 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 561              	.LVL17:
1041:Src/main.c    **** 
 562              		.loc 1 1041 3 is_stmt 1 view .LVU191
 563 00aa 2846     		mov	r0, r5
 564 00ac FFF7FEFF 		bl	HAL_TIM_MspPostInit
 565              	.LVL18:
1043:Src/main.c    **** 
 566              		.loc 1 1043 1 is_stmt 0 view .LVU192
 567 00b0 1BB0     		add	sp, sp, #108
 568              	.LCFI8:
 569              		.cfi_def_cfa_offset 12
 570              		@ sp needed
 571 00b2 30BD     		pop	{r4, r5, pc}
 572              	.L20:
 573              		.align	2
 574              	.L19:
 575 00b4 00000000 		.word	htim1
 576 00b8 002C0140 		.word	1073818624
 577              		.cfi_endproc
 578              	.LFE130:
 580              		.section	.text.MX_I2C1_Init,"ax",%progbits
 581              		.align	1
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 585              		.fpu fpv4-sp-d16
 587              	MX_I2C1_Init:
 588              	.LFB128:
 885:Src/main.c    **** 
 589              		.loc 1 885 1 is_stmt 1 view -0
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 36


 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 0
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593 0000 38B5     		push	{r3, r4, r5, lr}
 594              	.LCFI9:
 595              		.cfi_def_cfa_offset 16
 596              		.cfi_offset 3, -16
 597              		.cfi_offset 4, -12
 598              		.cfi_offset 5, -8
 599              		.cfi_offset 14, -4
 894:Src/main.c    ****   hi2c1.Init.Timing = 0x2000090E;
 600              		.loc 1 894 3 view .LVU194
 894:Src/main.c    ****   hi2c1.Init.Timing = 0x2000090E;
 601              		.loc 1 894 18 is_stmt 0 view .LVU195
 602 0002 0D4C     		ldr	r4, .L23
 603 0004 0D4B     		ldr	r3, .L23+4
 604 0006 2360     		str	r3, [r4]
 895:Src/main.c    ****   hi2c1.Init.OwnAddress1 = 0;
 605              		.loc 1 895 3 is_stmt 1 view .LVU196
 895:Src/main.c    ****   hi2c1.Init.OwnAddress1 = 0;
 606              		.loc 1 895 21 is_stmt 0 view .LVU197
 607 0008 0D4B     		ldr	r3, .L23+8
 608 000a 6360     		str	r3, [r4, #4]
 896:Src/main.c    ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 609              		.loc 1 896 3 is_stmt 1 view .LVU198
 896:Src/main.c    ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 610              		.loc 1 896 26 is_stmt 0 view .LVU199
 611 000c 0025     		movs	r5, #0
 612 000e A560     		str	r5, [r4, #8]
 897:Src/main.c    ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 613              		.loc 1 897 3 is_stmt 1 view .LVU200
 897:Src/main.c    ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 614              		.loc 1 897 29 is_stmt 0 view .LVU201
 615 0010 0123     		movs	r3, #1
 616 0012 E360     		str	r3, [r4, #12]
 898:Src/main.c    ****   hi2c1.Init.OwnAddress2 = 0;
 617              		.loc 1 898 3 is_stmt 1 view .LVU202
 898:Src/main.c    ****   hi2c1.Init.OwnAddress2 = 0;
 618              		.loc 1 898 30 is_stmt 0 view .LVU203
 619 0014 2561     		str	r5, [r4, #16]
 899:Src/main.c    ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 620              		.loc 1 899 3 is_stmt 1 view .LVU204
 899:Src/main.c    ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 621              		.loc 1 899 26 is_stmt 0 view .LVU205
 622 0016 6561     		str	r5, [r4, #20]
 900:Src/main.c    ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 623              		.loc 1 900 3 is_stmt 1 view .LVU206
 900:Src/main.c    ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 624              		.loc 1 900 31 is_stmt 0 view .LVU207
 625 0018 A561     		str	r5, [r4, #24]
 901:Src/main.c    ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 626              		.loc 1 901 3 is_stmt 1 view .LVU208
 901:Src/main.c    ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 627              		.loc 1 901 30 is_stmt 0 view .LVU209
 628 001a E561     		str	r5, [r4, #28]
 902:Src/main.c    ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 629              		.loc 1 902 3 is_stmt 1 view .LVU210
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 37


 902:Src/main.c    ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 630              		.loc 1 902 28 is_stmt 0 view .LVU211
 631 001c 2562     		str	r5, [r4, #32]
 903:Src/main.c    ****   {
 632              		.loc 1 903 3 is_stmt 1 view .LVU212
 903:Src/main.c    ****   {
 633              		.loc 1 903 7 is_stmt 0 view .LVU213
 634 001e 2046     		mov	r0, r4
 635 0020 FFF7FEFF 		bl	HAL_I2C_Init
 636              	.LVL19:
 909:Src/main.c    ****   {
 637              		.loc 1 909 3 is_stmt 1 view .LVU214
 909:Src/main.c    ****   {
 638              		.loc 1 909 7 is_stmt 0 view .LVU215
 639 0024 2946     		mov	r1, r5
 640 0026 2046     		mov	r0, r4
 641 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 642              	.LVL20:
 915:Src/main.c    ****   {
 643              		.loc 1 915 3 is_stmt 1 view .LVU216
 915:Src/main.c    ****   {
 644              		.loc 1 915 7 is_stmt 0 view .LVU217
 645 002c 2946     		mov	r1, r5
 646 002e 2046     		mov	r0, r4
 647 0030 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 648              	.LVL21:
 923:Src/main.c    **** 
 649              		.loc 1 923 1 view .LVU218
 650 0034 38BD     		pop	{r3, r4, r5, pc}
 651              	.L24:
 652 0036 00BF     		.align	2
 653              	.L23:
 654 0038 00000000 		.word	hi2c1
 655 003c 00540040 		.word	1073763328
 656 0040 0E090020 		.word	536873230
 657              		.cfi_endproc
 658              	.LFE128:
 660              		.section	.text.spi_tx,"ax",%progbits
 661              		.align	1
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	spi_tx:
 668              	.LFB133:
1118:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 669              		.loc 1 1118 25 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673 0000 00B5     		push	{lr}
 674              	.LCFI10:
 675              		.cfi_def_cfa_offset 4
 676              		.cfi_offset 14, -4
 677 0002 83B0     		sub	sp, sp, #12
 678              	.LCFI11:
 679              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 38


1119:Src/main.c    **** 
 680              		.loc 1 1119 3 view .LVU220
 681 0004 0022     		movs	r2, #0
 682 0006 4FF48051 		mov	r1, #4096
 683 000a 0D48     		ldr	r0, .L28
 684 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 685              	.LVL22:
1122:Src/main.c    ****     Error_Handler();
 686              		.loc 1 1122 3 view .LVU221
1122:Src/main.c    ****     Error_Handler();
 687              		.loc 1 1122 6 is_stmt 0 view .LVU222
 688 0010 4FF47A73 		mov	r3, #1000
 689 0014 0093     		str	r3, [sp]
 690 0016 0123     		movs	r3, #1
 691 0018 0A4A     		ldr	r2, .L28+4
 692 001a 0B49     		ldr	r1, .L28+8
 693 001c 0B48     		ldr	r0, .L28+12
 694 001e FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 695              	.LVL23:
 696              	.L26:
1128:Src/main.c    **** 
 697              		.loc 1 1128 3 is_stmt 1 discriminator 1 view .LVU223
1127:Src/main.c    ****   }
 698              		.loc 1 1127 9 is_stmt 0 discriminator 1 view .LVU224
 699 0022 0A48     		ldr	r0, .L28+12
 700 0024 FFF7FEFF 		bl	HAL_SPI_GetState
 701              	.LVL24:
1127:Src/main.c    ****   }
 702              		.loc 1 1127 8 discriminator 1 view .LVU225
 703 0028 0128     		cmp	r0, #1
 704 002a FAD1     		bne	.L26
1131:Src/main.c    **** }
 705              		.loc 1 1131 3 is_stmt 1 view .LVU226
 706 002c 0122     		movs	r2, #1
 707 002e 4FF48051 		mov	r1, #4096
 708 0032 0348     		ldr	r0, .L28
 709 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 710              	.LVL25:
1132:Src/main.c    **** 
 711              		.loc 1 1132 1 is_stmt 0 view .LVU227
 712 0038 03B0     		add	sp, sp, #12
 713              	.LCFI12:
 714              		.cfi_def_cfa_offset 4
 715              		@ sp needed
 716 003a 5DF804FB 		ldr	pc, [sp], #4
 717              	.L29:
 718 003e 00BF     		.align	2
 719              	.L28:
 720 0040 00040048 		.word	1207960576
 721 0044 00000000 		.word	.LANCHOR1
 722 0048 00000000 		.word	.LANCHOR2
 723 004c 00000000 		.word	hspi2
 724              		.cfi_endproc
 725              	.LFE133:
 727              		.section	.text.ttn_init,"ax",%progbits
 728              		.align	1
 729              		.syntax unified
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 39


 730              		.thumb
 731              		.thumb_func
 732              		.fpu fpv4-sp-d16
 734              	ttn_init:
 735              	.LVL26:
 736              	.LFB134:
1135:Src/main.c    **** 	uint16_t rst_ttn = 8192;
 737              		.loc 1 1135 69 is_stmt 1 view -0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
1135:Src/main.c    **** 	uint16_t rst_ttn = 8192;
 741              		.loc 1 1135 69 is_stmt 0 view .LVU229
 742 0000 70B5     		push	{r4, r5, r6, lr}
 743              	.LCFI13:
 744              		.cfi_def_cfa_offset 16
 745              		.cfi_offset 4, -16
 746              		.cfi_offset 5, -12
 747              		.cfi_offset 6, -8
 748              		.cfi_offset 14, -4
1136:Src/main.c    **** 	uint16_t rst_dur_seq = 34048 + rst_dur;
 749              		.loc 1 1136 2 is_stmt 1 view .LVU230
 750              	.LVL27:
1137:Src/main.c    **** 	uint16_t pwm_max_seq = 34304 + pwm_max;
 751              		.loc 1 1137 2 view .LVU231
1137:Src/main.c    **** 	uint16_t pwm_max_seq = 34304 + pwm_max;
 752              		.loc 1 1137 11 is_stmt 0 view .LVU232
 753 0002 A0F5F640 		sub	r0, r0, #31488
 754              	.LVL28:
1137:Src/main.c    **** 	uint16_t pwm_max_seq = 34304 + pwm_max;
 755              		.loc 1 1137 11 view .LVU233
 756 0006 86B2     		uxth	r6, r0
 757              	.LVL29:
1138:Src/main.c    **** 
 758              		.loc 1 1138 2 is_stmt 1 view .LVU234
1138:Src/main.c    **** 
 759              		.loc 1 1138 11 is_stmt 0 view .LVU235
 760 0008 A1F5F441 		sub	r1, r1, #31232
 761              	.LVL30:
1138:Src/main.c    **** 
 762              		.loc 1 1138 11 view .LVU236
 763 000c 8DB2     		uxth	r5, r1
 764              	.LVL31:
1141:Src/main.c    ****   spi_tx();
 765              		.loc 1 1141 3 is_stmt 1 view .LVU237
1141:Src/main.c    ****   spi_tx();
 766              		.loc 1 1141 16 is_stmt 0 view .LVU238
 767 000e 084C     		ldr	r4, .L32
 768 0010 4FF40053 		mov	r3, #8192
 769 0014 2380     		strh	r3, [r4]	@ movhi
1142:Src/main.c    ****   HAL_Delay(100);
 770              		.loc 1 1142 3 is_stmt 1 view .LVU239
 771 0016 FFF7FEFF 		bl	spi_tx
 772              	.LVL32:
1143:Src/main.c    **** 
 773              		.loc 1 1143 3 view .LVU240
 774 001a 6420     		movs	r0, #100
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 40


 775 001c FFF7FEFF 		bl	HAL_Delay
 776              	.LVL33:
1146:Src/main.c    ****   spi_tx();
 777              		.loc 1 1146 3 view .LVU241
1146:Src/main.c    ****   spi_tx();
 778              		.loc 1 1146 16 is_stmt 0 view .LVU242
 779 0020 2680     		strh	r6, [r4]	@ movhi
1147:Src/main.c    **** 
 780              		.loc 1 1147 3 is_stmt 1 view .LVU243
 781 0022 FFF7FEFF 		bl	spi_tx
 782              	.LVL34:
1150:Src/main.c    ****   spi_tx();
 783              		.loc 1 1150 3 view .LVU244
1150:Src/main.c    ****   spi_tx();
 784              		.loc 1 1150 16 is_stmt 0 view .LVU245
 785 0026 2580     		strh	r5, [r4]	@ movhi
1151:Src/main.c    **** }
 786              		.loc 1 1151 3 is_stmt 1 view .LVU246
 787 0028 FFF7FEFF 		bl	spi_tx
 788              	.LVL35:
1152:Src/main.c    **** 
 789              		.loc 1 1152 1 is_stmt 0 view .LVU247
 790 002c 70BD     		pop	{r4, r5, r6, pc}
 791              	.LVL36:
 792              	.L33:
1152:Src/main.c    **** 
 793              		.loc 1 1152 1 view .LVU248
 794 002e 00BF     		.align	2
 795              	.L32:
 796 0030 00000000 		.word	.LANCHOR2
 797              		.cfi_endproc
 798              	.LFE134:
 800              		.section	.text.ttn_rowcol,"ax",%progbits
 801              		.align	1
 802              		.syntax unified
 803              		.thumb
 804              		.thumb_func
 805              		.fpu fpv4-sp-d16
 807              	ttn_rowcol:
 808              	.LVL37:
 809              	.LFB135:
1155:Src/main.c    **** 	uint16_t row_seq = 49152 + row*16;
 810              		.loc 1 1155 63 is_stmt 1 view -0
 811              		.cfi_startproc
 812              		@ args = 0, pretend = 0, frame = 0
 813              		@ frame_needed = 0, uses_anonymous_args = 0
1155:Src/main.c    **** 	uint16_t row_seq = 49152 + row*16;
 814              		.loc 1 1155 63 is_stmt 0 view .LVU250
 815 0000 38B5     		push	{r3, r4, r5, lr}
 816              	.LCFI14:
 817              		.cfi_def_cfa_offset 16
 818              		.cfi_offset 3, -16
 819              		.cfi_offset 4, -12
 820              		.cfi_offset 5, -8
 821              		.cfi_offset 14, -4
1156:Src/main.c    **** 	uint16_t col_seq = 51200 + col*32;
 822              		.loc 1 1156 2 is_stmt 1 view .LVU251
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 41


1156:Src/main.c    **** 	uint16_t col_seq = 51200 + col*32;
 823              		.loc 1 1156 11 is_stmt 0 view .LVU252
 824 0002 00F54060 		add	r0, r0, #3072
 825              	.LVL38:
1156:Src/main.c    **** 	uint16_t col_seq = 51200 + col*32;
 826              		.loc 1 1156 11 view .LVU253
 827 0006 0001     		lsls	r0, r0, #4
 828              	.LVL39:
1157:Src/main.c    **** 
 829              		.loc 1 1157 2 is_stmt 1 view .LVU254
1157:Src/main.c    **** 
 830              		.loc 1 1157 11 is_stmt 0 view .LVU255
 831 0008 01F5C864 		add	r4, r1, #1600
 832 000c 6401     		lsls	r4, r4, #5
 833 000e A4B2     		uxth	r4, r4
 834              	.LVL40:
1160:Src/main.c    ****   spi_tx();
 835              		.loc 1 1160 3 is_stmt 1 view .LVU256
1160:Src/main.c    ****   spi_tx();
 836              		.loc 1 1160 16 is_stmt 0 view .LVU257
 837 0010 064D     		ldr	r5, .L36
 838 0012 2880     		strh	r0, [r5]	@ movhi
1161:Src/main.c    ****   HAL_Delay(1);
 839              		.loc 1 1161 3 is_stmt 1 view .LVU258
 840 0014 FFF7FEFF 		bl	spi_tx
 841              	.LVL41:
1162:Src/main.c    ****   //__delay_us(20);
 842              		.loc 1 1162 3 view .LVU259
 843 0018 0120     		movs	r0, #1
 844 001a FFF7FEFF 		bl	HAL_Delay
 845              	.LVL42:
1166:Src/main.c    ****   spi_tx();
 846              		.loc 1 1166 3 view .LVU260
1166:Src/main.c    ****   spi_tx();
 847              		.loc 1 1166 16 is_stmt 0 view .LVU261
 848 001e 2C80     		strh	r4, [r5]	@ movhi
1167:Src/main.c    ****   HAL_Delay(1);
 849              		.loc 1 1167 3 is_stmt 1 view .LVU262
 850 0020 FFF7FEFF 		bl	spi_tx
 851              	.LVL43:
1168:Src/main.c    ****   //__delay_us(20);
 852              		.loc 1 1168 3 view .LVU263
 853 0024 0120     		movs	r0, #1
 854 0026 FFF7FEFF 		bl	HAL_Delay
 855              	.LVL44:
1170:Src/main.c    **** 
 856              		.loc 1 1170 1 is_stmt 0 view .LVU264
 857 002a 38BD     		pop	{r3, r4, r5, pc}
 858              	.LVL45:
 859              	.L37:
1170:Src/main.c    **** 
 860              		.loc 1 1170 1 view .LVU265
 861              		.align	2
 862              	.L36:
 863 002c 00000000 		.word	.LANCHOR2
 864              		.cfi_endproc
 865              	.LFE135:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 42


 867              		.section	.text.ttn_pxvoRef,"ax",%progbits
 868              		.align	1
 869              		.syntax unified
 870              		.thumb
 871              		.thumb_func
 872              		.fpu fpv4-sp-d16
 874              	ttn_pxvoRef:
 875              	.LVL46:
 876              	.LFB142:
1236:Src/main.c    **** 
1237:Src/main.c    **** static void ttn_col(const uint16_t col){
1238:Src/main.c    **** 	uint16_t col_seq = 51200 + col*32;
1239:Src/main.c    **** 
1240:Src/main.c    ****   master_tx[0] = col_seq;
1241:Src/main.c    **** 	spi_tx();
1242:Src/main.c    **** 
1243:Src/main.c    **** 	//tmp = SPI1BUFL;
1244:Src/main.c    **** 	//__delay_us(10);
1245:Src/main.c    ****   //__delay_us(20);
1246:Src/main.c    **** }
1247:Src/main.c    **** 
1248:Src/main.c    **** static void ttn_row(const uint16_t row){
1249:Src/main.c    **** 	uint16_t row_seq = 49152 + row*16;
1250:Src/main.c    **** 
1251:Src/main.c    **** 	master_tx[0] = row_seq;
1252:Src/main.c    ****   spi_tx();
1253:Src/main.c    **** 	//tmp = SPI1BUFL;
1254:Src/main.c    **** 	//__delay_us(10);
1255:Src/main.c    **** 	//__delay_us(20);
1256:Src/main.c    **** }
1257:Src/main.c    **** 
1258:Src/main.c    **** static void ttn_pxvoRef(const uint16_t vs){
 877              		.loc 1 1258 43 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881              		.loc 1 1258 43 is_stmt 0 view .LVU267
 882 0000 10B5     		push	{r4, lr}
 883              	.LCFI15:
 884              		.cfi_def_cfa_offset 8
 885              		.cfi_offset 4, -8
 886              		.cfi_offset 14, -4
1259:Src/main.c    **** 	// Send command to read pixel with Vs value
1260:Src/main.c    ****   uint16_t rtemp = 53248 + vs;
 887              		.loc 1 1260 3 is_stmt 1 view .LVU268
 888              		.loc 1 1260 12 is_stmt 0 view .LVU269
 889 0002 A0F54050 		sub	r0, r0, #12288
 890              	.LVL47:
1261:Src/main.c    **** 
1262:Src/main.c    **** 	// Discard the previous value
1263:Src/main.c    ****   master_tx[0] = rtemp;
 891              		.loc 1 1263 3 is_stmt 1 view .LVU270
 892              		.loc 1 1263 16 is_stmt 0 view .LVU271
 893 0006 0A4C     		ldr	r4, .L40
 894 0008 2080     		strh	r0, [r4]	@ movhi
1264:Src/main.c    ****   spi_tx();
 895              		.loc 1 1264 3 is_stmt 1 view .LVU272
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 43


 896 000a FFF7FEFF 		bl	spi_tx
 897              	.LVL48:
1265:Src/main.c    **** 
1266:Src/main.c    **** 	HAL_Delay(50);
 898              		.loc 1 1266 2 view .LVU273
 899 000e 3220     		movs	r0, #50
 900 0010 FFF7FEFF 		bl	HAL_Delay
 901              	.LVL49:
1267:Src/main.c    ****   //__delay_us(50);
1268:Src/main.c    **** 
1269:Src/main.c    ****   // Write 0 to RAM
1270:Src/main.c    **** 	master_tx[0] = 56320;
 902              		.loc 1 1270 2 view .LVU274
 903              		.loc 1 1270 15 is_stmt 0 view .LVU275
 904 0014 4FF45C43 		mov	r3, #56320
 905 0018 2380     		strh	r3, [r4]	@ movhi
1271:Src/main.c    **** 
1272:Src/main.c    **** 	// Read temp value
1273:Src/main.c    ****   spi_tx();
 906              		.loc 1 1273 3 is_stmt 1 view .LVU276
 907 001a FFF7FEFF 		bl	spi_tx
 908              	.LVL50:
1274:Src/main.c    ****   read = master_rx[0];
 909              		.loc 1 1274 3 view .LVU277
 910              		.loc 1 1274 19 is_stmt 0 view .LVU278
 911 001e 054B     		ldr	r3, .L40+4
 912 0020 1A88     		ldrh	r2, [r3]
 913              		.loc 1 1274 8 view .LVU279
 914 0022 054B     		ldr	r3, .L40+8
 915 0024 1A60     		str	r2, [r3]
1275:Src/main.c    ****   HAL_Delay(1);
 916              		.loc 1 1275 3 is_stmt 1 view .LVU280
 917 0026 0120     		movs	r0, #1
 918 0028 FFF7FEFF 		bl	HAL_Delay
 919              	.LVL51:
1276:Src/main.c    **** 
1277:Src/main.c    **** 	//__delay_us(15);
1278:Src/main.c    **** }
 920              		.loc 1 1278 1 is_stmt 0 view .LVU281
 921 002c 10BD     		pop	{r4, pc}
 922              	.L41:
 923 002e 00BF     		.align	2
 924              	.L40:
 925 0030 00000000 		.word	.LANCHOR2
 926 0034 00000000 		.word	.LANCHOR1
 927 0038 00000000 		.word	.LANCHOR3
 928              		.cfi_endproc
 929              	.LFE142:
 931              		.section	.text.ttn_col,"ax",%progbits
 932              		.align	1
 933              		.syntax unified
 934              		.thumb
 935              		.thumb_func
 936              		.fpu fpv4-sp-d16
 938              	ttn_col:
 939              	.LVL52:
 940              	.LFB140:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 44


1237:Src/main.c    **** 	uint16_t col_seq = 51200 + col*32;
 941              		.loc 1 1237 40 is_stmt 1 view -0
 942              		.cfi_startproc
 943              		@ args = 0, pretend = 0, frame = 0
 944              		@ frame_needed = 0, uses_anonymous_args = 0
1237:Src/main.c    **** 	uint16_t col_seq = 51200 + col*32;
 945              		.loc 1 1237 40 is_stmt 0 view .LVU283
 946 0000 08B5     		push	{r3, lr}
 947              	.LCFI16:
 948              		.cfi_def_cfa_offset 8
 949              		.cfi_offset 3, -8
 950              		.cfi_offset 14, -4
1238:Src/main.c    **** 
 951              		.loc 1 1238 2 is_stmt 1 view .LVU284
1238:Src/main.c    **** 
 952              		.loc 1 1238 11 is_stmt 0 view .LVU285
 953 0002 00F5C860 		add	r0, r0, #1600
 954              	.LVL53:
1238:Src/main.c    **** 
 955              		.loc 1 1238 11 view .LVU286
 956 0006 4001     		lsls	r0, r0, #5
 957              	.LVL54:
1240:Src/main.c    **** 	spi_tx();
 958              		.loc 1 1240 3 is_stmt 1 view .LVU287
1240:Src/main.c    **** 	spi_tx();
 959              		.loc 1 1240 16 is_stmt 0 view .LVU288
 960 0008 024B     		ldr	r3, .L44
 961 000a 1880     		strh	r0, [r3]	@ movhi
1241:Src/main.c    **** 
 962              		.loc 1 1241 2 is_stmt 1 view .LVU289
 963 000c FFF7FEFF 		bl	spi_tx
 964              	.LVL55:
1246:Src/main.c    **** 
 965              		.loc 1 1246 1 is_stmt 0 view .LVU290
 966 0010 08BD     		pop	{r3, pc}
 967              	.L45:
 968 0012 00BF     		.align	2
 969              	.L44:
 970 0014 00000000 		.word	.LANCHOR2
 971              		.cfi_endproc
 972              	.LFE140:
 974              		.section	.text.ttn_row,"ax",%progbits
 975              		.align	1
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 979              		.fpu fpv4-sp-d16
 981              	ttn_row:
 982              	.LVL56:
 983              	.LFB141:
1248:Src/main.c    **** 	uint16_t row_seq = 49152 + row*16;
 984              		.loc 1 1248 40 is_stmt 1 view -0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 0
 987              		@ frame_needed = 0, uses_anonymous_args = 0
1248:Src/main.c    **** 	uint16_t row_seq = 49152 + row*16;
 988              		.loc 1 1248 40 is_stmt 0 view .LVU292
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 45


 989 0000 08B5     		push	{r3, lr}
 990              	.LCFI17:
 991              		.cfi_def_cfa_offset 8
 992              		.cfi_offset 3, -8
 993              		.cfi_offset 14, -4
1249:Src/main.c    **** 
 994              		.loc 1 1249 2 is_stmt 1 view .LVU293
1249:Src/main.c    **** 
 995              		.loc 1 1249 11 is_stmt 0 view .LVU294
 996 0002 00F54060 		add	r0, r0, #3072
 997              	.LVL57:
1249:Src/main.c    **** 
 998              		.loc 1 1249 11 view .LVU295
 999 0006 0001     		lsls	r0, r0, #4
 1000              	.LVL58:
1251:Src/main.c    ****   spi_tx();
 1001              		.loc 1 1251 2 is_stmt 1 view .LVU296
1251:Src/main.c    ****   spi_tx();
 1002              		.loc 1 1251 15 is_stmt 0 view .LVU297
 1003 0008 024B     		ldr	r3, .L48
 1004 000a 1880     		strh	r0, [r3]	@ movhi
1252:Src/main.c    **** 	//tmp = SPI1BUFL;
 1005              		.loc 1 1252 3 is_stmt 1 view .LVU298
 1006 000c FFF7FEFF 		bl	spi_tx
 1007              	.LVL59:
1256:Src/main.c    **** 
 1008              		.loc 1 1256 1 is_stmt 0 view .LVU299
 1009 0010 08BD     		pop	{r3, pc}
 1010              	.L49:
 1011 0012 00BF     		.align	2
 1012              	.L48:
 1013 0014 00000000 		.word	.LANCHOR2
 1014              		.cfi_endproc
 1015              	.LFE141:
 1017              		.section	.text.ttn_ramread,"ax",%progbits
 1018              		.align	1
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1022              		.fpu fpv4-sp-d16
 1024              	ttn_ramread:
 1025              	.LFB137:
1184:Src/main.c    **** 	// Read Vs value in RAM
 1026              		.loc 1 1184 26 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030 0000 10B5     		push	{r4, lr}
 1031              	.LCFI18:
 1032              		.cfi_def_cfa_offset 8
 1033              		.cfi_offset 4, -8
 1034              		.cfi_offset 14, -4
1186:Src/main.c    **** 
 1035              		.loc 1 1186 2 view .LVU301
1186:Src/main.c    **** 
 1036              		.loc 1 1186 15 is_stmt 0 view .LVU302
 1037 0002 0D4C     		ldr	r4, .L52
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 46


 1038 0004 4FF45843 		mov	r3, #55296
 1039 0008 2380     		strh	r3, [r4]	@ movhi
1189:Src/main.c    ****   HAL_Delay(1);
 1040              		.loc 1 1189 2 is_stmt 1 view .LVU303
 1041 000a FFF7FEFF 		bl	spi_tx
 1042              	.LVL60:
1190:Src/main.c    **** 	//__delay_us(10);
 1043              		.loc 1 1190 3 view .LVU304
 1044 000e 0120     		movs	r0, #1
 1045 0010 FFF7FEFF 		bl	HAL_Delay
 1046              	.LVL61:
1194:Src/main.c    **** 
 1047              		.loc 1 1194 2 view .LVU305
1194:Src/main.c    **** 
 1048              		.loc 1 1194 15 is_stmt 0 view .LVU306
 1049 0014 4FF45C43 		mov	r3, #56320
 1050 0018 2380     		strh	r3, [r4]	@ movhi
1197:Src/main.c    **** 
 1051              		.loc 1 1197 2 is_stmt 1 view .LVU307
 1052 001a FFF7FEFF 		bl	spi_tx
 1053              	.LVL62:
1199:Src/main.c    ****   HAL_Delay(1);
 1054              		.loc 1 1199 2 view .LVU308
1199:Src/main.c    ****   HAL_Delay(1);
 1055              		.loc 1 1199 17 is_stmt 0 view .LVU309
 1056 001e 074B     		ldr	r3, .L52+4
 1057 0020 1B88     		ldrh	r3, [r3]
1199:Src/main.c    ****   HAL_Delay(1);
 1058              		.loc 1 1199 6 view .LVU310
 1059 0022 074C     		ldr	r4, .L52+8
 1060 0024 2360     		str	r3, [r4]
1200:Src/main.c    ****   // __delay_us(10);
 1061              		.loc 1 1200 3 is_stmt 1 view .LVU311
 1062 0026 0120     		movs	r0, #1
 1063 0028 FFF7FEFF 		bl	HAL_Delay
 1064              	.LVL63:
1203:Src/main.c    **** }
 1065              		.loc 1 1203 2 view .LVU312
1203:Src/main.c    **** }
 1066              		.loc 1 1203 14 is_stmt 0 view .LVU313
 1067 002c 2368     		ldr	r3, [r4]
 1068 002e 9B09     		lsrs	r3, r3, #6
1203:Src/main.c    **** }
 1069              		.loc 1 1203 7 view .LVU314
 1070 0030 044A     		ldr	r2, .L52+12
 1071 0032 1360     		str	r3, [r2]
1204:Src/main.c    **** 
 1072              		.loc 1 1204 1 view .LVU315
 1073 0034 10BD     		pop	{r4, pc}
 1074              	.L53:
 1075 0036 00BF     		.align	2
 1076              	.L52:
 1077 0038 00000000 		.word	.LANCHOR2
 1078 003c 00000000 		.word	.LANCHOR1
 1079 0040 00000000 		.word	.LANCHOR4
 1080 0044 00000000 		.word	.LANCHOR3
 1081              		.cfi_endproc
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 47


 1082              	.LFE137:
 1084              		.section	.text.ttn_pxvo,"ax",%progbits
 1085              		.align	1
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu fpv4-sp-d16
 1091              	ttn_pxvo:
 1092              	.LVL64:
 1093              	.LFB138:
1207:Src/main.c    ****   uint16_t rtemp = 53248 + vs;
 1094              		.loc 1 1207 40 is_stmt 1 view -0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
 1097              		@ frame_needed = 0, uses_anonymous_args = 0
1207:Src/main.c    ****   uint16_t rtemp = 53248 + vs;
 1098              		.loc 1 1207 40 is_stmt 0 view .LVU317
 1099 0000 10B5     		push	{r4, lr}
 1100              	.LCFI19:
 1101              		.cfi_def_cfa_offset 8
 1102              		.cfi_offset 4, -8
 1103              		.cfi_offset 14, -4
1208:Src/main.c    **** 
 1104              		.loc 1 1208 3 is_stmt 1 view .LVU318
1208:Src/main.c    **** 
 1105              		.loc 1 1208 12 is_stmt 0 view .LVU319
 1106 0002 A0F54050 		sub	r0, r0, #12288
 1107              	.LVL65:
1210:Src/main.c    ****   spi_tx();
 1108              		.loc 1 1210 3 is_stmt 1 view .LVU320
1210:Src/main.c    ****   spi_tx();
 1109              		.loc 1 1210 16 is_stmt 0 view .LVU321
 1110 0006 0A4C     		ldr	r4, .L56
 1111 0008 2080     		strh	r0, [r4]	@ movhi
1211:Src/main.c    ****   HAL_Delay(1);
 1112              		.loc 1 1211 3 is_stmt 1 view .LVU322
 1113 000a FFF7FEFF 		bl	spi_tx
 1114              	.LVL66:
1212:Src/main.c    ****   //__delay_us(50);
 1115              		.loc 1 1212 3 view .LVU323
 1116 000e 0120     		movs	r0, #1
 1117 0010 FFF7FEFF 		bl	HAL_Delay
 1118              	.LVL67:
1216:Src/main.c    **** 
 1119              		.loc 1 1216 2 view .LVU324
1216:Src/main.c    **** 
 1120              		.loc 1 1216 15 is_stmt 0 view .LVU325
 1121 0014 4FF45C43 		mov	r3, #56320
 1122 0018 2380     		strh	r3, [r4]	@ movhi
1219:Src/main.c    ****   read = master_rx[0];
 1123              		.loc 1 1219 3 is_stmt 1 view .LVU326
 1124 001a FFF7FEFF 		bl	spi_tx
 1125              	.LVL68:
1220:Src/main.c    ****   HAL_Delay(1);
 1126              		.loc 1 1220 3 view .LVU327
1220:Src/main.c    ****   HAL_Delay(1);
 1127              		.loc 1 1220 19 is_stmt 0 view .LVU328
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 48


 1128 001e 054B     		ldr	r3, .L56+4
 1129 0020 1A88     		ldrh	r2, [r3]
1220:Src/main.c    ****   HAL_Delay(1);
 1130              		.loc 1 1220 8 view .LVU329
 1131 0022 054B     		ldr	r3, .L56+8
 1132 0024 1A60     		str	r2, [r3]
1221:Src/main.c    ****   //__delay_us(15);
 1133              		.loc 1 1221 3 is_stmt 1 view .LVU330
 1134 0026 0120     		movs	r0, #1
 1135 0028 FFF7FEFF 		bl	HAL_Delay
 1136              	.LVL69:
1223:Src/main.c    **** 
 1137              		.loc 1 1223 1 is_stmt 0 view .LVU331
 1138 002c 10BD     		pop	{r4, pc}
 1139              	.L57:
 1140 002e 00BF     		.align	2
 1141              	.L56:
 1142 0030 00000000 		.word	.LANCHOR2
 1143 0034 00000000 		.word	.LANCHOR1
 1144 0038 00000000 		.word	.LANCHOR3
 1145              		.cfi_endproc
 1146              	.LFE138:
 1148              		.section	.text.ttn_ramwrite,"ax",%progbits
 1149              		.align	1
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1153              		.fpu fpv4-sp-d16
 1155              	ttn_ramwrite:
 1156              	.LVL70:
 1157              	.LFB136:
1173:Src/main.c    ****   uint16_t wram = 56320 + vs;
 1158              		.loc 1 1173 44 is_stmt 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 0
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
1173:Src/main.c    ****   uint16_t wram = 56320 + vs;
 1162              		.loc 1 1173 44 is_stmt 0 view .LVU333
 1163 0000 08B5     		push	{r3, lr}
 1164              	.LCFI20:
 1165              		.cfi_def_cfa_offset 8
 1166              		.cfi_offset 3, -8
 1167              		.cfi_offset 14, -4
1174:Src/main.c    **** 
 1168              		.loc 1 1174 3 is_stmt 1 view .LVU334
1174:Src/main.c    **** 
 1169              		.loc 1 1174 12 is_stmt 0 view .LVU335
 1170 0002 A0F51050 		sub	r0, r0, #9216
 1171              	.LVL71:
1177:Src/main.c    **** 
 1172              		.loc 1 1177 3 is_stmt 1 view .LVU336
1177:Src/main.c    **** 
 1173              		.loc 1 1177 16 is_stmt 0 view .LVU337
 1174 0006 044B     		ldr	r3, .L60
 1175 0008 1880     		strh	r0, [r3]	@ movhi
1179:Src/main.c    ****   HAL_Delay(1);
 1176              		.loc 1 1179 3 is_stmt 1 view .LVU338
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 49


 1177 000a FFF7FEFF 		bl	spi_tx
 1178              	.LVL72:
1180:Src/main.c    ****   //__delay_us(15);
 1179              		.loc 1 1180 3 view .LVU339
 1180 000e 0120     		movs	r0, #1
 1181 0010 FFF7FEFF 		bl	HAL_Delay
 1182              	.LVL73:
1182:Src/main.c    **** 
 1183              		.loc 1 1182 1 is_stmt 0 view .LVU340
 1184 0014 08BD     		pop	{r3, pc}
 1185              	.L61:
 1186 0016 00BF     		.align	2
 1187              	.L60:
 1188 0018 00000000 		.word	.LANCHOR2
 1189              		.cfi_endproc
 1190              	.LFE136:
 1192              		.section	.text.SystemClock_Config,"ax",%progbits
 1193              		.align	1
 1194              		.global	SystemClock_Config
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1198              		.fpu fpv4-sp-d16
 1200              	SystemClock_Config:
 1201              	.LFB127:
 836:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1202              		.loc 1 836 1 is_stmt 1 view -0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 152
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206 0000 30B5     		push	{r4, r5, lr}
 1207              	.LCFI21:
 1208              		.cfi_def_cfa_offset 12
 1209              		.cfi_offset 4, -12
 1210              		.cfi_offset 5, -8
 1211              		.cfi_offset 14, -4
 1212 0002 A7B0     		sub	sp, sp, #156
 1213              	.LCFI22:
 1214              		.cfi_def_cfa_offset 168
 837:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1215              		.loc 1 837 3 view .LVU342
 837:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1216              		.loc 1 837 22 is_stmt 0 view .LVU343
 1217 0004 2022     		movs	r2, #32
 1218 0006 0021     		movs	r1, #0
 1219 0008 1EA8     		add	r0, sp, #120
 1220 000a FFF7FEFF 		bl	memset
 1221              	.LVL74:
 838:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1222              		.loc 1 838 3 is_stmt 1 view .LVU344
 838:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1223              		.loc 1 838 22 is_stmt 0 view .LVU345
 1224 000e 0024     		movs	r4, #0
 1225 0010 1794     		str	r4, [sp, #92]
 1226 0012 1894     		str	r4, [sp, #96]
 1227 0014 1994     		str	r4, [sp, #100]
 1228 0016 1A94     		str	r4, [sp, #104]
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 50


 1229 0018 1B94     		str	r4, [sp, #108]
 839:Src/main.c    **** 
 1230              		.loc 1 839 3 is_stmt 1 view .LVU346
 839:Src/main.c    **** 
 1231              		.loc 1 839 28 is_stmt 0 view .LVU347
 1232 001a 5822     		movs	r2, #88
 1233 001c 2146     		mov	r1, r4
 1234 001e 01A8     		add	r0, sp, #4
 1235 0020 FFF7FEFF 		bl	memset
 1236              	.LVL75:
 843:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1237              		.loc 1 843 3 is_stmt 1 view .LVU348
 843:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1238              		.loc 1 843 36 is_stmt 0 view .LVU349
 1239 0024 0323     		movs	r3, #3
 1240 0026 1C93     		str	r3, [sp, #112]
 844:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1241              		.loc 1 844 3 is_stmt 1 view .LVU350
 844:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1242              		.loc 1 844 30 is_stmt 0 view .LVU351
 1243 0028 4FF48033 		mov	r3, #65536
 1244 002c 1D93     		str	r3, [sp, #116]
 845:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1245              		.loc 1 845 3 is_stmt 1 view .LVU352
 845:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1246              		.loc 1 845 30 is_stmt 0 view .LVU353
 1247 002e 0122     		movs	r2, #1
 1248 0030 1F92     		str	r2, [sp, #124]
 846:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1249              		.loc 1 846 3 is_stmt 1 view .LVU354
 846:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1250              		.loc 1 846 41 is_stmt 0 view .LVU355
 1251 0032 1022     		movs	r2, #16
 1252 0034 2092     		str	r2, [sp, #128]
 847:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1253              		.loc 1 847 3 is_stmt 1 view .LVU356
 847:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1254              		.loc 1 847 34 is_stmt 0 view .LVU357
 1255 0036 0225     		movs	r5, #2
 1256 0038 2295     		str	r5, [sp, #136]
 848:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 1257              		.loc 1 848 3 is_stmt 1 view .LVU358
 848:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 1258              		.loc 1 848 35 is_stmt 0 view .LVU359
 1259 003a 2393     		str	r3, [sp, #140]
 849:Src/main.c    ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1260              		.loc 1 849 3 is_stmt 1 view .LVU360
 850:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1261              		.loc 1 850 3 view .LVU361
 851:Src/main.c    ****   {
 1262              		.loc 1 851 3 view .LVU362
 851:Src/main.c    ****   {
 1263              		.loc 1 851 7 is_stmt 0 view .LVU363
 1264 003c 1CA8     		add	r0, sp, #112
 1265 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1266              	.LVL76:
 857:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 51


 1267              		.loc 1 857 3 is_stmt 1 view .LVU364
 857:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1268              		.loc 1 857 31 is_stmt 0 view .LVU365
 1269 0042 0F23     		movs	r3, #15
 1270 0044 1793     		str	r3, [sp, #92]
 859:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1271              		.loc 1 859 3 is_stmt 1 view .LVU366
 859:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1272              		.loc 1 859 34 is_stmt 0 view .LVU367
 1273 0046 1895     		str	r5, [sp, #96]
 860:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1274              		.loc 1 860 3 is_stmt 1 view .LVU368
 860:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1275              		.loc 1 860 35 is_stmt 0 view .LVU369
 1276 0048 1994     		str	r4, [sp, #100]
 861:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1277              		.loc 1 861 3 is_stmt 1 view .LVU370
 861:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1278              		.loc 1 861 36 is_stmt 0 view .LVU371
 1279 004a 1A94     		str	r4, [sp, #104]
 862:Src/main.c    **** 
 1280              		.loc 1 862 3 is_stmt 1 view .LVU372
 862:Src/main.c    **** 
 1281              		.loc 1 862 36 is_stmt 0 view .LVU373
 1282 004c 1B94     		str	r4, [sp, #108]
 864:Src/main.c    ****   {
 1283              		.loc 1 864 3 is_stmt 1 view .LVU374
 864:Src/main.c    ****   {
 1284              		.loc 1 864 7 is_stmt 0 view .LVU375
 1285 004e 2146     		mov	r1, r4
 1286 0050 17A8     		add	r0, sp, #92
 1287 0052 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1288              	.LVL77:
 868:Src/main.c    ****                               |RCC_PERIPHCLK_TIM1;
 1289              		.loc 1 868 3 is_stmt 1 view .LVU376
 868:Src/main.c    ****                               |RCC_PERIPHCLK_TIM1;
 1290              		.loc 1 868 38 is_stmt 0 view .LVU377
 1291 0056 41F22803 		movw	r3, #4136
 1292 005a 0193     		str	r3, [sp, #4]
 870:Src/main.c    ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 1293              		.loc 1 870 3 is_stmt 1 view .LVU378
 870:Src/main.c    ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 1294              		.loc 1 870 37 is_stmt 0 view .LVU379
 1295 005c 0694     		str	r4, [sp, #24]
 871:Src/main.c    ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 1296              		.loc 1 871 3 is_stmt 1 view .LVU380
 871:Src/main.c    ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 1297              		.loc 1 871 36 is_stmt 0 view .LVU381
 1298 005e 0894     		str	r4, [sp, #32]
 872:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1299              		.loc 1 872 3 is_stmt 1 view .LVU382
 872:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1300              		.loc 1 872 36 is_stmt 0 view .LVU383
 1301 0060 0E94     		str	r4, [sp, #56]
 873:Src/main.c    ****   {
 1302              		.loc 1 873 3 is_stmt 1 view .LVU384
 873:Src/main.c    ****   {
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 52


 1303              		.loc 1 873 7 is_stmt 0 view .LVU385
 1304 0062 01A8     		add	r0, sp, #4
 1305 0064 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1306              	.LVL78:
 877:Src/main.c    **** 
 1307              		.loc 1 877 1 view .LVU386
 1308 0068 27B0     		add	sp, sp, #156
 1309              	.LCFI23:
 1310              		.cfi_def_cfa_offset 12
 1311              		@ sp needed
 1312 006a 30BD     		pop	{r4, r5, pc}
 1313              		.cfi_endproc
 1314              	.LFE127:
 1316              		.global	__aeabi_i2d
 1317              		.global	__aeabi_dadd
 1318              		.global	__aeabi_ddiv
 1319              		.global	__aeabi_ldivmod
 1320              		.global	__aeabi_d2uiz
 1321              		.global	__aeabi_d2iz
 1322              		.global	__aeabi_dsub
 1323              		.section	.text.main,"ax",%progbits
 1324              		.align	1
 1325              		.global	main
 1326              		.syntax unified
 1327              		.thumb
 1328              		.thumb_func
 1329              		.fpu fpv4-sp-d16
 1331              	main:
 1332              	.LFB126:
 210:Src/main.c    **** 
 1333              		.loc 1 210 1 is_stmt 1 view -0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1338              	.LCFI24:
 1339              		.cfi_def_cfa_offset 24
 1340              		.cfi_offset 3, -24
 1341              		.cfi_offset 4, -20
 1342              		.cfi_offset 5, -16
 1343              		.cfi_offset 6, -12
 1344              		.cfi_offset 7, -8
 1345              		.cfi_offset 14, -4
 213:Src/main.c    **** 
 1346              		.loc 1 213 3 view .LVU388
 1347 0002 FFF7FEFF 		bl	HAL_Init
 1348              	.LVL79:
 216:Src/main.c    **** 
 1349              		.loc 1 216 3 view .LVU389
 1350 0006 FFF7FEFF 		bl	SystemClock_Config
 1351              	.LVL80:
 219:Src/main.c    ****   MX_SPI2_Init();
 1352              		.loc 1 219 3 view .LVU390
 1353 000a FFF7FEFF 		bl	MX_GPIO_Init
 1354              	.LVL81:
 220:Src/main.c    ****   MX_UART4_Init();
 1355              		.loc 1 220 3 view .LVU391
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 53


 1356 000e FFF7FEFF 		bl	MX_SPI2_Init
 1357              	.LVL82:
 221:Src/main.c    ****   MX_TIM1_Init();
 1358              		.loc 1 221 3 view .LVU392
 1359 0012 FFF7FEFF 		bl	MX_UART4_Init
 1360              	.LVL83:
 222:Src/main.c    ****   MX_I2C1_Init();
 1361              		.loc 1 222 3 view .LVU393
 1362 0016 FFF7FEFF 		bl	MX_TIM1_Init
 1363              	.LVL84:
 223:Src/main.c    **** 
 1364              		.loc 1 223 3 view .LVU394
 1365 001a FFF7FEFF 		bl	MX_I2C1_Init
 1366              	.LVL85:
 226:Src/main.c    ****   {
 1367              		.loc 1 226 3 view .LVU395
 226:Src/main.c    ****   {
 1368              		.loc 1 226 7 is_stmt 0 view .LVU396
 1369 001e 0021     		movs	r1, #0
 1370 0020 A348     		ldr	r0, .L175
 1371 0022 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1372              	.LVL86:
 242:Src/main.c    **** 
 1373              		.loc 1 242 3 is_stmt 1 view .LVU397
 1374 0026 0122     		movs	r2, #1
 1375 0028 A249     		ldr	r1, .L175+4
 1376 002a A348     		ldr	r0, .L175+8
 1377 002c FFF7FEFF 		bl	HAL_UART_Receive_IT
 1378              	.LVL87:
 1379 0030 44E0     		b	.L66
 1380              	.L74:
 1381              	.LBB6:
 249:Src/main.c    **** 
 1382              		.loc 1 249 9 view .LVU398
 1383 0032 0122     		movs	r2, #1
 1384 0034 4FF48071 		mov	r1, #256
 1385 0038 A048     		ldr	r0, .L175+12
 1386 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1387              	.LVL88:
 252:Src/main.c    **** 
 1388              		.loc 1 252 9 view .LVU399
 1389 003e 3221     		movs	r1, #50
 1390 0040 0320     		movs	r0, #3
 1391 0042 FFF7FEFF 		bl	ttn_init
 1392              	.LVL89:
 254:Src/main.c    **** 
 1393              		.loc 1 254 9 view .LVU400
 254:Src/main.c    **** 
 1394              		.loc 1 254 17 is_stmt 0 view .LVU401
 1395 0046 0024     		movs	r4, #0
 1396 0048 9D4B     		ldr	r3, .L175+16
 1397 004a 1C60     		str	r4, [r3]
 263:Src/main.c    **** 				ttn_ramwrite(0);
 1398              		.loc 1 263 9 is_stmt 1 view .LVU402
 1399 004c 0121     		movs	r1, #1
 1400 004e 0846     		mov	r0, r1
 1401 0050 FFF7FEFF 		bl	ttn_rowcol
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 54


 1402              	.LVL90:
 264:Src/main.c    **** 				vs = 0;
 1403              		.loc 1 264 5 view .LVU403
 1404 0054 2046     		mov	r0, r4
 1405 0056 FFF7FEFF 		bl	ttn_ramwrite
 1406              	.LVL91:
 265:Src/main.c    **** 				read = 0;
 1407              		.loc 1 265 5 view .LVU404
 265:Src/main.c    **** 				read = 0;
 1408              		.loc 1 265 8 is_stmt 0 view .LVU405
 1409 005a 9A4B     		ldr	r3, .L175+20
 1410 005c 1C60     		str	r4, [r3]
 266:Src/main.c    **** 				// Sweep Vs from 0 to 1023 until vreg reached
 1411              		.loc 1 266 5 is_stmt 1 view .LVU406
 266:Src/main.c    **** 				// Sweep Vs from 0 to 1023 until vreg reached
 1412              		.loc 1 266 10 is_stmt 0 view .LVU407
 1413 005e 9A4B     		ldr	r3, .L175+24
 1414 0060 1C60     		str	r4, [r3]
 268:Src/main.c    **** 					// Read pixel at Vs value
 1415              		.loc 1 268 5 is_stmt 1 view .LVU408
 268:Src/main.c    **** 					// Read pixel at Vs value
 1416              		.loc 1 268 10 is_stmt 0 view .LVU409
 1417 0062 06E0     		b	.L75
 1418              	.L77:
 270:Src/main.c    **** 					vs++;
 1419              		.loc 1 270 6 is_stmt 1 view .LVU410
 1420 0064 80B2     		uxth	r0, r0
 1421 0066 FFF7FEFF 		bl	ttn_pxvo
 1422              	.LVL92:
 271:Src/main.c    **** 				}
 1423              		.loc 1 271 6 view .LVU411
 271:Src/main.c    **** 				}
 1424              		.loc 1 271 8 is_stmt 0 view .LVU412
 1425 006a 964A     		ldr	r2, .L175+20
 1426 006c 1368     		ldr	r3, [r2]
 1427 006e 0133     		adds	r3, r3, #1
 1428 0070 1360     		str	r3, [r2]
 1429              	.L75:
 268:Src/main.c    **** 					// Read pixel at Vs value
 1430              		.loc 1 268 13 view .LVU413
 1431 0072 944B     		ldr	r3, .L175+20
 1432 0074 1868     		ldr	r0, [r3]
 268:Src/main.c    **** 					// Read pixel at Vs value
 1433              		.loc 1 268 10 view .LVU414
 1434 0076 B0F5806F 		cmp	r0, #1024
 1435 007a 05DA     		bge	.L76
 268:Src/main.c    **** 					// Read pixel at Vs value
 1436              		.loc 1 268 26 discriminator 1 view .LVU415
 1437 007c 934B     		ldr	r3, .L175+28
 1438 007e 1A88     		ldrh	r2, [r3]
 1439 0080 914B     		ldr	r3, .L175+24
 1440 0082 1B68     		ldr	r3, [r3]
 268:Src/main.c    **** 					// Read pixel at Vs value
 1441              		.loc 1 268 19 discriminator 1 view .LVU416
 1442 0084 9A42     		cmp	r2, r3
 1443 0086 EDDC     		bgt	.L77
 1444              	.L76:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 55


 273:Src/main.c    **** 
 1445              		.loc 1 273 5 is_stmt 1 view .LVU417
 273:Src/main.c    **** 
 1446              		.loc 1 273 7 is_stmt 0 view .LVU418
 1447 0088 421E     		subs	r2, r0, #1
 1448 008a 8E4B     		ldr	r3, .L175+20
 1449 008c 1A60     		str	r2, [r3]
 276:Src/main.c    **** 					// ACK and BT string end to Firefly
 1450              		.loc 1 276 5 is_stmt 1 view .LVU419
 276:Src/main.c    **** 					// ACK and BT string end to Firefly
 1451              		.loc 1 276 15 is_stmt 0 view .LVU420
 1452 008e A0F20110 		subw	r0, r0, #257
 276:Src/main.c    **** 					// ACK and BT string end to Firefly
 1453              		.loc 1 276 7 view .LVU421
 1454 0092 A928     		cmp	r0, #169
 1455 0094 28D8     		bhi	.L78
 278:Src/main.c    ****           HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 1456              		.loc 1 278 11 is_stmt 1 view .LVU422
 278:Src/main.c    ****           HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 1457              		.loc 1 278 21 is_stmt 0 view .LVU423
 1458 0096 8E49     		ldr	r1, .L175+32
 1459 0098 6123     		movs	r3, #97
 1460 009a 0B70     		strb	r3, [r1]
 279:Src/main.c    **** 				}
 1461              		.loc 1 279 11 is_stmt 1 view .LVU424
 1462 009c 0122     		movs	r2, #1
 1463 009e 8648     		ldr	r0, .L175+8
 1464 00a0 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1465              	.LVL93:
 1466              	.L79:
 288:Src/main.c    ****         // Operation complete, deassert flag
 1467              		.loc 1 288 9 view .LVU425
 1468 00a4 8B4B     		ldr	r3, .L175+36
 1469 00a6 1868     		ldr	r0, [r3]
 1470 00a8 FFF7FEFF 		bl	pxe_ffy
 1471              	.LVL94:
 290:Src/main.c    **** 
 1472              		.loc 1 290 9 view .LVU426
 290:Src/main.c    **** 
 1473              		.loc 1 290 17 is_stmt 0 view .LVU427
 1474 00ac 0022     		movs	r2, #0
 1475 00ae 8A4B     		ldr	r3, .L175+40
 1476 00b0 1A60     		str	r2, [r3]
 293:Src/main.c    ****         break;
 1477              		.loc 1 293 9 is_stmt 1 view .LVU428
 1478 00b2 4FF48071 		mov	r1, #256
 1479 00b6 8148     		ldr	r0, .L175+12
 1480 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1481              	.LVL95:
 294:Src/main.c    **** 
 1482              		.loc 1 294 9 view .LVU429
 1483              	.L66:
 1484              	.LBE6:
 244:Src/main.c    **** 	  switch(ttn_cmd){
 1485              		.loc 1 244 3 view .LVU430
 245:Src/main.c    **** 			// INITALIZE TTN
 1486              		.loc 1 245 4 view .LVU431
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 56


 1487 00bc 864B     		ldr	r3, .L175+40
 1488 00be 1B68     		ldr	r3, [r3]
 1489 00c0 013B     		subs	r3, r3, #1
 1490 00c2 062B     		cmp	r3, #6
 1491 00c4 FAD8     		bhi	.L66
 1492 00c6 01A2     		adr	r2, .L68
 1493 00c8 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1494              		.p2align 2
 1495              	.L68:
 1496 00cc 33000000 		.word	.L74+1
 1497 00d0 F9000000 		.word	.L73+1
 1498 00d4 0B020000 		.word	.L72+1
 1499 00d8 35060000 		.word	.L71+1
 1500 00dc F3060000 		.word	.L70+1
 1501 00e0 F9070000 		.word	.L69+1
 1502 00e4 B9080000 		.word	.L67+1
 1503              		.p2align 1
 1504              	.L78:
 1505              	.LBB9:
 283:Src/main.c    ****           HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 1506              		.loc 1 283 11 view .LVU432
 283:Src/main.c    ****           HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 1507              		.loc 1 283 21 is_stmt 0 view .LVU433
 1508 00e8 7949     		ldr	r1, .L175+32
 1509 00ea 6E23     		movs	r3, #110
 1510 00ec 0B70     		strb	r3, [r1]
 284:Src/main.c    **** 				}
 1511              		.loc 1 284 11 is_stmt 1 view .LVU434
 1512 00ee 0122     		movs	r2, #1
 1513 00f0 7148     		ldr	r0, .L175+8
 1514 00f2 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1515              	.LVL96:
 1516 00f6 D5E7     		b	.L79
 1517              	.L73:
 299:Src/main.c    **** 
 1518              		.loc 1 299 8 view .LVU435
 1519 00f8 0122     		movs	r2, #1
 1520 00fa 4FF48071 		mov	r1, #256
 1521 00fe 6F48     		ldr	r0, .L175+12
 1522 0100 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1523              	.LVL97:
 302:Src/main.c    **** 						ttn_col(col_now);
 1524              		.loc 1 302 5 view .LVU436
 302:Src/main.c    **** 						ttn_col(col_now);
 1525              		.loc 1 302 16 is_stmt 0 view .LVU437
 1526 0104 754B     		ldr	r3, .L175+44
 1527 0106 0122     		movs	r2, #1
 1528 0108 1A60     		str	r2, [r3]
 302:Src/main.c    **** 						ttn_col(col_now);
 1529              		.loc 1 302 5 view .LVU438
 1530 010a 50E0     		b	.L81
 1531              	.L85:
 315:Src/main.c    **** 							vs++;
 1532              		.loc 1 315 8 is_stmt 1 view .LVU439
 1533 010c 80B2     		uxth	r0, r0
 1534 010e FFF7FEFF 		bl	ttn_pxvo
 1535              	.LVL98:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 57


 316:Src/main.c    **** 						}
 1536              		.loc 1 316 8 view .LVU440
 316:Src/main.c    **** 						}
 1537              		.loc 1 316 10 is_stmt 0 view .LVU441
 1538 0112 6C4A     		ldr	r2, .L175+20
 1539 0114 1368     		ldr	r3, [r2]
 1540 0116 0133     		adds	r3, r3, #1
 1541 0118 1360     		str	r3, [r2]
 1542              	.L83:
 313:Src/main.c    **** 							// Read pixel at Vs value
 1543              		.loc 1 313 16 view .LVU442
 1544 011a 6A4B     		ldr	r3, .L175+20
 1545 011c 1868     		ldr	r0, [r3]
 313:Src/main.c    **** 							// Read pixel at Vs value
 1546              		.loc 1 313 12 view .LVU443
 1547 011e B0F5806F 		cmp	r0, #1024
 1548 0122 05DA     		bge	.L84
 313:Src/main.c    **** 							// Read pixel at Vs value
 1549              		.loc 1 313 32 discriminator 1 view .LVU444
 1550 0124 694B     		ldr	r3, .L175+28
 1551 0126 1A88     		ldrh	r2, [r3]
 1552 0128 674B     		ldr	r3, .L175+24
 1553 012a 1B68     		ldr	r3, [r3]
 313:Src/main.c    **** 							// Read pixel at Vs value
 1554              		.loc 1 313 23 discriminator 1 view .LVU445
 1555 012c 9A42     		cmp	r2, r3
 1556 012e EDDC     		bgt	.L85
 1557              	.L84:
 319:Src/main.c    **** 						ttn_ramwrite(vs);
 1558              		.loc 1 319 7 is_stmt 1 view .LVU446
 319:Src/main.c    **** 						ttn_ramwrite(vs);
 1559              		.loc 1 319 9 is_stmt 0 view .LVU447
 1560 0130 0138     		subs	r0, r0, #1
 1561 0132 644C     		ldr	r4, .L175+20
 1562 0134 2060     		str	r0, [r4]
 320:Src/main.c    **** 						// Send to Firefly
 1563              		.loc 1 320 7 is_stmt 1 view .LVU448
 1564 0136 80B2     		uxth	r0, r0
 1565 0138 FFF7FEFF 		bl	ttn_ramwrite
 1566              	.LVL99:
 322:Src/main.c    **** 
 1567              		.loc 1 322 7 view .LVU449
 1568 013c 2068     		ldr	r0, [r4]
 1569 013e FFF7FEFF 		bl	pxe_ffy
 1570              	.LVL100:
 325:Src/main.c    **** 							temp_avg = temp_avg + vs;
 1571              		.loc 1 325 7 view .LVU450
 325:Src/main.c    **** 							temp_avg = temp_avg + vs;
 1572              		.loc 1 325 23 is_stmt 0 view .LVU451
 1573 0142 674B     		ldr	r3, .L175+48
 1574 0144 1C68     		ldr	r4, [r3]
 1575 0146 A4F11C03 		sub	r3, r4, #28
 325:Src/main.c    **** 							temp_avg = temp_avg + vs;
 1576              		.loc 1 325 9 view .LVU452
 1577 014a 162B     		cmp	r3, #22
 1578 014c 13D8     		bhi	.L86
 325:Src/main.c    **** 							temp_avg = temp_avg + vs;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 58


 1579              		.loc 1 325 50 discriminator 1 view .LVU453
 1580 014e 634B     		ldr	r3, .L175+44
 1581 0150 1B68     		ldr	r3, [r3]
 325:Src/main.c    **** 							temp_avg = temp_avg + vs;
 1582              		.loc 1 325 39 discriminator 1 view .LVU454
 1583 0152 1E2B     		cmp	r3, #30
 1584 0154 0FDD     		ble	.L86
 326:Src/main.c    **** 							if (nframe==1){
 1585              		.loc 1 326 8 is_stmt 1 view .LVU455
 326:Src/main.c    **** 							if (nframe==1){
 1586              		.loc 1 326 28 is_stmt 0 view .LVU456
 1587 0156 5B4B     		ldr	r3, .L175+20
 1588 0158 1E68     		ldr	r6, [r3]
 1589 015a 624D     		ldr	r5, .L175+52
 1590 015c 3046     		mov	r0, r6
 1591 015e FFF7FEFF 		bl	__aeabi_i2d
 1592              	.LVL101:
 1593 0162 D5E90023 		ldrd	r2, [r5]
 1594 0166 FFF7FEFF 		bl	__aeabi_dadd
 1595              	.LVL102:
 326:Src/main.c    **** 							if (nframe==1){
 1596              		.loc 1 326 17 view .LVU457
 1597 016a C5E90001 		strd	r0, [r5]
 327:Src/main.c    **** 								n_pixel_temp=vs;
 1598              		.loc 1 327 8 is_stmt 1 view .LVU458
 327:Src/main.c    **** 								n_pixel_temp=vs;
 1599              		.loc 1 327 18 is_stmt 0 view .LVU459
 1600 016e 5E4B     		ldr	r3, .L175+56
 1601 0170 1B68     		ldr	r3, [r3]
 327:Src/main.c    **** 								n_pixel_temp=vs;
 1602              		.loc 1 327 11 view .LVU460
 1603 0172 012B     		cmp	r3, #1
 1604 0174 14D0     		beq	.L154
 1605              	.L86:
 305:Src/main.c    **** 						// Change pixel
 1606              		.loc 1 305 45 discriminator 2 view .LVU461
 1607 0176 0334     		adds	r4, r4, #3
 1608 0178 594B     		ldr	r3, .L175+48
 1609 017a 1C60     		str	r4, [r3]
 1610              	.L82:
 305:Src/main.c    **** 						// Change pixel
 1611              		.loc 1 305 28 discriminator 1 view .LVU462
 1612 017c 5B4B     		ldr	r3, .L175+60
 1613 017e 1B88     		ldrh	r3, [r3]
 1614 0180 574A     		ldr	r2, .L175+48
 1615 0182 1068     		ldr	r0, [r2]
 305:Src/main.c    **** 						// Change pixel
 1616              		.loc 1 305 6 discriminator 1 view .LVU463
 1617 0184 8342     		cmp	r3, r0
 1618 0186 0EDD     		ble	.L155
 308:Src/main.c    **** 						ttn_ramwrite(0);
 1619              		.loc 1 308 7 is_stmt 1 view .LVU464
 1620 0188 80B2     		uxth	r0, r0
 1621 018a FFF7FEFF 		bl	ttn_row
 1622              	.LVL103:
 309:Src/main.c    **** 						vs = 0;
 1623              		.loc 1 309 7 view .LVU465
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 59


 1624 018e 0020     		movs	r0, #0
 1625 0190 FFF7FEFF 		bl	ttn_ramwrite
 1626              	.LVL104:
 310:Src/main.c    **** 						read = 0;
 1627              		.loc 1 310 7 view .LVU466
 310:Src/main.c    **** 						read = 0;
 1628              		.loc 1 310 10 is_stmt 0 view .LVU467
 1629 0194 0023     		movs	r3, #0
 1630 0196 4B4A     		ldr	r2, .L175+20
 1631 0198 1360     		str	r3, [r2]
 311:Src/main.c    **** 						// Sweep Vs from 0 to 1023 until treg reached
 1632              		.loc 1 311 7 is_stmt 1 view .LVU468
 311:Src/main.c    **** 						// Sweep Vs from 0 to 1023 until treg reached
 1633              		.loc 1 311 12 is_stmt 0 view .LVU469
 1634 019a 4B4A     		ldr	r2, .L175+24
 1635 019c 1360     		str	r3, [r2]
 313:Src/main.c    **** 							// Read pixel at Vs value
 1636              		.loc 1 313 7 is_stmt 1 view .LVU470
 313:Src/main.c    **** 							// Read pixel at Vs value
 1637              		.loc 1 313 12 is_stmt 0 view .LVU471
 1638 019e BCE7     		b	.L83
 1639              	.L154:
 328:Src/main.c    **** 							}
 1640              		.loc 1 328 9 is_stmt 1 view .LVU472
 328:Src/main.c    **** 							}
 1641              		.loc 1 328 21 is_stmt 0 view .LVU473
 1642 01a0 534B     		ldr	r3, .L175+64
 1643 01a2 1E60     		str	r6, [r3]
 1644 01a4 E7E7     		b	.L86
 1645              	.L155:
 302:Src/main.c    **** 						ttn_col(col_now);
 1646              		.loc 1 302 44 discriminator 2 view .LVU474
 1647 01a6 4D4A     		ldr	r2, .L175+44
 1648 01a8 1368     		ldr	r3, [r2]
 1649 01aa 0333     		adds	r3, r3, #3
 1650 01ac 1360     		str	r3, [r2]
 1651              	.L81:
 302:Src/main.c    **** 						ttn_col(col_now);
 1652              		.loc 1 302 27 discriminator 1 view .LVU475
 1653 01ae 514B     		ldr	r3, .L175+68
 1654 01b0 1B88     		ldrh	r3, [r3]
 1655 01b2 4A4A     		ldr	r2, .L175+44
 1656 01b4 1068     		ldr	r0, [r2]
 302:Src/main.c    **** 						ttn_col(col_now);
 1657              		.loc 1 302 5 discriminator 1 view .LVU476
 1658 01b6 8342     		cmp	r3, r0
 1659 01b8 06DD     		ble	.L156
 303:Src/main.c    **** 
 1660              		.loc 1 303 7 is_stmt 1 view .LVU477
 1661 01ba 80B2     		uxth	r0, r0
 1662 01bc FFF7FEFF 		bl	ttn_col
 1663              	.LVL105:
 305:Src/main.c    **** 						// Change pixel
 1664              		.loc 1 305 6 view .LVU478
 305:Src/main.c    **** 						// Change pixel
 1665              		.loc 1 305 17 is_stmt 0 view .LVU479
 1666 01c0 474B     		ldr	r3, .L175+48
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 60


 1667 01c2 0122     		movs	r2, #1
 1668 01c4 1A60     		str	r2, [r3]
 305:Src/main.c    **** 						// Change pixel
 1669              		.loc 1 305 6 view .LVU480
 1670 01c6 D9E7     		b	.L82
 1671              	.L156:
 334:Src/main.c    **** 				temp_avg_init = temp_avg;
 1672              		.loc 1 334 5 is_stmt 1 view .LVU481
 334:Src/main.c    **** 				temp_avg_init = temp_avg;
 1673              		.loc 1 334 24 is_stmt 0 view .LVU482
 1674 01c8 464C     		ldr	r4, .L175+52
 1675 01ca 0022     		movs	r2, #0
 1676 01cc 4A4B     		ldr	r3, .L175+72
 1677 01ce D4E90001 		ldrd	r0, [r4]
 1678 01d2 FFF7FEFF 		bl	__aeabi_ddiv
 1679              	.LVL106:
 334:Src/main.c    **** 				temp_avg_init = temp_avg;
 1680              		.loc 1 334 14 view .LVU483
 1681 01d6 C4E90001 		strd	r0, [r4]
 335:Src/main.c    **** 
 1682              		.loc 1 335 5 is_stmt 1 view .LVU484
 335:Src/main.c    **** 
 1683              		.loc 1 335 19 is_stmt 0 view .LVU485
 1684 01da 484B     		ldr	r3, .L175+76
 1685 01dc C3E90001 		strd	r0, [r3]
 338:Src/main.c    **** 				// ACK and BT string end to Firefly
 1686              		.loc 1 338 5 is_stmt 1 view .LVU486
 338:Src/main.c    **** 				// ACK and BT string end to Firefly
 1687              		.loc 1 338 13 is_stmt 0 view .LVU487
 1688 01e0 0024     		movs	r4, #0
 1689 01e2 3D4B     		ldr	r3, .L175+40
 1690 01e4 1C60     		str	r4, [r3]
 340:Src/main.c    **** 				HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 1691              		.loc 1 340 5 is_stmt 1 view .LVU488
 340:Src/main.c    **** 				HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 1692              		.loc 1 340 15 is_stmt 0 view .LVU489
 1693 01e6 3A49     		ldr	r1, .L175+32
 1694 01e8 6223     		movs	r3, #98
 1695 01ea 0B70     		strb	r3, [r1]
 341:Src/main.c    **** 				pxe_ffy(end);
 1696              		.loc 1 341 5 is_stmt 1 view .LVU490
 1697 01ec 0122     		movs	r2, #1
 1698 01ee 3248     		ldr	r0, .L175+8
 1699 01f0 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1700              	.LVL107:
 342:Src/main.c    **** 
 1701              		.loc 1 342 5 view .LVU491
 1702 01f4 374B     		ldr	r3, .L175+36
 1703 01f6 1868     		ldr	r0, [r3]
 1704 01f8 FFF7FEFF 		bl	pxe_ffy
 1705              	.LVL108:
 345:Src/main.c    **** 			break;
 1706              		.loc 1 345 9 view .LVU492
 1707 01fc 2246     		mov	r2, r4
 1708 01fe 4FF48071 		mov	r1, #256
 1709 0202 2E48     		ldr	r0, .L175+12
 1710 0204 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 61


 1711              	.LVL109:
 346:Src/main.c    **** 
 1712              		.loc 1 346 4 view .LVU493
 1713 0208 58E7     		b	.L66
 1714              	.L72:
 351:Src/main.c    **** 
 1715              		.loc 1 351 4 view .LVU494
 1716 020a 0122     		movs	r2, #1
 1717 020c 4FF48071 		mov	r1, #256
 1718 0210 2A48     		ldr	r0, .L175+12
 1719 0212 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1720              	.LVL110:
 353:Src/main.c    **** 			vref = 512;
 1721              		.loc 1 353 4 view .LVU495
 354:Src/main.c    **** 			step = 512; // While-loop divides step by 2 at the start
 1722              		.loc 1 354 4 view .LVU496
 354:Src/main.c    **** 			step = 512; // While-loop divides step by 2 at the start
 1723              		.loc 1 354 9 is_stmt 0 view .LVU497
 1724 0216 4FF40073 		mov	r3, #512
 1725 021a 394A     		ldr	r2, .L175+80
 1726 021c 1360     		str	r3, [r2]
 355:Src/main.c    **** 
 1727              		.loc 1 355 4 is_stmt 1 view .LVU498
 355:Src/main.c    **** 
 1728              		.loc 1 355 9 is_stmt 0 view .LVU499
 1729 021e 394A     		ldr	r2, .L175+84
 1730 0220 1360     		str	r3, [r2]
 358:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref);
 1731              		.loc 1 358 4 is_stmt 1 view .LVU500
 358:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref);
 1732              		.loc 1 358 11 is_stmt 0 view .LVU501
 1733 0222 0023     		movs	r3, #0
 1734 0224 384A     		ldr	r2, .L175+88
 1735 0226 1360     		str	r3, [r2]
 362:Src/main.c    **** 					ttn_col(col_now);
 1736              		.loc 1 362 4 is_stmt 1 view .LVU502
 362:Src/main.c    **** 					ttn_col(col_now);
 1737              		.loc 1 362 15 is_stmt 0 view .LVU503
 1738 0228 2C4A     		ldr	r2, .L175+44
 1739 022a 1360     		str	r3, [r2]
 362:Src/main.c    **** 					ttn_col(col_now);
 1740              		.loc 1 362 4 view .LVU504
 1741 022c 76E0     		b	.L89
 1742              	.L92:
 365:Src/main.c    **** 					ttn_row(row_now);
 1743              		.loc 1 365 44 discriminator 2 view .LVU505
 1744 022e 2C4A     		ldr	r2, .L175+48
 1745 0230 1368     		ldr	r3, [r2]
 1746 0232 0133     		adds	r3, r3, #1
 1747 0234 1360     		str	r3, [r2]
 1748              	.L90:
 365:Src/main.c    **** 					ttn_row(row_now);
 1749              		.loc 1 365 27 discriminator 1 view .LVU506
 1750 0236 2D4B     		ldr	r3, .L175+60
 1751 0238 1B88     		ldrh	r3, [r3]
 1752 023a 294A     		ldr	r2, .L175+48
 1753 023c 1068     		ldr	r0, [r2]
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 62


 365:Src/main.c    **** 					ttn_row(row_now);
 1754              		.loc 1 365 5 discriminator 1 view .LVU507
 1755 023e 8342     		cmp	r3, r0
 1756 0240 68DD     		ble	.L157
 366:Src/main.c    **** 					// Change pixel and clear RAM
 1757              		.loc 1 366 6 is_stmt 1 view .LVU508
 1758 0242 80B2     		uxth	r0, r0
 1759 0244 FFF7FEFF 		bl	ttn_row
 1760              	.LVL111:
 369:Src/main.c    **** 						ttn_ramwrite(0);
 1761              		.loc 1 369 6 view .LVU509
 369:Src/main.c    **** 						ttn_ramwrite(0);
 1762              		.loc 1 369 17 is_stmt 0 view .LVU510
 1763 0248 244B     		ldr	r3, .L175+44
 1764 024a 1A68     		ldr	r2, [r3]
 1765 024c 2F4B     		ldr	r3, .L175+92
 1766 024e 83FB0213 		smull	r1, r3, r3, r2
 1767 0252 A3EBE273 		sub	r3, r3, r2, asr #31
 1768 0256 03EB4303 		add	r3, r3, r3, lsl #1
 1769 025a D31A     		subs	r3, r2, r3
 369:Src/main.c    **** 						ttn_ramwrite(0);
 1770              		.loc 1 369 8 view .LVU511
 1771 025c 012B     		cmp	r3, #1
 1772 025e 0BD1     		bne	.L91
 369:Src/main.c    **** 						ttn_ramwrite(0);
 1773              		.loc 1 369 35 discriminator 1 view .LVU512
 1774 0260 1F4B     		ldr	r3, .L175+48
 1775 0262 1A68     		ldr	r2, [r3]
 1776 0264 294B     		ldr	r3, .L175+92
 1777 0266 83FB0213 		smull	r1, r3, r3, r2
 1778 026a A3EBE273 		sub	r3, r3, r2, asr #31
 1779 026e 03EB4303 		add	r3, r3, r3, lsl #1
 1780 0272 D31A     		subs	r3, r2, r3
 369:Src/main.c    **** 						ttn_ramwrite(0);
 1781              		.loc 1 369 24 discriminator 1 view .LVU513
 1782 0274 012B     		cmp	r3, #1
 1783 0276 DAD0     		beq	.L92
 1784              	.L91:
 370:Src/main.c    **** 						// Read pixel Vout at Vs 0
 1785              		.loc 1 370 7 is_stmt 1 view .LVU514
 1786 0278 0020     		movs	r0, #0
 1787 027a FFF7FEFF 		bl	ttn_ramwrite
 1788              	.LVL112:
 372:Src/main.c    **** 						vmin = read;
 1789              		.loc 1 372 7 view .LVU515
 1790 027e 0020     		movs	r0, #0
 1791 0280 FFF7FEFF 		bl	ttn_pxvoRef
 1792              	.LVL113:
 373:Src/main.c    **** 						// Read pixel Vout at Vs 700
 1793              		.loc 1 373 7 view .LVU516
 373:Src/main.c    **** 						// Read pixel Vout at Vs 700
 1794              		.loc 1 373 12 is_stmt 0 view .LVU517
 1795 0284 104C     		ldr	r4, .L175+24
 1796 0286 2568     		ldr	r5, [r4]
 1797              	.LVL114:
 375:Src/main.c    **** 						vmax = read;
 1798              		.loc 1 375 7 is_stmt 1 view .LVU518
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 63


 1799 0288 4FF44870 		mov	r0, #800
 1800 028c FFF7FEFF 		bl	ttn_pxvoRef
 1801              	.LVL115:
 376:Src/main.c    **** 
 1802              		.loc 1 376 7 view .LVU519
 376:Src/main.c    **** 
 1803              		.loc 1 376 12 is_stmt 0 view .LVU520
 1804 0290 2268     		ldr	r2, [r4]
 1805              	.LVL116:
 379:Src/main.c    **** 							ctr_op++;
 1806              		.loc 1 379 7 is_stmt 1 view .LVU521
 379:Src/main.c    **** 							ctr_op++;
 1807              		.loc 1 379 9 is_stmt 0 view .LVU522
 1808 0292 632D     		cmp	r5, #99
 1809 0294 CBDC     		bgt	.L92
 379:Src/main.c    **** 							ctr_op++;
 1810              		.loc 1 379 32 discriminator 1 view .LVU523
 1811 0296 0D4B     		ldr	r3, .L175+28
 1812 0298 1B88     		ldrh	r3, [r3]
 1813 029a 1D49     		ldr	r1, .L175+96
 1814 029c 0988     		ldrh	r1, [r1]
 1815 029e 5B1A     		subs	r3, r3, r1
 379:Src/main.c    **** 							ctr_op++;
 1816              		.loc 1 379 19 discriminator 1 view .LVU524
 1817 02a0 9342     		cmp	r3, r2
 1818 02a2 C4DA     		bge	.L92
 380:Src/main.c    **** 						}
 1819              		.loc 1 380 8 is_stmt 1 view .LVU525
 380:Src/main.c    **** 						}
 1820              		.loc 1 380 14 is_stmt 0 view .LVU526
 1821 02a4 184A     		ldr	r2, .L175+88
 1822              	.LVL117:
 380:Src/main.c    **** 						}
 1823              		.loc 1 380 14 view .LVU527
 1824 02a6 1368     		ldr	r3, [r2]
 1825 02a8 0133     		adds	r3, r3, #1
 1826 02aa 1360     		str	r3, [r2]
 1827 02ac BFE7     		b	.L92
 1828              	.L176:
 1829 02ae 00BF     		.align	2
 1830              	.L175:
 1831 02b0 00000000 		.word	htim1
 1832 02b4 00000000 		.word	.LANCHOR5
 1833 02b8 00000000 		.word	huart4
 1834 02bc 00080048 		.word	1207961600
 1835 02c0 00000000 		.word	.LANCHOR7
 1836 02c4 00000000 		.word	.LANCHOR8
 1837 02c8 00000000 		.word	.LANCHOR3
 1838 02cc 00000000 		.word	.LANCHOR9
 1839 02d0 00000000 		.word	.LANCHOR0
 1840 02d4 00000000 		.word	.LANCHOR10
 1841 02d8 00000000 		.word	.LANCHOR6
 1842 02dc 00000000 		.word	.LANCHOR11
 1843 02e0 00000000 		.word	.LANCHOR12
 1844 02e4 00000000 		.word	.LANCHOR13
 1845 02e8 00000000 		.word	.LANCHOR14
 1846 02ec 00000000 		.word	.LANCHOR16
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 64


 1847 02f0 00000000 		.word	.LANCHOR15
 1848 02f4 00000000 		.word	.LANCHOR17
 1849 02f8 00005240 		.word	1079115776
 1850 02fc 00000000 		.word	.LANCHOR18
 1851 0300 00000000 		.word	vref
 1852 0304 00000000 		.word	step
 1853 0308 00000000 		.word	.LANCHOR19
 1854 030c 56555555 		.word	1431655766
 1855 0310 00000000 		.word	.LANCHOR20
 1856              	.LVL118:
 1857              	.L157:
 362:Src/main.c    **** 					ttn_col(col_now);
 1858              		.loc 1 362 43 discriminator 2 view .LVU528
 1859 0314 9E4A     		ldr	r2, .L177
 1860 0316 1368     		ldr	r3, [r2]
 1861 0318 0133     		adds	r3, r3, #1
 1862 031a 1360     		str	r3, [r2]
 1863              	.L89:
 362:Src/main.c    **** 					ttn_col(col_now);
 1864              		.loc 1 362 26 discriminator 1 view .LVU529
 1865 031c 9D4B     		ldr	r3, .L177+4
 1866 031e 1B88     		ldrh	r3, [r3]
 1867 0320 9B4A     		ldr	r2, .L177
 1868 0322 1068     		ldr	r0, [r2]
 362:Src/main.c    **** 					ttn_col(col_now);
 1869              		.loc 1 362 4 discriminator 1 view .LVU530
 1870 0324 8342     		cmp	r3, r0
 1871 0326 40F3BD80 		ble	.L95
 363:Src/main.c    **** 
 1872              		.loc 1 363 6 is_stmt 1 view .LVU531
 1873 032a 80B2     		uxth	r0, r0
 1874 032c FFF7FEFF 		bl	ttn_col
 1875              	.LVL119:
 365:Src/main.c    **** 					ttn_row(row_now);
 1876              		.loc 1 365 5 view .LVU532
 365:Src/main.c    **** 					ttn_row(row_now);
 1877              		.loc 1 365 16 is_stmt 0 view .LVU533
 1878 0330 994B     		ldr	r3, .L177+8
 1879 0332 0022     		movs	r2, #0
 1880 0334 1A60     		str	r2, [r3]
 365:Src/main.c    **** 					ttn_row(row_now);
 1881              		.loc 1 365 5 view .LVU534
 1882 0336 7EE7     		b	.L90
 1883              	.L99:
 398:Src/main.c    **** 					ttn_row(row_now);
 1884              		.loc 1 398 45 discriminator 2 view .LVU535
 1885 0338 974A     		ldr	r2, .L177+8
 1886 033a 1368     		ldr	r3, [r2]
 1887 033c 0133     		adds	r3, r3, #1
 1888 033e 1360     		str	r3, [r2]
 1889              	.L97:
 398:Src/main.c    **** 					ttn_row(row_now);
 1890              		.loc 1 398 28 discriminator 1 view .LVU536
 1891 0340 964B     		ldr	r3, .L177+12
 1892 0342 1B88     		ldrh	r3, [r3]
 1893 0344 944A     		ldr	r2, .L177+8
 1894 0346 1068     		ldr	r0, [r2]
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 65


 398:Src/main.c    **** 					ttn_row(row_now);
 1895              		.loc 1 398 6 discriminator 1 view .LVU537
 1896 0348 8342     		cmp	r3, r0
 1897 034a 35DD     		ble	.L158
 399:Src/main.c    **** 						// Change pixel and clear RAM
 1898              		.loc 1 399 6 is_stmt 1 view .LVU538
 1899 034c 80B2     		uxth	r0, r0
 1900 034e FFF7FEFF 		bl	ttn_row
 1901              	.LVL120:
 402:Src/main.c    **** 							ttn_ramwrite(0);
 1902              		.loc 1 402 7 view .LVU539
 402:Src/main.c    **** 							ttn_ramwrite(0);
 1903              		.loc 1 402 18 is_stmt 0 view .LVU540
 1904 0352 8F4B     		ldr	r3, .L177
 1905 0354 1A68     		ldr	r2, [r3]
 1906 0356 924B     		ldr	r3, .L177+16
 1907 0358 83FB0213 		smull	r1, r3, r3, r2
 1908 035c A3EBE273 		sub	r3, r3, r2, asr #31
 1909 0360 03EB4303 		add	r3, r3, r3, lsl #1
 1910 0364 D31A     		subs	r3, r2, r3
 402:Src/main.c    **** 							ttn_ramwrite(0);
 1911              		.loc 1 402 9 view .LVU541
 1912 0366 012B     		cmp	r3, #1
 1913 0368 0BD1     		bne	.L98
 402:Src/main.c    **** 							ttn_ramwrite(0);
 1914              		.loc 1 402 36 discriminator 1 view .LVU542
 1915 036a 8B4B     		ldr	r3, .L177+8
 1916 036c 1A68     		ldr	r2, [r3]
 1917 036e 8C4B     		ldr	r3, .L177+16
 1918 0370 83FB0213 		smull	r1, r3, r3, r2
 1919 0374 A3EBE273 		sub	r3, r3, r2, asr #31
 1920 0378 03EB4303 		add	r3, r3, r3, lsl #1
 1921 037c D31A     		subs	r3, r2, r3
 402:Src/main.c    **** 							ttn_ramwrite(0);
 1922              		.loc 1 402 25 discriminator 1 view .LVU543
 1923 037e 012B     		cmp	r3, #1
 1924 0380 DAD0     		beq	.L99
 1925              	.L98:
 403:Src/main.c    **** 							// Read pixel Vout at Vs 0
 1926              		.loc 1 403 8 is_stmt 1 view .LVU544
 1927 0382 0020     		movs	r0, #0
 1928 0384 FFF7FEFF 		bl	ttn_ramwrite
 1929              	.LVL121:
 405:Src/main.c    **** 							vmin = read;
 1930              		.loc 1 405 8 view .LVU545
 1931 0388 0020     		movs	r0, #0
 1932 038a FFF7FEFF 		bl	ttn_pxvoRef
 1933              	.LVL122:
 406:Src/main.c    **** 							// Read pixel Vout at Vs 700
 1934              		.loc 1 406 8 view .LVU546
 406:Src/main.c    **** 							// Read pixel Vout at Vs 700
 1935              		.loc 1 406 13 is_stmt 0 view .LVU547
 1936 038e 854C     		ldr	r4, .L177+20
 1937 0390 2568     		ldr	r5, [r4]
 1938              	.LVL123:
 408:Src/main.c    **** 							vmax = read;
 1939              		.loc 1 408 8 is_stmt 1 view .LVU548
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 66


 1940 0392 4FF44870 		mov	r0, #800
 1941 0396 FFF7FEFF 		bl	ttn_pxvoRef
 1942              	.LVL124:
 409:Src/main.c    **** 
 1943              		.loc 1 409 8 view .LVU549
 409:Src/main.c    **** 
 1944              		.loc 1 409 13 is_stmt 0 view .LVU550
 1945 039a 2268     		ldr	r2, [r4]
 1946              	.LVL125:
 412:Src/main.c    **** 								ctr_hi++;
 1947              		.loc 1 412 8 is_stmt 1 view .LVU551
 412:Src/main.c    **** 								ctr_hi++;
 1948              		.loc 1 412 10 is_stmt 0 view .LVU552
 1949 039c 632D     		cmp	r5, #99
 1950 039e CBDC     		bgt	.L99
 412:Src/main.c    **** 								ctr_hi++;
 1951              		.loc 1 412 33 discriminator 1 view .LVU553
 1952 03a0 814B     		ldr	r3, .L177+24
 1953 03a2 1B88     		ldrh	r3, [r3]
 1954 03a4 8149     		ldr	r1, .L177+28
 1955 03a6 0988     		ldrh	r1, [r1]
 1956 03a8 5B1A     		subs	r3, r3, r1
 412:Src/main.c    **** 								ctr_hi++;
 1957              		.loc 1 412 20 discriminator 1 view .LVU554
 1958 03aa 9342     		cmp	r3, r2
 1959 03ac C4DA     		bge	.L99
 413:Src/main.c    **** 							}
 1960              		.loc 1 413 9 is_stmt 1 view .LVU555
 413:Src/main.c    **** 							}
 1961              		.loc 1 413 15 is_stmt 0 view .LVU556
 1962 03ae 804A     		ldr	r2, .L177+32
 1963              	.LVL126:
 413:Src/main.c    **** 							}
 1964              		.loc 1 413 15 view .LVU557
 1965 03b0 1368     		ldr	r3, [r2]
 1966 03b2 0133     		adds	r3, r3, #1
 1967 03b4 1360     		str	r3, [r2]
 1968 03b6 BFE7     		b	.L99
 1969              	.LVL127:
 1970              	.L158:
 395:Src/main.c    **** 					ttn_col(col_now);
 1971              		.loc 1 395 44 discriminator 2 view .LVU558
 1972 03b8 754A     		ldr	r2, .L177
 1973 03ba 1368     		ldr	r3, [r2]
 1974 03bc 0133     		adds	r3, r3, #1
 1975 03be 1360     		str	r3, [r2]
 1976              	.L96:
 395:Src/main.c    **** 					ttn_col(col_now);
 1977              		.loc 1 395 27 discriminator 1 view .LVU559
 1978 03c0 744B     		ldr	r3, .L177+4
 1979 03c2 1B88     		ldrh	r3, [r3]
 1980 03c4 724A     		ldr	r2, .L177
 1981 03c6 1068     		ldr	r0, [r2]
 395:Src/main.c    **** 					ttn_col(col_now);
 1982              		.loc 1 395 5 discriminator 1 view .LVU560
 1983 03c8 8342     		cmp	r3, r0
 1984 03ca 06DD     		ble	.L159
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 67


 396:Src/main.c    **** 
 1985              		.loc 1 396 6 is_stmt 1 view .LVU561
 1986 03cc 80B2     		uxth	r0, r0
 1987 03ce FFF7FEFF 		bl	ttn_col
 1988              	.LVL128:
 398:Src/main.c    **** 					ttn_row(row_now);
 1989              		.loc 1 398 6 view .LVU562
 398:Src/main.c    **** 					ttn_row(row_now);
 1990              		.loc 1 398 17 is_stmt 0 view .LVU563
 1991 03d2 714B     		ldr	r3, .L177+8
 1992 03d4 0022     		movs	r2, #0
 1993 03d6 1A60     		str	r2, [r3]
 398:Src/main.c    **** 					ttn_row(row_now);
 1994              		.loc 1 398 6 view .LVU564
 1995 03d8 B2E7     		b	.L97
 1996              	.L159:
 419:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref-step);
 1997              		.loc 1 419 5 is_stmt 1 view .LVU565
 419:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref-step);
 1998              		.loc 1 419 13 is_stmt 0 view .LVU566
 1999 03da 0023     		movs	r3, #0
 2000 03dc 754A     		ldr	r2, .L177+36
 2001 03de 1360     		str	r3, [r2]
 423:Src/main.c    **** 					ttn_col(col_now);
 2002              		.loc 1 423 5 is_stmt 1 view .LVU567
 423:Src/main.c    **** 					ttn_col(col_now);
 2003              		.loc 1 423 16 is_stmt 0 view .LVU568
 2004 03e0 6B4A     		ldr	r2, .L177
 2005 03e2 1360     		str	r3, [r2]
 423:Src/main.c    **** 					ttn_col(col_now);
 2006              		.loc 1 423 5 view .LVU569
 2007 03e4 43E0     		b	.L102
 2008              	.L105:
 426:Src/main.c    **** 					ttn_row(row_now);
 2009              		.loc 1 426 45 discriminator 2 view .LVU570
 2010 03e6 6C4A     		ldr	r2, .L177+8
 2011 03e8 1368     		ldr	r3, [r2]
 2012 03ea 0133     		adds	r3, r3, #1
 2013 03ec 1360     		str	r3, [r2]
 2014              	.L103:
 426:Src/main.c    **** 					ttn_row(row_now);
 2015              		.loc 1 426 28 discriminator 1 view .LVU571
 2016 03ee 6B4B     		ldr	r3, .L177+12
 2017 03f0 1B88     		ldrh	r3, [r3]
 2018 03f2 694A     		ldr	r2, .L177+8
 2019 03f4 1068     		ldr	r0, [r2]
 426:Src/main.c    **** 					ttn_row(row_now);
 2020              		.loc 1 426 6 discriminator 1 view .LVU572
 2021 03f6 8342     		cmp	r3, r0
 2022 03f8 35DD     		ble	.L160
 427:Src/main.c    **** 						// Change pixel and clear RAM
 2023              		.loc 1 427 6 is_stmt 1 view .LVU573
 2024 03fa 80B2     		uxth	r0, r0
 2025 03fc FFF7FEFF 		bl	ttn_row
 2026              	.LVL129:
 430:Src/main.c    **** 							ttn_ramwrite(0);
 2027              		.loc 1 430 7 view .LVU574
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 68


 430:Src/main.c    **** 							ttn_ramwrite(0);
 2028              		.loc 1 430 18 is_stmt 0 view .LVU575
 2029 0400 634B     		ldr	r3, .L177
 2030 0402 1A68     		ldr	r2, [r3]
 2031 0404 664B     		ldr	r3, .L177+16
 2032 0406 83FB0213 		smull	r1, r3, r3, r2
 2033 040a A3EBE273 		sub	r3, r3, r2, asr #31
 2034 040e 03EB4303 		add	r3, r3, r3, lsl #1
 2035 0412 D31A     		subs	r3, r2, r3
 430:Src/main.c    **** 							ttn_ramwrite(0);
 2036              		.loc 1 430 9 view .LVU576
 2037 0414 012B     		cmp	r3, #1
 2038 0416 0BD1     		bne	.L104
 430:Src/main.c    **** 							ttn_ramwrite(0);
 2039              		.loc 1 430 36 discriminator 1 view .LVU577
 2040 0418 5F4B     		ldr	r3, .L177+8
 2041 041a 1A68     		ldr	r2, [r3]
 2042 041c 604B     		ldr	r3, .L177+16
 2043 041e 83FB0213 		smull	r1, r3, r3, r2
 2044 0422 A3EBE273 		sub	r3, r3, r2, asr #31
 2045 0426 03EB4303 		add	r3, r3, r3, lsl #1
 2046 042a D31A     		subs	r3, r2, r3
 430:Src/main.c    **** 							ttn_ramwrite(0);
 2047              		.loc 1 430 25 discriminator 1 view .LVU578
 2048 042c 012B     		cmp	r3, #1
 2049 042e DAD0     		beq	.L105
 2050              	.L104:
 431:Src/main.c    **** 							// Read pixel Vout at Vs 0
 2051              		.loc 1 431 8 is_stmt 1 view .LVU579
 2052 0430 0020     		movs	r0, #0
 2053 0432 FFF7FEFF 		bl	ttn_ramwrite
 2054              	.LVL130:
 433:Src/main.c    **** 							vmin = read;
 2055              		.loc 1 433 8 view .LVU580
 2056 0436 0020     		movs	r0, #0
 2057 0438 FFF7FEFF 		bl	ttn_pxvoRef
 2058              	.LVL131:
 434:Src/main.c    **** 							// Read pixel Vout at Vs 700
 2059              		.loc 1 434 8 view .LVU581
 434:Src/main.c    **** 							// Read pixel Vout at Vs 700
 2060              		.loc 1 434 13 is_stmt 0 view .LVU582
 2061 043c 594C     		ldr	r4, .L177+20
 2062 043e 2568     		ldr	r5, [r4]
 2063              	.LVL132:
 436:Src/main.c    **** 							vmax = read;
 2064              		.loc 1 436 8 is_stmt 1 view .LVU583
 2065 0440 4FF44870 		mov	r0, #800
 2066 0444 FFF7FEFF 		bl	ttn_pxvoRef
 2067              	.LVL133:
 437:Src/main.c    **** 
 2068              		.loc 1 437 8 view .LVU584
 437:Src/main.c    **** 
 2069              		.loc 1 437 13 is_stmt 0 view .LVU585
 2070 0448 2268     		ldr	r2, [r4]
 2071              	.LVL134:
 440:Src/main.c    **** 								ctr_low++;
 2072              		.loc 1 440 8 is_stmt 1 view .LVU586
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 69


 440:Src/main.c    **** 								ctr_low++;
 2073              		.loc 1 440 10 is_stmt 0 view .LVU587
 2074 044a 632D     		cmp	r5, #99
 2075 044c CBDC     		bgt	.L105
 440:Src/main.c    **** 								ctr_low++;
 2076              		.loc 1 440 33 discriminator 1 view .LVU588
 2077 044e 564B     		ldr	r3, .L177+24
 2078 0450 1B88     		ldrh	r3, [r3]
 2079 0452 5649     		ldr	r1, .L177+28
 2080 0454 0988     		ldrh	r1, [r1]
 2081 0456 5B1A     		subs	r3, r3, r1
 440:Src/main.c    **** 								ctr_low++;
 2082              		.loc 1 440 20 discriminator 1 view .LVU589
 2083 0458 9342     		cmp	r3, r2
 2084 045a C4DA     		bge	.L105
 441:Src/main.c    **** 							}
 2085              		.loc 1 441 9 is_stmt 1 view .LVU590
 441:Src/main.c    **** 							}
 2086              		.loc 1 441 16 is_stmt 0 view .LVU591
 2087 045c 554A     		ldr	r2, .L177+36
 2088              	.LVL135:
 441:Src/main.c    **** 							}
 2089              		.loc 1 441 16 view .LVU592
 2090 045e 1368     		ldr	r3, [r2]
 2091 0460 0133     		adds	r3, r3, #1
 2092 0462 1360     		str	r3, [r2]
 2093 0464 BFE7     		b	.L105
 2094              	.LVL136:
 2095              	.L160:
 423:Src/main.c    **** 					ttn_col(col_now);
 2096              		.loc 1 423 44 discriminator 2 view .LVU593
 2097 0466 4A4A     		ldr	r2, .L177
 2098 0468 1368     		ldr	r3, [r2]
 2099 046a 0133     		adds	r3, r3, #1
 2100 046c 1360     		str	r3, [r2]
 2101              	.L102:
 423:Src/main.c    **** 					ttn_col(col_now);
 2102              		.loc 1 423 27 discriminator 1 view .LVU594
 2103 046e 494B     		ldr	r3, .L177+4
 2104 0470 1B88     		ldrh	r3, [r3]
 2105 0472 474A     		ldr	r2, .L177
 2106 0474 1068     		ldr	r0, [r2]
 423:Src/main.c    **** 					ttn_col(col_now);
 2107              		.loc 1 423 5 discriminator 1 view .LVU595
 2108 0476 8342     		cmp	r3, r0
 2109 0478 06DD     		ble	.L161
 424:Src/main.c    **** 
 2110              		.loc 1 424 6 is_stmt 1 view .LVU596
 2111 047a 80B2     		uxth	r0, r0
 2112 047c FFF7FEFF 		bl	ttn_col
 2113              	.LVL137:
 426:Src/main.c    **** 					ttn_row(row_now);
 2114              		.loc 1 426 6 view .LVU597
 426:Src/main.c    **** 					ttn_row(row_now);
 2115              		.loc 1 426 17 is_stmt 0 view .LVU598
 2116 0480 454B     		ldr	r3, .L177+8
 2117 0482 0022     		movs	r2, #0
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 70


 2118 0484 1A60     		str	r2, [r3]
 426:Src/main.c    **** 					ttn_row(row_now);
 2119              		.loc 1 426 6 view .LVU599
 2120 0486 B2E7     		b	.L103
 2121              	.L161:
 448:Src/main.c    **** 					vref += step;
 2122              		.loc 1 448 5 is_stmt 1 view .LVU600
 448:Src/main.c    **** 					vref += step;
 2123              		.loc 1 448 14 is_stmt 0 view .LVU601
 2124 0488 4B4B     		ldr	r3, .L177+40
 2125 048a 1B68     		ldr	r3, [r3]
 2126 048c 484A     		ldr	r2, .L177+32
 2127 048e 1268     		ldr	r2, [r2]
 448:Src/main.c    **** 					vref += step;
 2128              		.loc 1 448 7 view .LVU602
 2129 0490 9342     		cmp	r3, r2
 2130 0492 14D2     		bcs	.L108
 449:Src/main.c    **** 					ctr_op = ctr_hi;
 2131              		.loc 1 449 6 is_stmt 1 view .LVU603
 449:Src/main.c    **** 					ctr_op = ctr_hi;
 2132              		.loc 1 449 11 is_stmt 0 view .LVU604
 2133 0494 4949     		ldr	r1, .L177+44
 2134 0496 0B68     		ldr	r3, [r1]
 2135 0498 4948     		ldr	r0, .L177+48
 2136 049a 0068     		ldr	r0, [r0]
 2137 049c 0344     		add	r3, r3, r0
 2138 049e 0B60     		str	r3, [r1]
 450:Src/main.c    **** 				}
 2139              		.loc 1 450 6 is_stmt 1 view .LVU605
 450:Src/main.c    **** 				}
 2140              		.loc 1 450 13 is_stmt 0 view .LVU606
 2141 04a0 454B     		ldr	r3, .L177+40
 2142 04a2 1A60     		str	r2, [r3]
 2143              	.L95:
 387:Src/main.c    **** 
 2144              		.loc 1 387 15 view .LVU607
 2145 04a4 464B     		ldr	r3, .L177+48
 2146 04a6 1B68     		ldr	r3, [r3]
 387:Src/main.c    **** 
 2147              		.loc 1 387 9 view .LVU608
 2148 04a8 042B     		cmp	r3, #4
 2149 04aa 15D9     		bls	.L162
 389:Src/main.c    **** 
 2150              		.loc 1 389 5 is_stmt 1 view .LVU609
 389:Src/main.c    **** 
 2151              		.loc 1 389 10 is_stmt 0 view .LVU610
 2152 04ac 5B08     		lsrs	r3, r3, #1
 2153 04ae 444A     		ldr	r2, .L177+48
 2154 04b0 1360     		str	r3, [r2]
 391:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref+step);
 2155              		.loc 1 391 5 is_stmt 1 view .LVU611
 391:Src/main.c    **** 				//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R, vref+step);
 2156              		.loc 1 391 12 is_stmt 0 view .LVU612
 2157 04b2 0023     		movs	r3, #0
 2158 04b4 3E4A     		ldr	r2, .L177+32
 2159 04b6 1360     		str	r3, [r2]
 395:Src/main.c    **** 					ttn_col(col_now);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 71


 2160              		.loc 1 395 5 is_stmt 1 view .LVU613
 395:Src/main.c    **** 					ttn_col(col_now);
 2161              		.loc 1 395 16 is_stmt 0 view .LVU614
 2162 04b8 354A     		ldr	r2, .L177
 2163 04ba 1360     		str	r3, [r2]
 395:Src/main.c    **** 					ttn_col(col_now);
 2164              		.loc 1 395 5 view .LVU615
 2165 04bc 80E7     		b	.L96
 2166              	.L108:
 452:Src/main.c    **** 					vref -= step;
 2167              		.loc 1 452 10 is_stmt 1 view .LVU616
 452:Src/main.c    **** 					vref -= step;
 2168              		.loc 1 452 19 is_stmt 0 view .LVU617
 2169 04be 3D4A     		ldr	r2, .L177+36
 2170 04c0 1268     		ldr	r2, [r2]
 452:Src/main.c    **** 					vref -= step;
 2171              		.loc 1 452 12 view .LVU618
 2172 04c2 9342     		cmp	r3, r2
 2173 04c4 EED2     		bcs	.L95
 453:Src/main.c    **** 					ctr_op = ctr_low;
 2174              		.loc 1 453 6 is_stmt 1 view .LVU619
 453:Src/main.c    **** 					ctr_op = ctr_low;
 2175              		.loc 1 453 11 is_stmt 0 view .LVU620
 2176 04c6 3D49     		ldr	r1, .L177+44
 2177 04c8 0B68     		ldr	r3, [r1]
 2178 04ca 3D48     		ldr	r0, .L177+48
 2179 04cc 0068     		ldr	r0, [r0]
 2180 04ce 1B1A     		subs	r3, r3, r0
 2181 04d0 0B60     		str	r3, [r1]
 454:Src/main.c    **** 				}
 2182              		.loc 1 454 6 is_stmt 1 view .LVU621
 454:Src/main.c    **** 				}
 2183              		.loc 1 454 13 is_stmt 0 view .LVU622
 2184 04d2 394B     		ldr	r3, .L177+40
 2185 04d4 1A60     		str	r2, [r3]
 2186 04d6 E5E7     		b	.L95
 2187              	.L162:
 458:Src/main.c    **** 
 2188              		.loc 1 458 4 is_stmt 1 view .LVU623
 458:Src/main.c    **** 
 2189              		.loc 1 458 15 is_stmt 0 view .LVU624
 2190 04d8 374B     		ldr	r3, .L177+40
 2191 04da 1A68     		ldr	r2, [r3]
 2192 04dc 394B     		ldr	r3, .L177+52
 2193 04de 1A60     		str	r2, [r3]
 464:Src/main.c    **** 					ttn_col(col_now);
 2194              		.loc 1 464 4 is_stmt 1 view .LVU625
 464:Src/main.c    **** 					ttn_col(col_now);
 2195              		.loc 1 464 15 is_stmt 0 view .LVU626
 2196 04e0 2B4B     		ldr	r3, .L177
 2197 04e2 0022     		movs	r2, #0
 2198 04e4 1A60     		str	r2, [r3]
 464:Src/main.c    **** 					ttn_col(col_now);
 2199              		.loc 1 464 4 view .LVU627
 2200 04e6 83E0     		b	.L111
 2201              	.L164:
 475:Src/main.c    **** 					}
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 72


 2202              		.loc 1 475 7 is_stmt 1 view .LVU628
 475:Src/main.c    **** 					}
 2203              		.loc 1 475 10 is_stmt 0 view .LVU629
 2204 04e8 374B     		ldr	r3, .L177+56
 2205 04ea 40F2FF12 		movw	r2, #511
 2206 04ee 1A60     		str	r2, [r3]
 2207              	.L114:
 506:Src/main.c    **** 
 2208              		.loc 1 506 6 is_stmt 1 discriminator 2 view .LVU630
 2209 04f0 354C     		ldr	r4, .L177+56
 2210 04f2 2088     		ldrh	r0, [r4]
 2211 04f4 FFF7FEFF 		bl	ttn_ramwrite
 2212              	.LVL138:
 509:Src/main.c    **** 				}
 2213              		.loc 1 509 6 discriminator 2 view .LVU631
 2214 04f8 2068     		ldr	r0, [r4]
 2215 04fa FFF7FEFF 		bl	pxe_ffy
 2216              	.LVL139:
 466:Src/main.c    **** 					ttn_row(row_now);
 2217              		.loc 1 466 44 is_stmt 0 discriminator 2 view .LVU632
 2218 04fe 264A     		ldr	r2, .L177+8
 2219 0500 1368     		ldr	r3, [r2]
 2220 0502 0133     		adds	r3, r3, #1
 2221 0504 1360     		str	r3, [r2]
 2222              	.L112:
 466:Src/main.c    **** 					ttn_row(row_now);
 2223              		.loc 1 466 27 discriminator 1 view .LVU633
 2224 0506 254B     		ldr	r3, .L177+12
 2225 0508 1B88     		ldrh	r3, [r3]
 2226 050a 234A     		ldr	r2, .L177+8
 2227 050c 1068     		ldr	r0, [r2]
 466:Src/main.c    **** 					ttn_row(row_now);
 2228              		.loc 1 466 5 discriminator 1 view .LVU634
 2229 050e 8342     		cmp	r3, r0
 2230 0510 6ADD     		ble	.L163
 467:Src/main.c    **** 					// Change pixel and clear RAM
 2231              		.loc 1 467 6 is_stmt 1 view .LVU635
 2232 0512 80B2     		uxth	r0, r0
 2233 0514 FFF7FEFF 		bl	ttn_row
 2234              	.LVL140:
 472:Src/main.c    **** 						// Read RAM value of temperature px
 2235              		.loc 1 472 6 view .LVU636
 472:Src/main.c    **** 						// Read RAM value of temperature px
 2236              		.loc 1 472 17 is_stmt 0 view .LVU637
 2237 0518 1D4B     		ldr	r3, .L177
 2238 051a 1A68     		ldr	r2, [r3]
 2239 051c 204B     		ldr	r3, .L177+16
 2240 051e 83FB0213 		smull	r1, r3, r3, r2
 2241 0522 A3EBE273 		sub	r3, r3, r2, asr #31
 2242 0526 03EB4303 		add	r3, r3, r3, lsl #1
 2243 052a D31A     		subs	r3, r2, r3
 472:Src/main.c    **** 						// Read RAM value of temperature px
 2244              		.loc 1 472 8 view .LVU638
 2245 052c 012B     		cmp	r3, #1
 2246 052e 0BD1     		bne	.L113
 472:Src/main.c    **** 						// Read RAM value of temperature px
 2247              		.loc 1 472 35 discriminator 1 view .LVU639
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 73


 2248 0530 194B     		ldr	r3, .L177+8
 2249 0532 1A68     		ldr	r2, [r3]
 2250 0534 1A4B     		ldr	r3, .L177+16
 2251 0536 83FB0213 		smull	r1, r3, r3, r2
 2252 053a A3EBE273 		sub	r3, r3, r2, asr #31
 2253 053e 03EB4303 		add	r3, r3, r3, lsl #1
 2254 0542 D31A     		subs	r3, r2, r3
 472:Src/main.c    **** 						// Read RAM value of temperature px
 2255              		.loc 1 472 24 discriminator 1 view .LVU640
 2256 0544 012B     		cmp	r3, #1
 2257 0546 CFD0     		beq	.L164
 2258              	.L113:
 478:Src/main.c    **** 						// Read pixel Vout at Vs 0
 2259              		.loc 1 478 7 is_stmt 1 view .LVU641
 2260 0548 0020     		movs	r0, #0
 2261 054a FFF7FEFF 		bl	ttn_ramwrite
 2262              	.LVL141:
 480:Src/main.c    **** 						// ttn_pxvo(0);
 2263              		.loc 1 480 7 view .LVU642
 2264 054e 0020     		movs	r0, #0
 2265 0550 FFF7FEFF 		bl	ttn_pxvoRef
 2266              	.LVL142:
 482:Src/main.c    **** 						//ttn_ramwrite(0);
 2267              		.loc 1 482 7 view .LVU643
 482:Src/main.c    **** 						//ttn_ramwrite(0);
 2268              		.loc 1 482 12 is_stmt 0 view .LVU644
 2269 0554 134D     		ldr	r5, .L177+20
 2270 0556 2C68     		ldr	r4, [r5]
 2271              	.LVL143:
 485:Src/main.c    **** 						// ttn_pxvo(700);
 2272              		.loc 1 485 7 is_stmt 1 view .LVU645
 2273 0558 4FF44870 		mov	r0, #800
 2274 055c FFF7FEFF 		bl	ttn_pxvoRef
 2275              	.LVL144:
 487:Src/main.c    **** 
 2276              		.loc 1 487 7 view .LVU646
 487:Src/main.c    **** 
 2277              		.loc 1 487 12 is_stmt 0 view .LVU647
 2278 0560 2A68     		ldr	r2, [r5]
 2279              	.LVL145:
 492:Src/main.c    **** 							vs = 511;
 2280              		.loc 1 492 7 is_stmt 1 view .LVU648
 492:Src/main.c    **** 							vs = 511;
 2281              		.loc 1 492 9 is_stmt 0 view .LVU649
 2282 0562 632C     		cmp	r4, #99
 2283 0564 0BDC     		bgt	.L115
 492:Src/main.c    **** 							vs = 511;
 2284              		.loc 1 492 32 discriminator 1 view .LVU650
 2285 0566 104B     		ldr	r3, .L177+24
 2286 0568 1B88     		ldrh	r3, [r3]
 2287 056a 1049     		ldr	r1, .L177+28
 2288 056c 0988     		ldrh	r1, [r1]
 2289 056e 5B1A     		subs	r3, r3, r1
 492:Src/main.c    **** 							vs = 511;
 2290              		.loc 1 492 19 discriminator 1 view .LVU651
 2291 0570 9342     		cmp	r3, r2
 2292 0572 04DA     		bge	.L115
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 74


 493:Src/main.c    **** 						}
 2293              		.loc 1 493 8 is_stmt 1 view .LVU652
 493:Src/main.c    **** 						}
 2294              		.loc 1 493 11 is_stmt 0 view .LVU653
 2295 0574 144B     		ldr	r3, .L177+56
 2296 0576 40F2FF12 		movw	r2, #511
 2297              	.LVL146:
 493:Src/main.c    **** 						}
 2298              		.loc 1 493 11 view .LVU654
 2299 057a 1A60     		str	r2, [r3]
 2300 057c B8E7     		b	.L114
 2301              	.LVL147:
 2302              	.L115:
 496:Src/main.c    **** 							vs = 0;
 2303              		.loc 1 496 12 is_stmt 1 view .LVU655
 496:Src/main.c    **** 							vs = 0;
 2304              		.loc 1 496 14 is_stmt 0 view .LVU656
 2305 057e 632C     		cmp	r4, #99
 2306 0580 24DC     		bgt	.L116
 496:Src/main.c    **** 							vs = 0;
 2307              		.loc 1 496 24 discriminator 1 view .LVU657
 2308 0582 632A     		cmp	r2, #99
 2309 0584 22DC     		bgt	.L116
 497:Src/main.c    **** 						}
 2310              		.loc 1 497 8 is_stmt 1 view .LVU658
 497:Src/main.c    **** 						}
 2311              		.loc 1 497 11 is_stmt 0 view .LVU659
 2312 0586 104B     		ldr	r3, .L177+56
 2313 0588 0022     		movs	r2, #0
 2314              	.LVL148:
 497:Src/main.c    **** 						}
 2315              		.loc 1 497 11 view .LVU660
 2316 058a 1A60     		str	r2, [r3]
 2317 058c B0E7     		b	.L114
 2318              	.L178:
 2319 058e 00BF     		.align	2
 2320              	.L177:
 2321 0590 00000000 		.word	.LANCHOR11
 2322 0594 00000000 		.word	.LANCHOR17
 2323 0598 00000000 		.word	.LANCHOR12
 2324 059c 00000000 		.word	.LANCHOR16
 2325 05a0 56555555 		.word	1431655766
 2326 05a4 00000000 		.word	.LANCHOR3
 2327 05a8 00000000 		.word	.LANCHOR9
 2328 05ac 00000000 		.word	.LANCHOR20
 2329 05b0 00000000 		.word	.LANCHOR21
 2330 05b4 00000000 		.word	.LANCHOR22
 2331 05b8 00000000 		.word	.LANCHOR19
 2332 05bc 00000000 		.word	vref
 2333 05c0 00000000 		.word	step
 2334 05c4 00000000 		.word	.LANCHOR23
 2335 05c8 00000000 		.word	.LANCHOR8
 2336              	.LVL149:
 2337              	.L116:
 500:Src/main.c    **** 							vs = 1023;
 2338              		.loc 1 500 12 is_stmt 1 view .LVU661
 500:Src/main.c    **** 							vs = 1023;
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 75


 2339              		.loc 1 500 25 is_stmt 0 view .LVU662
 2340 05cc A44B     		ldr	r3, .L179
 2341 05ce 1B88     		ldrh	r3, [r3]
 2342 05d0 A449     		ldr	r1, .L179+4
 2343 05d2 0988     		ldrh	r1, [r1]
 2344 05d4 5B1A     		subs	r3, r3, r1
 500:Src/main.c    **** 							vs = 1023;
 2345              		.loc 1 500 14 view .LVU663
 2346 05d6 A342     		cmp	r3, r4
 2347 05d8 8ADA     		bge	.L114
 500:Src/main.c    **** 							vs = 1023;
 2348              		.loc 1 500 31 discriminator 1 view .LVU664
 2349 05da 9342     		cmp	r3, r2
 2350 05dc 88DA     		bge	.L114
 501:Src/main.c    **** 						}
 2351              		.loc 1 501 8 is_stmt 1 view .LVU665
 501:Src/main.c    **** 						}
 2352              		.loc 1 501 11 is_stmt 0 view .LVU666
 2353 05de A24B     		ldr	r3, .L179+8
 2354 05e0 40F2FF32 		movw	r2, #1023
 2355              	.LVL150:
 501:Src/main.c    **** 						}
 2356              		.loc 1 501 11 view .LVU667
 2357 05e4 1A60     		str	r2, [r3]
 2358 05e6 83E7     		b	.L114
 2359              	.LVL151:
 2360              	.L163:
 464:Src/main.c    **** 					ttn_col(col_now);
 2361              		.loc 1 464 43 discriminator 2 view .LVU668
 2362 05e8 A04A     		ldr	r2, .L179+12
 2363 05ea 1368     		ldr	r3, [r2]
 2364 05ec 0133     		adds	r3, r3, #1
 2365 05ee 1360     		str	r3, [r2]
 2366              	.L111:
 464:Src/main.c    **** 					ttn_col(col_now);
 2367              		.loc 1 464 26 discriminator 1 view .LVU669
 2368 05f0 9F4B     		ldr	r3, .L179+16
 2369 05f2 1B88     		ldrh	r3, [r3]
 2370 05f4 9D4A     		ldr	r2, .L179+12
 2371 05f6 1068     		ldr	r0, [r2]
 464:Src/main.c    **** 					ttn_col(col_now);
 2372              		.loc 1 464 4 discriminator 1 view .LVU670
 2373 05f8 8342     		cmp	r3, r0
 2374 05fa 06DD     		ble	.L165
 465:Src/main.c    **** 				for(row_now=0; row_now<row_max; row_now++){
 2375              		.loc 1 465 6 is_stmt 1 view .LVU671
 2376 05fc 80B2     		uxth	r0, r0
 2377 05fe FFF7FEFF 		bl	ttn_col
 2378              	.LVL152:
 466:Src/main.c    **** 					ttn_row(row_now);
 2379              		.loc 1 466 5 view .LVU672
 466:Src/main.c    **** 					ttn_row(row_now);
 2380              		.loc 1 466 16 is_stmt 0 view .LVU673
 2381 0602 9C4B     		ldr	r3, .L179+20
 2382 0604 0022     		movs	r2, #0
 2383 0606 1A60     		str	r2, [r3]
 466:Src/main.c    **** 					ttn_row(row_now);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 76


 2384              		.loc 1 466 5 view .LVU674
 2385 0608 7DE7     		b	.L112
 2386              	.L165:
 514:Src/main.c    **** 
 2387              		.loc 1 514 4 is_stmt 1 view .LVU675
 514:Src/main.c    **** 
 2388              		.loc 1 514 12 is_stmt 0 view .LVU676
 2389 060a 0024     		movs	r4, #0
 2390 060c 9A4B     		ldr	r3, .L179+24
 2391 060e 1C60     		str	r4, [r3]
 517:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2392              		.loc 1 517 4 is_stmt 1 view .LVU677
 517:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2393              		.loc 1 517 14 is_stmt 0 view .LVU678
 2394 0610 9A49     		ldr	r1, .L179+28
 2395 0612 6423     		movs	r3, #100
 2396 0614 0B70     		strb	r3, [r1]
 518:Src/main.c    **** 			pxe_ffy(end);
 2397              		.loc 1 518 4 is_stmt 1 view .LVU679
 2398 0616 0122     		movs	r2, #1
 2399 0618 9948     		ldr	r0, .L179+32
 2400 061a FFF7FEFF 		bl	HAL_UART_Transmit_IT
 2401              	.LVL153:
 519:Src/main.c    **** 
 2402              		.loc 1 519 4 view .LVU680
 2403 061e 994B     		ldr	r3, .L179+36
 2404 0620 1868     		ldr	r0, [r3]
 2405 0622 FFF7FEFF 		bl	pxe_ffy
 2406              	.LVL154:
 522:Src/main.c    **** 		break;
 2407              		.loc 1 522 4 view .LVU681
 2408 0626 2246     		mov	r2, r4
 2409 0628 4FF48071 		mov	r1, #256
 2410 062c 9648     		ldr	r0, .L179+40
 2411 062e FFF7FEFF 		bl	HAL_GPIO_WritePin
 2412              	.LVL155:
 523:Src/main.c    **** 
 2413              		.loc 1 523 3 view .LVU682
 2414 0632 43E5     		b	.L66
 2415              	.L71:
 528:Src/main.c    **** 
 2416              		.loc 1 528 4 view .LVU683
 2417 0634 0122     		movs	r2, #1
 2418 0636 4FF48071 		mov	r1, #256
 2419 063a 9348     		ldr	r0, .L179+40
 2420 063c FFF7FEFF 		bl	HAL_GPIO_WritePin
 2421              	.LVL156:
 530:Src/main.c    **** 
 2422              		.loc 1 530 4 view .LVU684
 532:Src/main.c    **** 					ttn_col(col_now);
 2423              		.loc 1 532 4 view .LVU685
 532:Src/main.c    **** 					ttn_col(col_now);
 2424              		.loc 1 532 15 is_stmt 0 view .LVU686
 2425 0640 8A4B     		ldr	r3, .L179+12
 2426 0642 0022     		movs	r2, #0
 2427 0644 1A60     		str	r2, [r3]
 532:Src/main.c    **** 					ttn_col(col_now);
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 77


 2428              		.loc 1 532 4 view .LVU687
 2429 0646 32E0     		b	.L119
 2430              	.LVL157:
 2431              	.L123:
 2432              	.LBB7:
 553:Src/main.c    **** 							out1 = read;
 2433              		.loc 1 553 8 is_stmt 1 view .LVU688
 2434 0648 80B2     		uxth	r0, r0
 2435 064a FFF7FEFF 		bl	ttn_pxvo
 2436              	.LVL158:
 554:Src/main.c    **** 							vs++;
 2437              		.loc 1 554 8 view .LVU689
 554:Src/main.c    **** 							vs++;
 2438              		.loc 1 554 13 is_stmt 0 view .LVU690
 2439 064e 8F4B     		ldr	r3, .L179+44
 2440 0650 1968     		ldr	r1, [r3]
 2441              	.LVL159:
 555:Src/main.c    **** 						}
 2442              		.loc 1 555 8 is_stmt 1 view .LVU691
 555:Src/main.c    **** 						}
 2443              		.loc 1 555 10 is_stmt 0 view .LVU692
 2444 0652 854A     		ldr	r2, .L179+8
 2445 0654 1368     		ldr	r3, [r2]
 2446 0656 0133     		adds	r3, r3, #1
 2447 0658 1360     		str	r3, [r2]
 2448              	.LVL160:
 2449              	.L121:
 550:Src/main.c    **** 
 2450              		.loc 1 550 16 view .LVU693
 2451 065a 834B     		ldr	r3, .L179+8
 2452 065c 1868     		ldr	r0, [r3]
 550:Src/main.c    **** 
 2453              		.loc 1 550 12 view .LVU694
 2454 065e B0F5806F 		cmp	r0, #1024
 2455 0662 06DA     		bge	.L122
 550:Src/main.c    **** 
 2456              		.loc 1 550 39 discriminator 1 view .LVU695
 2457 0664 7E4B     		ldr	r3, .L179
 2458 0666 1B88     		ldrh	r3, [r3]
 2459 0668 7E4A     		ldr	r2, .L179+4
 2460 066a 1288     		ldrh	r2, [r2]
 2461 066c 9B1A     		subs	r3, r3, r2
 550:Src/main.c    **** 
 2462              		.loc 1 550 23 discriminator 1 view .LVU696
 2463 066e 8B42     		cmp	r3, r1
 2464 0670 EADC     		bgt	.L123
 2465              	.L122:
 558:Src/main.c    **** 					//}
 2466              		.loc 1 558 7 is_stmt 1 discriminator 2 view .LVU697
 558:Src/main.c    **** 					//}
 2467              		.loc 1 558 14 is_stmt 0 discriminator 2 view .LVU698
 2468 0672 441E     		subs	r4, r0, #1
 2469              	.LVL161:
 562:Src/main.c    **** 
 2470              		.loc 1 562 6 is_stmt 1 discriminator 2 view .LVU699
 2471 0674 A0B2     		uxth	r0, r4
 2472 0676 FFF7FEFF 		bl	ttn_ramwrite
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 78


 2473              	.LVL162:
 565:Src/main.c    **** 				}
 2474              		.loc 1 565 6 discriminator 2 view .LVU700
 2475 067a 2046     		mov	r0, r4
 2476 067c FFF7FEFF 		bl	pxe_ffy
 2477              	.LVL163:
 2478              	.LBE7:
 535:Src/main.c    **** 					ttn_row(row_now);
 2479              		.loc 1 535 44 is_stmt 0 discriminator 2 view .LVU701
 2480 0680 7C4A     		ldr	r2, .L179+20
 2481 0682 1368     		ldr	r3, [r2]
 2482 0684 0133     		adds	r3, r3, #1
 2483 0686 1360     		str	r3, [r2]
 2484              	.LVL164:
 2485              	.L120:
 535:Src/main.c    **** 					ttn_row(row_now);
 2486              		.loc 1 535 27 discriminator 1 view .LVU702
 2487 0688 814B     		ldr	r3, .L179+48
 2488 068a 1B88     		ldrh	r3, [r3]
 2489 068c 794A     		ldr	r2, .L179+20
 2490 068e 1068     		ldr	r0, [r2]
 535:Src/main.c    **** 					ttn_row(row_now);
 2491              		.loc 1 535 5 discriminator 1 view .LVU703
 2492 0690 8342     		cmp	r3, r0
 2493 0692 08DD     		ble	.L166
 2494              	.LBB8:
 536:Src/main.c    **** 					// Change pixel and clear RAM
 2495              		.loc 1 536 6 is_stmt 1 view .LVU704
 2496 0694 80B2     		uxth	r0, r0
 2497 0696 FFF7FEFF 		bl	ttn_row
 2498              	.LVL165:
 538:Src/main.c    **** 					vsFlag = read;
 2499              		.loc 1 538 6 view .LVU705
 2500 069a FFF7FEFF 		bl	ttn_ramread
 2501              	.LVL166:
 539:Src/main.c    **** 
 2502              		.loc 1 539 6 view .LVU706
 545:Src/main.c    **** 						int out1=0;
 2503              		.loc 1 545 7 view .LVU707
 545:Src/main.c    **** 						int out1=0;
 2504              		.loc 1 545 10 is_stmt 0 view .LVU708
 2505 069e 0021     		movs	r1, #0
 2506 06a0 714B     		ldr	r3, .L179+8
 2507 06a2 1960     		str	r1, [r3]
 546:Src/main.c    **** 
 2508              		.loc 1 546 7 is_stmt 1 view .LVU709
 2509              	.LVL167:
 550:Src/main.c    **** 
 2510              		.loc 1 550 7 view .LVU710
 550:Src/main.c    **** 
 2511              		.loc 1 550 12 is_stmt 0 view .LVU711
 2512 06a4 D9E7     		b	.L121
 2513              	.LVL168:
 2514              	.L166:
 550:Src/main.c    **** 
 2515              		.loc 1 550 12 view .LVU712
 2516              	.LBE8:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 79


 532:Src/main.c    **** 					ttn_col(col_now);
 2517              		.loc 1 532 43 discriminator 2 view .LVU713
 2518 06a6 714A     		ldr	r2, .L179+12
 2519 06a8 1368     		ldr	r3, [r2]
 2520 06aa 0133     		adds	r3, r3, #1
 2521 06ac 1360     		str	r3, [r2]
 2522              	.L119:
 532:Src/main.c    **** 					ttn_col(col_now);
 2523              		.loc 1 532 26 discriminator 1 view .LVU714
 2524 06ae 704B     		ldr	r3, .L179+16
 2525 06b0 1B88     		ldrh	r3, [r3]
 2526 06b2 6E4A     		ldr	r2, .L179+12
 2527 06b4 1068     		ldr	r0, [r2]
 532:Src/main.c    **** 					ttn_col(col_now);
 2528              		.loc 1 532 4 discriminator 1 view .LVU715
 2529 06b6 8342     		cmp	r3, r0
 2530 06b8 06DD     		ble	.L167
 533:Src/main.c    **** 
 2531              		.loc 1 533 6 is_stmt 1 view .LVU716
 2532 06ba 80B2     		uxth	r0, r0
 2533 06bc FFF7FEFF 		bl	ttn_col
 2534              	.LVL169:
 535:Src/main.c    **** 					ttn_row(row_now);
 2535              		.loc 1 535 5 view .LVU717
 535:Src/main.c    **** 					ttn_row(row_now);
 2536              		.loc 1 535 16 is_stmt 0 view .LVU718
 2537 06c0 6C4B     		ldr	r3, .L179+20
 2538 06c2 0022     		movs	r2, #0
 2539 06c4 1A60     		str	r2, [r3]
 535:Src/main.c    **** 					ttn_row(row_now);
 2540              		.loc 1 535 5 view .LVU719
 2541 06c6 DFE7     		b	.L120
 2542              	.L167:
 570:Src/main.c    **** 			// ACK and BT string end to Firefly
 2543              		.loc 1 570 4 is_stmt 1 view .LVU720
 570:Src/main.c    **** 			// ACK and BT string end to Firefly
 2544              		.loc 1 570 12 is_stmt 0 view .LVU721
 2545 06c8 0024     		movs	r4, #0
 2546 06ca 6B4B     		ldr	r3, .L179+24
 2547 06cc 1C60     		str	r4, [r3]
 572:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2548              		.loc 1 572 4 is_stmt 1 view .LVU722
 572:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2549              		.loc 1 572 14 is_stmt 0 view .LVU723
 2550 06ce 6B49     		ldr	r1, .L179+28
 2551 06d0 6523     		movs	r3, #101
 2552 06d2 0B70     		strb	r3, [r1]
 573:Src/main.c    **** 
 2553              		.loc 1 573 4 is_stmt 1 view .LVU724
 2554 06d4 0122     		movs	r2, #1
 2555 06d6 6A48     		ldr	r0, .L179+32
 2556 06d8 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 2557              	.LVL170:
 576:Src/main.c    **** 
 2558              		.loc 1 576 4 view .LVU725
 2559 06dc 694B     		ldr	r3, .L179+36
 2560 06de 1868     		ldr	r0, [r3]
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 80


 2561 06e0 FFF7FEFF 		bl	pxe_ffy
 2562              	.LVL171:
 579:Src/main.c    **** 		break;
 2563              		.loc 1 579 4 view .LVU726
 2564 06e4 2246     		mov	r2, r4
 2565 06e6 4FF48071 		mov	r1, #256
 2566 06ea 6748     		ldr	r0, .L179+40
 2567 06ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 2568              	.LVL172:
 580:Src/main.c    **** 
 2569              		.loc 1 580 3 view .LVU727
 2570 06f0 E4E4     		b	.L66
 2571              	.L70:
 585:Src/main.c    **** 
 2572              		.loc 1 585 4 view .LVU728
 2573 06f2 0122     		movs	r2, #1
 2574 06f4 4FF48071 		mov	r1, #256
 2575 06f8 6348     		ldr	r0, .L179+40
 2576 06fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 2577              	.LVL173:
 587:Src/main.c    **** 
 2578              		.loc 1 587 4 view .LVU729
 2579 06fe 4FF4FA70 		mov	r0, #500
 2580 0702 FFF7FEFF 		bl	HAL_Delay
 2581              	.LVL174:
 589:Src/main.c    **** 			temp_avg = 0;
 2582              		.loc 1 589 4 view .LVU730
 589:Src/main.c    **** 			temp_avg = 0;
 2583              		.loc 1 589 10 is_stmt 0 view .LVU731
 2584 0706 634B     		ldr	r3, .L179+52
 2585 0708 0022     		movs	r2, #0
 2586 070a 1A60     		str	r2, [r3]
 590:Src/main.c    **** 
 2587              		.loc 1 590 4 is_stmt 1 view .LVU732
 590:Src/main.c    **** 
 2588              		.loc 1 590 13 is_stmt 0 view .LVU733
 2589 070c 624B     		ldr	r3, .L179+56
 2590 070e 0020     		movs	r0, #0
 2591 0710 0021     		movs	r1, #0
 2592 0712 C3E90001 		strd	r0, [r3]
 593:Src/main.c    **** 					ttn_col(col_now);
 2593              		.loc 1 593 4 is_stmt 1 view .LVU734
 593:Src/main.c    **** 					ttn_col(col_now);
 2594              		.loc 1 593 15 is_stmt 0 view .LVU735
 2595 0716 554B     		ldr	r3, .L179+12
 2596 0718 0122     		movs	r2, #1
 2597 071a 1A60     		str	r2, [r3]
 593:Src/main.c    **** 					ttn_col(col_now);
 2598              		.loc 1 593 4 view .LVU736
 2599 071c 3EE0     		b	.L126
 2600              	.L128:
 596:Src/main.c    **** 					ttn_row(row_now);
 2601              		.loc 1 596 44 discriminator 2 view .LVU737
 2602 071e 0334     		adds	r4, r4, #3
 2603 0720 544B     		ldr	r3, .L179+20
 2604 0722 1C60     		str	r4, [r3]
 2605              	.L127:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 81


 596:Src/main.c    **** 					ttn_row(row_now);
 2606              		.loc 1 596 27 discriminator 1 view .LVU738
 2607 0724 5A4B     		ldr	r3, .L179+48
 2608 0726 1B88     		ldrh	r3, [r3]
 2609 0728 524A     		ldr	r2, .L179+20
 2610 072a 1068     		ldr	r0, [r2]
 596:Src/main.c    **** 					ttn_row(row_now);
 2611              		.loc 1 596 5 discriminator 1 view .LVU739
 2612 072c 8342     		cmp	r3, r0
 2613 072e 31DD     		ble	.L168
 597:Src/main.c    **** 					// Change pixel
 2614              		.loc 1 597 6 is_stmt 1 view .LVU740
 2615 0730 80B2     		uxth	r0, r0
 2616 0732 FFF7FEFF 		bl	ttn_row
 2617              	.LVL175:
 600:Src/main.c    **** 					ttn_ramwrite(vs);
 2618              		.loc 1 600 6 view .LVU741
 600:Src/main.c    **** 					ttn_ramwrite(vs);
 2619              		.loc 1 600 25 is_stmt 0 view .LVU742
 2620 0736 574C     		ldr	r4, .L179+52
 2621 0738 2368     		ldr	r3, [r4]
 2622 073a 584A     		ldr	r2, .L179+60
 2623 073c 32F81310 		ldrh	r1, [r2, r3, lsl #1]
 600:Src/main.c    **** 					ttn_ramwrite(vs);
 2624              		.loc 1 600 60 view .LVU743
 2625 0740 0133     		adds	r3, r3, #1
 600:Src/main.c    **** 					ttn_ramwrite(vs);
 2626              		.loc 1 600 54 view .LVU744
 2627 0742 32F81300 		ldrh	r0, [r2, r3, lsl #1]
 600:Src/main.c    **** 					ttn_ramwrite(vs);
 2628              		.loc 1 600 39 view .LVU745
 2629 0746 40EA0120 		orr	r0, r0, r1, lsl #8
 600:Src/main.c    **** 					ttn_ramwrite(vs);
 2630              		.loc 1 600 9 view .LVU746
 2631 074a 474B     		ldr	r3, .L179+8
 2632 074c 1860     		str	r0, [r3]
 601:Src/main.c    **** 					count+=2;
 2633              		.loc 1 601 6 is_stmt 1 view .LVU747
 2634 074e 80B2     		uxth	r0, r0
 2635 0750 FFF7FEFF 		bl	ttn_ramwrite
 2636              	.LVL176:
 602:Src/main.c    **** 
 2637              		.loc 1 602 6 view .LVU748
 602:Src/main.c    **** 
 2638              		.loc 1 602 11 is_stmt 0 view .LVU749
 2639 0754 2368     		ldr	r3, [r4]
 2640 0756 0233     		adds	r3, r3, #2
 2641 0758 2360     		str	r3, [r4]
 605:Src/main.c    **** 						temp_avg = temp_avg + vs;
 2642              		.loc 1 605 6 is_stmt 1 view .LVU750
 605:Src/main.c    **** 						temp_avg = temp_avg + vs;
 2643              		.loc 1 605 22 is_stmt 0 view .LVU751
 2644 075a 464B     		ldr	r3, .L179+20
 2645 075c 1C68     		ldr	r4, [r3]
 2646 075e A4F11C03 		sub	r3, r4, #28
 605:Src/main.c    **** 						temp_avg = temp_avg + vs;
 2647              		.loc 1 605 8 view .LVU752
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 82


 2648 0762 162B     		cmp	r3, #22
 2649 0764 DBD8     		bhi	.L128
 605:Src/main.c    **** 						temp_avg = temp_avg + vs;
 2650              		.loc 1 605 49 discriminator 1 view .LVU753
 2651 0766 414B     		ldr	r3, .L179+12
 2652 0768 1B68     		ldr	r3, [r3]
 605:Src/main.c    **** 						temp_avg = temp_avg + vs;
 2653              		.loc 1 605 38 discriminator 1 view .LVU754
 2654 076a 1E2B     		cmp	r3, #30
 2655 076c D7DD     		ble	.L128
 606:Src/main.c    **** 						if (nframe==1){
 2656              		.loc 1 606 7 is_stmt 1 view .LVU755
 606:Src/main.c    **** 						if (nframe==1){
 2657              		.loc 1 606 27 is_stmt 0 view .LVU756
 2658 076e 3E4B     		ldr	r3, .L179+8
 2659 0770 1E68     		ldr	r6, [r3]
 2660 0772 494D     		ldr	r5, .L179+56
 2661 0774 3046     		mov	r0, r6
 2662 0776 FFF7FEFF 		bl	__aeabi_i2d
 2663              	.LVL177:
 2664 077a D5E90023 		ldrd	r2, [r5]
 2665 077e FFF7FEFF 		bl	__aeabi_dadd
 2666              	.LVL178:
 606:Src/main.c    **** 						if (nframe==1){
 2667              		.loc 1 606 16 view .LVU757
 2668 0782 C5E90001 		strd	r0, [r5]
 607:Src/main.c    **** 							n_pixel_temp=vs;
 2669              		.loc 1 607 7 is_stmt 1 view .LVU758
 607:Src/main.c    **** 							n_pixel_temp=vs;
 2670              		.loc 1 607 17 is_stmt 0 view .LVU759
 2671 0786 464B     		ldr	r3, .L179+64
 2672 0788 1B68     		ldr	r3, [r3]
 607:Src/main.c    **** 							n_pixel_temp=vs;
 2673              		.loc 1 607 10 view .LVU760
 2674 078a 012B     		cmp	r3, #1
 2675 078c C7D1     		bne	.L128
 608:Src/main.c    **** 						}
 2676              		.loc 1 608 8 is_stmt 1 view .LVU761
 608:Src/main.c    **** 						}
 2677              		.loc 1 608 20 is_stmt 0 view .LVU762
 2678 078e 454B     		ldr	r3, .L179+68
 2679 0790 1E60     		str	r6, [r3]
 2680 0792 C4E7     		b	.L128
 2681              	.L168:
 593:Src/main.c    **** 					ttn_col(col_now);
 2682              		.loc 1 593 43 discriminator 2 view .LVU763
 2683 0794 354A     		ldr	r2, .L179+12
 2684 0796 1368     		ldr	r3, [r2]
 2685 0798 0333     		adds	r3, r3, #3
 2686 079a 1360     		str	r3, [r2]
 2687              	.L126:
 593:Src/main.c    **** 					ttn_col(col_now);
 2688              		.loc 1 593 26 discriminator 1 view .LVU764
 2689 079c 344B     		ldr	r3, .L179+16
 2690 079e 1B88     		ldrh	r3, [r3]
 2691 07a0 324A     		ldr	r2, .L179+12
 2692 07a2 1068     		ldr	r0, [r2]
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 83


 593:Src/main.c    **** 					ttn_col(col_now);
 2693              		.loc 1 593 4 discriminator 1 view .LVU765
 2694 07a4 8342     		cmp	r3, r0
 2695 07a6 06DD     		ble	.L169
 594:Src/main.c    **** 
 2696              		.loc 1 594 6 is_stmt 1 view .LVU766
 2697 07a8 80B2     		uxth	r0, r0
 2698 07aa FFF7FEFF 		bl	ttn_col
 2699              	.LVL179:
 596:Src/main.c    **** 					ttn_row(row_now);
 2700              		.loc 1 596 5 view .LVU767
 596:Src/main.c    **** 					ttn_row(row_now);
 2701              		.loc 1 596 16 is_stmt 0 view .LVU768
 2702 07ae 314B     		ldr	r3, .L179+20
 2703 07b0 0122     		movs	r2, #1
 2704 07b2 1A60     		str	r2, [r3]
 596:Src/main.c    **** 					ttn_row(row_now);
 2705              		.loc 1 596 5 view .LVU769
 2706 07b4 B6E7     		b	.L127
 2707              	.L169:
 615:Src/main.c    **** 			temp_avg_init = temp_avg;
 2708              		.loc 1 615 4 is_stmt 1 view .LVU770
 615:Src/main.c    **** 			temp_avg_init = temp_avg;
 2709              		.loc 1 615 23 is_stmt 0 view .LVU771
 2710 07b6 384C     		ldr	r4, .L179+56
 2711 07b8 0022     		movs	r2, #0
 2712 07ba 3B4B     		ldr	r3, .L179+72
 2713 07bc D4E90001 		ldrd	r0, [r4]
 2714 07c0 FFF7FEFF 		bl	__aeabi_ddiv
 2715              	.LVL180:
 615:Src/main.c    **** 			temp_avg_init = temp_avg;
 2716              		.loc 1 615 13 view .LVU772
 2717 07c4 C4E90001 		strd	r0, [r4]
 616:Src/main.c    **** 
 2718              		.loc 1 616 4 is_stmt 1 view .LVU773
 616:Src/main.c    **** 
 2719              		.loc 1 616 18 is_stmt 0 view .LVU774
 2720 07c8 384B     		ldr	r3, .L179+76
 2721 07ca C3E90001 		strd	r0, [r3]
 619:Src/main.c    **** 			// ACK and BT string end to Firefly
 2722              		.loc 1 619 4 is_stmt 1 view .LVU775
 619:Src/main.c    **** 			// ACK and BT string end to Firefly
 2723              		.loc 1 619 12 is_stmt 0 view .LVU776
 2724 07ce 0024     		movs	r4, #0
 2725 07d0 294B     		ldr	r3, .L179+24
 2726 07d2 1C60     		str	r4, [r3]
 621:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2727              		.loc 1 621 4 is_stmt 1 view .LVU777
 621:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2728              		.loc 1 621 14 is_stmt 0 view .LVU778
 2729 07d4 2949     		ldr	r1, .L179+28
 2730 07d6 6323     		movs	r3, #99
 2731 07d8 0B70     		strb	r3, [r1]
 622:Src/main.c    **** 
 2732              		.loc 1 622 4 is_stmt 1 view .LVU779
 2733 07da 0122     		movs	r2, #1
 2734 07dc 2848     		ldr	r0, .L179+32
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 84


 2735 07de FFF7FEFF 		bl	HAL_UART_Transmit_IT
 2736              	.LVL181:
 625:Src/main.c    **** 
 2737              		.loc 1 625 4 view .LVU780
 2738 07e2 284B     		ldr	r3, .L179+36
 2739 07e4 1868     		ldr	r0, [r3]
 2740 07e6 FFF7FEFF 		bl	pxe_ffy
 2741              	.LVL182:
 628:Src/main.c    **** 		break;
 2742              		.loc 1 628 4 view .LVU781
 2743 07ea 2246     		mov	r2, r4
 2744 07ec 4FF48071 		mov	r1, #256
 2745 07f0 2548     		ldr	r0, .L179+40
 2746 07f2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2747              	.LVL183:
 629:Src/main.c    **** 
 2748              		.loc 1 629 3 view .LVU782
 2749 07f6 61E4     		b	.L66
 2750              	.L69:
 634:Src/main.c    **** 
 2751              		.loc 1 634 4 view .LVU783
 2752 07f8 234C     		ldr	r4, .L179+40
 2753 07fa 0122     		movs	r2, #1
 2754 07fc 4FF48071 		mov	r1, #256
 2755 0800 2046     		mov	r0, r4
 2756 0802 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2757              	.LVL184:
 641:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2758              		.loc 1 641 4 view .LVU784
 641:Src/main.c    **** 			HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 2759              		.loc 1 641 14 is_stmt 0 view .LVU785
 2760 0806 1D49     		ldr	r1, .L179+28
 2761 0808 6623     		movs	r3, #102
 2762 080a 0B70     		strb	r3, [r1]
 642:Src/main.c    **** 			pxe_ffy(end);
 2763              		.loc 1 642 4 is_stmt 1 view .LVU786
 2764 080c 0122     		movs	r2, #1
 2765 080e 1C48     		ldr	r0, .L179+32
 2766 0810 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 2767              	.LVL185:
 643:Src/main.c    **** 			ttn_cmd = 0;
 2768              		.loc 1 643 4 view .LVU787
 2769 0814 1B4B     		ldr	r3, .L179+36
 2770 0816 1868     		ldr	r0, [r3]
 2771 0818 FFF7FEFF 		bl	pxe_ffy
 2772              	.LVL186:
 644:Src/main.c    **** 
 2773              		.loc 1 644 4 view .LVU788
 644:Src/main.c    **** 
 2774              		.loc 1 644 12 is_stmt 0 view .LVU789
 2775 081c 0022     		movs	r2, #0
 2776 081e 164B     		ldr	r3, .L179+24
 2777 0820 1A60     		str	r2, [r3]
 647:Src/main.c    **** 
 2778              		.loc 1 647 4 is_stmt 1 view .LVU790
 2779 0822 4FF48071 		mov	r1, #256
 2780 0826 2046     		mov	r0, r4
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 85


 2781 0828 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2782              	.LVL187:
 652:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, tempdac);
 2783              		.loc 1 652 4 view .LVU791
 652:Src/main.c    **** 			//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_8B_R, tempdac);
 2784              		.loc 1 652 12 is_stmt 0 view .LVU792
 2785 082c 204B     		ldr	r3, .L179+80
 2786 082e 4FF41672 		mov	r2, #600
 2787 0832 1A60     		str	r2, [r3]
 655:Src/main.c    **** 				// Turn off LED
 2788              		.loc 1 655 4 is_stmt 1 view .LVU793
 655:Src/main.c    **** 				// Turn off LED
 2789              		.loc 1 655 14 is_stmt 0 view .LVU794
 2790 0834 1F4B     		ldr	r3, .L179+84
 2791 0836 1B68     		ldr	r3, [r3]
 655:Src/main.c    **** 				// Turn off LED
 2792              		.loc 1 655 7 view .LVU795
 2793 0838 142B     		cmp	r3, #20
 2794 083a 0AD8     		bhi	.L170
 2795              	.L131:
 659:Src/main.c    **** 
 2796              		.loc 1 659 4 is_stmt 1 view .LVU796
 2797 083c 4FF4FA70 		mov	r0, #500
 2798 0840 FFF7FEFF 		bl	HAL_Delay
 2799              	.LVL188:
 2800              	.LDL1:
 661:Src/main.c    **** 
 2801              		.loc 1 661 11 view .LVU797
 2802 0844 0022     		movs	r2, #0
 2803 0846 4FF48071 		mov	r1, #256
 2804 084a 0F48     		ldr	r0, .L179+40
 2805 084c FFF7FEFF 		bl	HAL_GPIO_WritePin
 2806              	.LVL189:
 663:Src/main.c    **** 
 2807              		.loc 1 663 3 view .LVU798
 2808 0850 34E4     		b	.L66
 2809              	.L170:
 657:Src/main.c    **** 			}
 2810              		.loc 1 657 5 view .LVU799
 2811 0852 0022     		movs	r2, #0
 2812 0854 4FF48071 		mov	r1, #256
 2813 0858 2046     		mov	r0, r4
 2814 085a FFF7FEFF 		bl	HAL_GPIO_WritePin
 2815              	.LVL190:
 2816 085e EDE7     		b	.L131
 2817              	.L180:
 2818              		.align	2
 2819              	.L179:
 2820 0860 00000000 		.word	.LANCHOR9
 2821 0864 00000000 		.word	.LANCHOR20
 2822 0868 00000000 		.word	.LANCHOR8
 2823 086c 00000000 		.word	.LANCHOR11
 2824 0870 00000000 		.word	.LANCHOR17
 2825 0874 00000000 		.word	.LANCHOR12
 2826 0878 00000000 		.word	.LANCHOR6
 2827 087c 00000000 		.word	.LANCHOR0
 2828 0880 00000000 		.word	huart4
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 86


 2829 0884 00000000 		.word	.LANCHOR10
 2830 0888 00080048 		.word	1207961600
 2831 088c 00000000 		.word	.LANCHOR3
 2832 0890 00000000 		.word	.LANCHOR16
 2833 0894 00000000 		.word	.LANCHOR24
 2834 0898 00000000 		.word	.LANCHOR13
 2835 089c 00000000 		.word	tempfootprint
 2836 08a0 00000000 		.word	.LANCHOR14
 2837 08a4 00000000 		.word	.LANCHOR15
 2838 08a8 00005240 		.word	1079115776
 2839 08ac 00000000 		.word	.LANCHOR18
 2840 08b0 00000000 		.word	.LANCHOR25
 2841 08b4 00000000 		.word	.LANCHOR26
 2842              	.L67:
 668:Src/main.c    **** 
 2843              		.loc 1 668 4 view .LVU800
 668:Src/main.c    **** 
 2844              		.loc 1 668 17 is_stmt 0 view .LVU801
 2845 08b8 7B4C     		ldr	r4, .L181
 2846 08ba 0322     		movs	r2, #3
 2847 08bc 0023     		movs	r3, #0
 2848 08be D4E90001 		ldrd	r0, [r4]
 2849 08c2 FFF7FEFF 		bl	__aeabi_ldivmod
 2850              	.LVL191:
 2851 08c6 C4E90001 		strd	r0, [r4]
 670:Src/main.c    **** 				pid_true = 0;
 2852              		.loc 1 670 4 is_stmt 1 view .LVU802
 670:Src/main.c    **** 				pid_true = 0;
 2853              		.loc 1 670 19 is_stmt 0 view .LVU803
 2854 08ca 784B     		ldr	r3, .L181+4
 2855 08cc 1B68     		ldr	r3, [r3]
 670:Src/main.c    **** 				pid_true = 0;
 2856              		.loc 1 670 6 view .LVU804
 2857 08ce 012B     		cmp	r3, #1
 2858 08d0 00F24A81 		bhi	.L151
 671:Src/main.c    **** 			}
 2859              		.loc 1 671 5 is_stmt 1 view .LVU805
 671:Src/main.c    **** 			}
 2860              		.loc 1 671 14 is_stmt 0 view .LVU806
 2861 08d4 764B     		ldr	r3, .L181+8
 2862 08d6 0022     		movs	r2, #0
 2863 08d8 1A60     		str	r2, [r3]
 2864 08da 45E1     		b	.L151
 2865              	.L174:
 702:Src/main.c    **** 				}
 2866              		.loc 1 702 6 is_stmt 1 view .LVU807
 702:Src/main.c    **** 				}
 2867              		.loc 1 702 19 is_stmt 0 view .LVU808
 2868 08dc 754B     		ldr	r3, .L181+12
 2869 08de 0022     		movs	r2, #0
 2870 08e0 1A60     		str	r2, [r3]
 2871 08e2 59E1     		b	.L134
 2872              	.L141:
 721:Src/main.c    **** 										ttn_pxvo(vs);
 2873              		.loc 1 721 11 is_stmt 1 view .LVU809
 721:Src/main.c    **** 										ttn_pxvo(vs);
 2874              		.loc 1 721 13 is_stmt 0 view .LVU810
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 87


 2875 08e4 0130     		adds	r0, r0, #1
 2876 08e6 744B     		ldr	r3, .L181+16
 2877 08e8 1860     		str	r0, [r3]
 722:Src/main.c    **** 									}
 2878              		.loc 1 722 11 is_stmt 1 view .LVU811
 2879 08ea 80B2     		uxth	r0, r0
 2880 08ec FFF7FEFF 		bl	ttn_pxvo
 2881              	.LVL192:
 2882              	.L139:
 720:Src/main.c    **** 										vs++;
 2883              		.loc 1 720 26 is_stmt 0 view .LVU812
 2884 08f0 724B     		ldr	r3, .L181+20
 2885 08f2 1B88     		ldrh	r3, [r3]
 2886 08f4 724A     		ldr	r2, .L181+24
 2887 08f6 1288     		ldrh	r2, [r2]
 2888 08f8 9B1A     		subs	r3, r3, r2
 720:Src/main.c    **** 										vs++;
 2889              		.loc 1 720 20 view .LVU813
 2890 08fa 724A     		ldr	r2, .L181+28
 2891 08fc 1268     		ldr	r2, [r2]
 720:Src/main.c    **** 										vs++;
 2892              		.loc 1 720 15 view .LVU814
 2893 08fe 9342     		cmp	r3, r2
 2894 0900 04DD     		ble	.L140
 720:Src/main.c    **** 										vs++;
 2895              		.loc 1 720 37 discriminator 1 view .LVU815
 2896 0902 6D4B     		ldr	r3, .L181+16
 2897 0904 1868     		ldr	r0, [r3]
 720:Src/main.c    **** 										vs++;
 2898              		.loc 1 720 32 discriminator 1 view .LVU816
 2899 0906 B0F57F7F 		cmp	r0, #1020
 2900 090a EBDB     		blt	.L141
 2901              	.L140:
 725:Src/main.c    **** 								}
 2902              		.loc 1 725 10 is_stmt 1 view .LVU817
 725:Src/main.c    **** 								}
 2903              		.loc 1 725 12 is_stmt 0 view .LVU818
 2904 090c 6A4A     		ldr	r2, .L181+16
 2905 090e 1368     		ldr	r3, [r2]
 2906 0910 013B     		subs	r3, r3, #1
 2907 0912 1360     		str	r3, [r2]
 2908              	.L137:
 738:Src/main.c    **** 
 2909              		.loc 1 738 7 is_stmt 1 view .LVU819
 2910 0914 684B     		ldr	r3, .L181+16
 2911 0916 1888     		ldrh	r0, [r3]
 2912 0918 FFF7FEFF 		bl	ttn_ramwrite
 2913              	.LVL193:
 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 2914              		.loc 1 741 7 view .LVU820
 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 2915              		.loc 1 741 18 is_stmt 0 view .LVU821
 2916 091c 6A4B     		ldr	r3, .L181+32
 2917 091e 1A68     		ldr	r2, [r3]
 2918 0920 6A4B     		ldr	r3, .L181+36
 2919 0922 83FB0213 		smull	r1, r3, r3, r2
 2920 0926 A3EBE273 		sub	r3, r3, r2, asr #31
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 88


 2921 092a 03EB4303 		add	r3, r3, r3, lsl #1
 2922 092e D31A     		subs	r3, r2, r3
 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 2923              		.loc 1 741 9 view .LVU822
 2924 0930 012B     		cmp	r3, #1
 2925 0932 4DD0     		beq	.L171
 2926              	.L145:
 750:Src/main.c    **** 					}
 2927              		.loc 1 750 7 is_stmt 1 discriminator 2 view .LVU823
 2928 0934 604B     		ldr	r3, .L181+16
 2929 0936 1868     		ldr	r0, [r3]
 2930 0938 FFF7FEFF 		bl	pxe_ffy
 2931              	.LVL194:
 707:Src/main.c    **** 					ttn_row(row_now);
 2932              		.loc 1 707 45 is_stmt 0 discriminator 2 view .LVU824
 2933 093c 644A     		ldr	r2, .L181+40
 2934 093e 1368     		ldr	r3, [r2]
 2935 0940 0133     		adds	r3, r3, #1
 2936 0942 1360     		str	r3, [r2]
 2937              	.L136:
 707:Src/main.c    **** 					ttn_row(row_now);
 2938              		.loc 1 707 28 discriminator 1 view .LVU825
 2939 0944 634B     		ldr	r3, .L181+44
 2940 0946 1B88     		ldrh	r3, [r3]
 2941 0948 614A     		ldr	r2, .L181+40
 2942 094a 1068     		ldr	r0, [r2]
 707:Src/main.c    **** 					ttn_row(row_now);
 2943              		.loc 1 707 6 discriminator 1 view .LVU826
 2944 094c 8342     		cmp	r3, r0
 2945 094e 64DD     		ble	.L172
 708:Src/main.c    **** 						// Chemical px
 2946              		.loc 1 708 6 is_stmt 1 view .LVU827
 2947 0950 80B2     		uxth	r0, r0
 2948 0952 FFF7FEFF 		bl	ttn_row
 2949              	.LVL195:
 712:Src/main.c    **** 						vs = read;
 2950              		.loc 1 712 7 view .LVU828
 2951 0956 FFF7FEFF 		bl	ttn_ramread
 2952              	.LVL196:
 713:Src/main.c    **** 						// Intermediate calib Vs of active px
 2953              		.loc 1 713 7 view .LVU829
 713:Src/main.c    **** 						// Intermediate calib Vs of active px
 2954              		.loc 1 713 10 is_stmt 0 view .LVU830
 2955 095a 5A4B     		ldr	r3, .L181+28
 2956 095c 1868     		ldr	r0, [r3]
 2957 095e 564B     		ldr	r3, .L181+16
 2958 0960 1860     		str	r0, [r3]
 715:Src/main.c    **** 								ttn_pxvo(vs);
 2959              		.loc 1 715 7 is_stmt 1 view .LVU831
 715:Src/main.c    **** 								ttn_pxvo(vs);
 2960              		.loc 1 715 9 is_stmt 0 view .LVU832
 2961 0962 0028     		cmp	r0, #0
 2962 0964 D6D0     		beq	.L137
 715:Src/main.c    **** 								ttn_pxvo(vs);
 2963              		.loc 1 715 16 discriminator 1 view .LVU833
 2964 0966 40F2FF33 		movw	r3, #1023
 2965 096a 9842     		cmp	r0, r3
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 89


 2966 096c D2D0     		beq	.L137
 716:Src/main.c    **** 
 2967              		.loc 1 716 9 is_stmt 1 view .LVU834
 2968 096e 80B2     		uxth	r0, r0
 2969 0970 FFF7FEFF 		bl	ttn_pxvo
 2970              	.LVL197:
 718:Src/main.c    **** 
 2971              		.loc 1 718 9 view .LVU835
 718:Src/main.c    **** 
 2972              		.loc 1 718 22 is_stmt 0 view .LVU836
 2973 0974 514B     		ldr	r3, .L181+20
 2974 0976 1B88     		ldrh	r3, [r3]
 2975 0978 514A     		ldr	r2, .L181+24
 2976 097a 1188     		ldrh	r1, [r2]
 2977 097c 581A     		subs	r0, r3, r1
 718:Src/main.c    **** 
 2978              		.loc 1 718 16 view .LVU837
 2979 097e 514A     		ldr	r2, .L181+28
 2980 0980 1268     		ldr	r2, [r2]
 718:Src/main.c    **** 
 2981              		.loc 1 718 11 view .LVU838
 2982 0982 9042     		cmp	r0, r2
 2983 0984 04DD     		ble	.L138
 718:Src/main.c    **** 
 2984              		.loc 1 718 33 discriminator 1 view .LVU839
 2985 0986 4C48     		ldr	r0, .L181+16
 2986 0988 0068     		ldr	r0, [r0]
 718:Src/main.c    **** 
 2987              		.loc 1 718 28 discriminator 1 view .LVU840
 2988 098a B0F57F7F 		cmp	r0, #1020
 2989 098e AFDB     		blt	.L139
 2990              	.L138:
 727:Src/main.c    **** 
 2991              		.loc 1 727 14 is_stmt 1 view .LVU841
 727:Src/main.c    **** 
 2992              		.loc 1 727 27 is_stmt 0 view .LVU842
 2993 0990 0B44     		add	r3, r3, r1
 727:Src/main.c    **** 
 2994              		.loc 1 727 16 view .LVU843
 2995 0992 9A42     		cmp	r2, r3
 2996 0994 BEDD     		ble	.L137
 727:Src/main.c    **** 
 2997              		.loc 1 727 38 discriminator 1 view .LVU844
 2998 0996 484B     		ldr	r3, .L181+16
 2999 0998 1B68     		ldr	r3, [r3]
 727:Src/main.c    **** 
 3000              		.loc 1 727 33 discriminator 1 view .LVU845
 3001 099a 042B     		cmp	r3, #4
 3002 099c BADD     		ble	.L137
 3003              	.L142:
 729:Src/main.c    **** 										vs--;
 3004              		.loc 1 729 26 view .LVU846
 3005 099e 474B     		ldr	r3, .L181+20
 3006 09a0 1B88     		ldrh	r3, [r3]
 3007 09a2 474A     		ldr	r2, .L181+24
 3008 09a4 1288     		ldrh	r2, [r2]
 3009 09a6 1344     		add	r3, r3, r2
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 90


 729:Src/main.c    **** 										vs--;
 3010              		.loc 1 729 20 view .LVU847
 3011 09a8 464A     		ldr	r2, .L181+28
 3012 09aa 1268     		ldr	r2, [r2]
 729:Src/main.c    **** 										vs--;
 3013              		.loc 1 729 15 view .LVU848
 3014 09ac 9342     		cmp	r3, r2
 3015 09ae 0ADA     		bge	.L143
 729:Src/main.c    **** 										vs--;
 3016              		.loc 1 729 37 discriminator 1 view .LVU849
 3017 09b0 414B     		ldr	r3, .L181+16
 3018 09b2 1868     		ldr	r0, [r3]
 729:Src/main.c    **** 										vs--;
 3019              		.loc 1 729 32 discriminator 1 view .LVU850
 3020 09b4 0428     		cmp	r0, #4
 3021 09b6 06DD     		ble	.L143
 730:Src/main.c    **** 										ttn_pxvo(vs);
 3022              		.loc 1 730 11 is_stmt 1 view .LVU851
 730:Src/main.c    **** 										ttn_pxvo(vs);
 3023              		.loc 1 730 13 is_stmt 0 view .LVU852
 3024 09b8 0138     		subs	r0, r0, #1
 3025 09ba 3F4B     		ldr	r3, .L181+16
 3026 09bc 1860     		str	r0, [r3]
 731:Src/main.c    **** 									}
 3027              		.loc 1 731 11 is_stmt 1 view .LVU853
 3028 09be 80B2     		uxth	r0, r0
 3029 09c0 FFF7FEFF 		bl	ttn_pxvo
 3030              	.LVL198:
 3031 09c4 EBE7     		b	.L142
 3032              	.L143:
 733:Src/main.c    **** 								}
 3033              		.loc 1 733 10 view .LVU854
 733:Src/main.c    **** 								}
 3034              		.loc 1 733 12 is_stmt 0 view .LVU855
 3035 09c6 3C4A     		ldr	r2, .L181+16
 3036 09c8 1368     		ldr	r3, [r2]
 3037 09ca 0133     		adds	r3, r3, #1
 3038 09cc 1360     		str	r3, [r2]
 3039 09ce A1E7     		b	.L137
 3040              	.L171:
 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 3041              		.loc 1 741 36 discriminator 1 view .LVU856
 3042 09d0 3F4B     		ldr	r3, .L181+40
 3043 09d2 1968     		ldr	r1, [r3]
 3044 09d4 3D4B     		ldr	r3, .L181+36
 3045 09d6 83FB0103 		smull	r0, r3, r3, r1
 3046 09da A3EBE173 		sub	r3, r3, r1, asr #31
 3047 09de 03EB4303 		add	r3, r3, r3, lsl #1
 3048 09e2 CB1A     		subs	r3, r1, r3
 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 3049              		.loc 1 741 25 discriminator 1 view .LVU857
 3050 09e4 012B     		cmp	r3, #1
 3051 09e6 A5D1     		bne	.L145
 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 3052              		.loc 1 741 43 discriminator 2 view .LVU858
 3053 09e8 1B29     		cmp	r1, #27
 3054 09ea A3DD     		ble	.L145
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 91


 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 3055              		.loc 1 741 59 discriminator 3 view .LVU859
 3056 09ec 3229     		cmp	r1, #50
 3057 09ee A1DC     		bgt	.L145
 741:Src/main.c    **** 							temp_avg = temp_avg + vs;
 3058              		.loc 1 741 75 discriminator 4 view .LVU860
 3059 09f0 1E2A     		cmp	r2, #30
 3060 09f2 9FDD     		ble	.L145
 742:Src/main.c    **** 
 3061              		.loc 1 742 8 is_stmt 1 view .LVU861
 742:Src/main.c    **** 
 3062              		.loc 1 742 28 is_stmt 0 view .LVU862
 3063 09f4 304B     		ldr	r3, .L181+16
 3064 09f6 1D68     		ldr	r5, [r3]
 3065 09f8 374C     		ldr	r4, .L181+48
 3066 09fa 2846     		mov	r0, r5
 3067 09fc FFF7FEFF 		bl	__aeabi_i2d
 3068              	.LVL199:
 3069 0a00 D4E90023 		ldrd	r2, [r4]
 3070 0a04 FFF7FEFF 		bl	__aeabi_dadd
 3071              	.LVL200:
 742:Src/main.c    **** 
 3072              		.loc 1 742 17 view .LVU863
 3073 0a08 C4E90001 		strd	r0, [r4]
 744:Src/main.c    **** 								n_pixel_temp=vs;
 3074              		.loc 1 744 8 is_stmt 1 view .LVU864
 744:Src/main.c    **** 								n_pixel_temp=vs;
 3075              		.loc 1 744 18 is_stmt 0 view .LVU865
 3076 0a0c 274B     		ldr	r3, .L181+4
 3077 0a0e 1B68     		ldr	r3, [r3]
 744:Src/main.c    **** 								n_pixel_temp=vs;
 3078              		.loc 1 744 11 view .LVU866
 3079 0a10 012B     		cmp	r3, #1
 3080 0a12 8FD1     		bne	.L145
 745:Src/main.c    **** 							}
 3081              		.loc 1 745 9 is_stmt 1 view .LVU867
 745:Src/main.c    **** 							}
 3082              		.loc 1 745 21 is_stmt 0 view .LVU868
 3083 0a14 274B     		ldr	r3, .L181+12
 3084 0a16 1D60     		str	r5, [r3]
 3085 0a18 8CE7     		b	.L145
 3086              	.L172:
 704:Src/main.c    **** 					ttn_col(col_now);
 3087              		.loc 1 704 44 discriminator 2 view .LVU869
 3088 0a1a 2B4A     		ldr	r2, .L181+32
 3089 0a1c 1368     		ldr	r3, [r2]
 3090 0a1e 0133     		adds	r3, r3, #1
 3091 0a20 1360     		str	r3, [r2]
 3092              	.L135:
 704:Src/main.c    **** 					ttn_col(col_now);
 3093              		.loc 1 704 27 discriminator 1 view .LVU870
 3094 0a22 2E4B     		ldr	r3, .L181+52
 3095 0a24 1B88     		ldrh	r3, [r3]
 3096 0a26 284A     		ldr	r2, .L181+32
 3097 0a28 1068     		ldr	r0, [r2]
 704:Src/main.c    **** 					ttn_col(col_now);
 3098              		.loc 1 704 5 discriminator 1 view .LVU871
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 92


 3099 0a2a 8342     		cmp	r3, r0
 3100 0a2c 06DD     		ble	.L173
 705:Src/main.c    **** 
 3101              		.loc 1 705 6 is_stmt 1 view .LVU872
 3102 0a2e 80B2     		uxth	r0, r0
 3103 0a30 FFF7FEFF 		bl	ttn_col
 3104              	.LVL201:
 707:Src/main.c    **** 					ttn_row(row_now);
 3105              		.loc 1 707 6 view .LVU873
 707:Src/main.c    **** 					ttn_row(row_now);
 3106              		.loc 1 707 17 is_stmt 0 view .LVU874
 3107 0a34 264B     		ldr	r3, .L181+40
 3108 0a36 0022     		movs	r2, #0
 3109 0a38 1A60     		str	r2, [r3]
 707:Src/main.c    **** 					ttn_row(row_now);
 3110              		.loc 1 707 6 view .LVU875
 3111 0a3a 83E7     		b	.L136
 3112              	.L173:
 755:Src/main.c    **** 
 3113              		.loc 1 755 5 is_stmt 1 view .LVU876
 3114 0a3c 284B     		ldr	r3, .L181+56
 3115 0a3e 1868     		ldr	r0, [r3]
 3116 0a40 FFF7FEFF 		bl	pxe_ffy
 3117              	.LVL202:
 757:Src/main.c    **** 
 3118              		.loc 1 757 5 view .LVU877
 3119 0a44 0022     		movs	r2, #0
 3120 0a46 4FF48071 		mov	r1, #256
 3121 0a4a 2648     		ldr	r0, .L181+60
 3122 0a4c FFF7FEFF 		bl	HAL_GPIO_WritePin
 3123              	.LVL203:
 759:Src/main.c    **** 				temp_avg = temp_avg/72;
 3124              		.loc 1 759 5 view .LVU878
 759:Src/main.c    **** 				temp_avg = temp_avg/72;
 3125              		.loc 1 759 13 is_stmt 0 view .LVU879
 3126 0a50 254B     		ldr	r3, .L181+64
 3127 0a52 0022     		movs	r2, #0
 3128 0a54 1A60     		str	r2, [r3]
 760:Src/main.c    **** 				n_pixel_temp = temp_avg;
 3129              		.loc 1 760 5 is_stmt 1 view .LVU880
 760:Src/main.c    **** 				n_pixel_temp = temp_avg;
 3130              		.loc 1 760 24 is_stmt 0 view .LVU881
 3131 0a56 204E     		ldr	r6, .L181+48
 3132 0a58 0022     		movs	r2, #0
 3133 0a5a 244B     		ldr	r3, .L181+68
 3134 0a5c D6E90001 		ldrd	r0, [r6]
 3135 0a60 FFF7FEFF 		bl	__aeabi_ddiv
 3136              	.LVL204:
 3137 0a64 0446     		mov	r4, r0
 3138 0a66 0D46     		mov	r5, r1
 760:Src/main.c    **** 				n_pixel_temp = temp_avg;
 3139              		.loc 1 760 14 view .LVU882
 3140 0a68 C6E90045 		strd	r4, [r6]
 761:Src/main.c    **** 				pxe_ffy(temp_avg);
 3141              		.loc 1 761 5 is_stmt 1 view .LVU883
 761:Src/main.c    **** 				pxe_ffy(temp_avg);
 3142              		.loc 1 761 18 is_stmt 0 view .LVU884
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 93


 3143 0a6c FFF7FEFF 		bl	__aeabi_d2uiz
 3144              	.LVL205:
 3145 0a70 104B     		ldr	r3, .L181+12
 3146 0a72 1860     		str	r0, [r3]
 762:Src/main.c    **** 
 3147              		.loc 1 762 5 is_stmt 1 view .LVU885
 3148 0a74 2046     		mov	r0, r4
 3149 0a76 2946     		mov	r1, r5
 3150 0a78 FFF7FEFF 		bl	__aeabi_d2iz
 3151              	.LVL206:
 3152 0a7c FFF7FEFF 		bl	pxe_ffy
 3153              	.LVL207:
 765:Src/main.c    **** 
 3154              		.loc 1 765 5 view .LVU886
 3155 0a80 1B4B     		ldr	r3, .L181+72
 3156 0a82 1868     		ldr	r0, [r3]
 3157 0a84 FFF7FEFF 		bl	pxe_ffy
 3158              	.LVL208:
 767:Src/main.c    **** 
 3159              		.loc 1 767 5 view .LVU887
 767:Src/main.c    **** 
 3160              		.loc 1 767 15 is_stmt 0 view .LVU888
 3161 0a88 084B     		ldr	r3, .L181+4
 3162 0a8a 1C68     		ldr	r4, [r3]
 767:Src/main.c    **** 
 3163              		.loc 1 767 8 view .LVU889
 3164 0a8c 0A2C     		cmp	r4, #10
 3165 0a8e 68D9     		bls	.L148
 769:Src/main.c    **** 						// New DAC value
 3166              		.loc 1 769 6 is_stmt 1 view .LVU890
 769:Src/main.c    **** 						// New DAC value
 3167              		.loc 1 769 8 is_stmt 0 view .LVU891
 3168 0a90 3B2C     		cmp	r4, #59
 3169 0a92 63D9     		bls	.L149
 773:Src/main.c    **** 						// New DAC value
 3170              		.loc 1 773 11 is_stmt 1 view .LVU892
 773:Src/main.c    **** 						// New DAC value
 3171              		.loc 1 773 13 is_stmt 0 view .LVU893
 3172 0a94 C72C     		cmp	r4, #199
 3173 0a96 2FD8     		bhi	.L150
 775:Src/main.c    **** 
 3174              		.loc 1 775 7 is_stmt 1 view .LVU894
 777:Src/main.c    **** 							tempref_dyn = temp_avg;
 3175              		.loc 1 777 7 view .LVU895
 777:Src/main.c    **** 							tempref_dyn = temp_avg;
 3176              		.loc 1 777 10 is_stmt 0 view .LVU896
 3177 0a98 60D1     		bne	.L149
 778:Src/main.c    **** 						}
 3178              		.loc 1 778 8 is_stmt 1 view .LVU897
 778:Src/main.c    **** 						}
 3179              		.loc 1 778 20 is_stmt 0 view .LVU898
 3180 0a9a D6E90001 		ldrd	r0, [r6]
 3181 0a9e FFF7FEFF 		bl	__aeabi_d2iz
 3182              	.LVL209:
 3183 0aa2 144B     		ldr	r3, .L181+76
 3184 0aa4 1860     		str	r0, [r3]
 3185 0aa6 59E0     		b	.L149
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 94


 3186              	.L182:
 3187              		.align	2
 3188              	.L181:
 3189 0aa8 00000000 		.word	.LANCHOR27
 3190 0aac 00000000 		.word	.LANCHOR14
 3191 0ab0 00000000 		.word	.LANCHOR28
 3192 0ab4 00000000 		.word	.LANCHOR15
 3193 0ab8 00000000 		.word	.LANCHOR8
 3194 0abc 00000000 		.word	.LANCHOR9
 3195 0ac0 00000000 		.word	.LANCHOR20
 3196 0ac4 00000000 		.word	.LANCHOR3
 3197 0ac8 00000000 		.word	.LANCHOR11
 3198 0acc 56555555 		.word	1431655766
 3199 0ad0 00000000 		.word	.LANCHOR12
 3200 0ad4 00000000 		.word	.LANCHOR16
 3201 0ad8 00000000 		.word	.LANCHOR13
 3202 0adc 00000000 		.word	.LANCHOR17
 3203 0ae0 00000000 		.word	vref
 3204 0ae4 00080048 		.word	1207961600
 3205 0ae8 00000000 		.word	.LANCHOR29
 3206 0aec 00005240 		.word	1079115776
 3207 0af0 00000000 		.word	.LANCHOR10
 3208 0af4 00000000 		.word	.LANCHOR31
 3209              	.L150:
 783:Src/main.c    **** 
 3210              		.loc 1 783 7 is_stmt 1 view .LVU899
 783:Src/main.c    **** 
 3211              		.loc 1 783 28 is_stmt 0 view .LVU900
 3212 0af8 2E4B     		ldr	r3, .L183
 3213 0afa 1868     		ldr	r0, [r3]
 3214 0afc FFF7FEFF 		bl	__aeabi_i2d
 3215              	.LVL210:
 3216 0b00 2D4B     		ldr	r3, .L183+4
 3217 0b02 D3E90023 		ldrd	r2, [r3]
 3218 0b06 FFF7FEFF 		bl	__aeabi_dsub
 3219              	.LVL211:
 783:Src/main.c    **** 
 3220              		.loc 1 783 15 view .LVU901
 3221 0b0a FFF7FEFF 		bl	__aeabi_d2iz
 3222              	.LVL212:
 3223 0b0e 2B4B     		ldr	r3, .L183+8
 3224 0b10 1860     		str	r0, [r3]
 786:Src/main.c    **** 						//if(tempP>tempmax-temp0){tempP=tempmax-temp0;}
 3225              		.loc 1 786 7 is_stmt 1 view .LVU902
 786:Src/main.c    **** 						//if(tempP>tempmax-temp0){tempP=tempmax-temp0;}
 3226              		.loc 1 786 22 is_stmt 0 view .LVU903
 3227 0b12 2B4B     		ldr	r3, .L183+12
 3228 0b14 1B68     		ldr	r3, [r3]
 3229 0b16 03FB00F3 		mul	r3, r3, r0
 786:Src/main.c    **** 						//if(tempP>tempmax-temp0){tempP=tempmax-temp0;}
 3230              		.loc 1 786 13 view .LVU904
 3231 0b1a 2A4A     		ldr	r2, .L183+16
 3232 0b1c 1360     		str	r3, [r2]
 794:Src/main.c    **** 						//if(tempI>tempmax-temp0){tempI=tempmax-temp0;}
 3233              		.loc 1 794 7 is_stmt 1 view .LVU905
 794:Src/main.c    **** 						//if(tempI>tempmax-temp0){tempI=tempmax-temp0;}
 3234              		.loc 1 794 31 is_stmt 0 view .LVU906
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 95


 3235 0b1e 0246     		mov	r2, r0
 3236 0b20 C317     		asrs	r3, r0, #31
 3237 0b22 294F     		ldr	r7, .L183+20
 3238 0b24 3968     		ldr	r1, [r7]
 3239 0b26 7868     		ldr	r0, [r7, #4]
 3240 0b28 5618     		adds	r6, r2, r1
 3241 0b2a 43EB0000 		adc	r0, r3, r0
 794:Src/main.c    **** 						//if(tempI>tempmax-temp0){tempI=tempmax-temp0;}
 3242              		.loc 1 794 13 view .LVU907
 3243 0b2e 2749     		ldr	r1, .L183+24
 3244 0b30 0968     		ldr	r1, [r1]
 3245 0b32 06FB01F1 		mul	r1, r6, r1
 3246 0b36 264D     		ldr	r5, .L183+28
 3247 0b38 2960     		str	r1, [r5]
 799:Src/main.c    **** 						//if(tempD>tempmax-temp0){tempD=tempmax-temp0;}
 3248              		.loc 1 799 7 is_stmt 1 view .LVU908
 799:Src/main.c    **** 						//if(tempD>tempmax-temp0){tempD=tempmax-temp0;}
 3249              		.loc 1 799 30 is_stmt 0 view .LVU909
 3250 0b3a 264D     		ldr	r5, .L183+32
 3251 0b3c 2968     		ldr	r1, [r5]
 3252 0b3e 511A     		subs	r1, r2, r1
 799:Src/main.c    **** 						//if(tempD>tempmax-temp0){tempD=tempmax-temp0;}
 3253              		.loc 1 799 13 view .LVU910
 3254 0b40 DFF8ACC0 		ldr	ip, .L183+60
 3255 0b44 DCF800C0 		ldr	ip, [ip]
 3256 0b48 01FB0CF1 		mul	r1, r1, ip
 3257 0b4c DFF8A4C0 		ldr	ip, .L183+64
 3258 0b50 CCF80010 		str	r1, [ip]
 804:Src/main.c    **** 						if(tempdac>tempmax){tempdac=tempmax;}
 3259              		.loc 1 804 7 is_stmt 1 view .LVU911
 805:Src/main.c    **** 						else if(tempdac<tempmin){tempdac=tempmin;}
 3260              		.loc 1 805 7 view .LVU912
 807:Src/main.c    **** 						temperr_prevD = temperr;
 3261              		.loc 1 807 7 view .LVU913
 807:Src/main.c    **** 						temperr_prevD = temperr;
 3262              		.loc 1 807 20 is_stmt 0 view .LVU914
 3263 0b54 3E60     		str	r6, [r7]
 3264 0b56 7860     		str	r0, [r7, #4]
 808:Src/main.c    **** 
 3265              		.loc 1 808 7 is_stmt 1 view .LVU915
 808:Src/main.c    **** 
 3266              		.loc 1 808 21 is_stmt 0 view .LVU916
 3267 0b58 C5E90023 		strd	r2, [r5]
 3268              	.L149:
 812:Src/main.c    **** 
 3269              		.loc 1 812 6 is_stmt 1 view .LVU917
 812:Src/main.c    **** 
 3270              		.loc 1 812 13 is_stmt 0 view .LVU918
 3271 0b5c 1E4B     		ldr	r3, .L183+36
 3272 0b5e 0022     		movs	r2, #0
 3273 0b60 1A60     		str	r2, [r3]
 3274              	.L148:
 818:Src/main.c    **** 			}
 3275              		.loc 1 818 5 is_stmt 1 view .LVU919
 818:Src/main.c    **** 			}
 3276              		.loc 1 818 11 is_stmt 0 view .LVU920
 3277 0b62 0134     		adds	r4, r4, #1
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 96


 3278 0b64 1D4B     		ldr	r3, .L183+40
 3279 0b66 1C60     		str	r4, [r3]
 3280              	.L151:
 679:Src/main.c    **** 				if(ttn_cmd==0){
 3281              		.loc 1 679 18 view .LVU921
 3282 0b68 1D4B     		ldr	r3, .L183+44
 3283 0b6a 1B68     		ldr	r3, [r3]
 679:Src/main.c    **** 				if(ttn_cmd==0){
 3284              		.loc 1 679 9 view .LVU922
 3285 0b6c 072B     		cmp	r3, #7
 3286 0b6e 17D1     		bne	.L133
 680:Src/main.c    **** 					break;
 3287              		.loc 1 680 5 is_stmt 1 view .LVU923
 680:Src/main.c    **** 					break;
 3288              		.loc 1 680 7 is_stmt 0 view .LVU924
 3289 0b70 B3B1     		cbz	r3, .L133
 683:Src/main.c    **** 
 3290              		.loc 1 683 5 is_stmt 1 view .LVU925
 3291 0b72 0122     		movs	r2, #1
 3292 0b74 4FF48071 		mov	r1, #256
 3293 0b78 1A48     		ldr	r0, .L183+48
 3294 0b7a FFF7FEFF 		bl	HAL_GPIO_WritePin
 3295              	.LVL213:
 686:Src/main.c    **** 					if (vref<900) {
 3296              		.loc 1 686 5 view .LVU926
 686:Src/main.c    **** 					if (vref<900) {
 3297              		.loc 1 686 32 is_stmt 0 view .LVU927
 3298 0b7e 174B     		ldr	r3, .L183+40
 3299 0b80 1B68     		ldr	r3, [r3]
 696:Src/main.c    **** 
 3300              		.loc 1 696 5 is_stmt 1 view .LVU928
 698:Src/main.c    **** 
 3301              		.loc 1 698 5 view .LVU929
 698:Src/main.c    **** 
 3302              		.loc 1 698 11 is_stmt 0 view .LVU930
 3303 0b82 194A     		ldr	r2, .L183+52
 3304 0b84 0021     		movs	r1, #0
 3305 0b86 1160     		str	r1, [r2]
 700:Src/main.c    **** 				if (nframe==1){
 3306              		.loc 1 700 5 is_stmt 1 view .LVU931
 700:Src/main.c    **** 				if (nframe==1){
 3307              		.loc 1 700 14 is_stmt 0 view .LVU932
 3308 0b88 0B4A     		ldr	r2, .L183+4
 3309 0b8a 0020     		movs	r0, #0
 3310 0b8c 0021     		movs	r1, #0
 3311 0b8e C2E90001 		strd	r0, [r2]
 701:Src/main.c    **** 					n_pixel_temp = 0;
 3312              		.loc 1 701 5 is_stmt 1 view .LVU933
 701:Src/main.c    **** 					n_pixel_temp = 0;
 3313              		.loc 1 701 8 is_stmt 0 view .LVU934
 3314 0b92 012B     		cmp	r3, #1
 3315 0b94 3FF4A2AE 		beq	.L174
 3316              	.L134:
 704:Src/main.c    **** 					ttn_col(col_now);
 3317              		.loc 1 704 5 is_stmt 1 view .LVU935
 704:Src/main.c    **** 					ttn_col(col_now);
 3318              		.loc 1 704 16 is_stmt 0 view .LVU936
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 97


 3319 0b98 144B     		ldr	r3, .L183+56
 3320 0b9a 0022     		movs	r2, #0
 3321 0b9c 1A60     		str	r2, [r3]
 704:Src/main.c    **** 					ttn_col(col_now);
 3322              		.loc 1 704 5 view .LVU937
 3323 0b9e 40E7     		b	.L135
 3324              	.L133:
 822:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);		// Turn off LED
 3325              		.loc 1 822 4 is_stmt 1 view .LVU938
 822:Src/main.c    **** 			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);		// Turn off LED
 3326              		.loc 1 822 12 is_stmt 0 view .LVU939
 3327 0ba0 0022     		movs	r2, #0
 3328 0ba2 0F4B     		ldr	r3, .L183+44
 3329 0ba4 1A60     		str	r2, [r3]
 823:Src/main.c    **** 
 3330              		.loc 1 823 4 is_stmt 1 view .LVU940
 3331 0ba6 4FF48071 		mov	r1, #256
 3332 0baa 0E48     		ldr	r0, .L183+48
 3333 0bac FFF7FEFF 		bl	HAL_GPIO_WritePin
 3334              	.LVL214:
 825:Src/main.c    **** 	  }
 3335              		.loc 1 825 3 view .LVU941
 3336 0bb0 FFF784BA 		b	.L66
 3337              	.L184:
 3338              		.align	2
 3339              	.L183:
 3340 0bb4 00000000 		.word	.LANCHOR31
 3341 0bb8 00000000 		.word	.LANCHOR13
 3342 0bbc 00000000 		.word	.LANCHOR32
 3343 0bc0 00000000 		.word	.LANCHOR33
 3344 0bc4 00000000 		.word	.LANCHOR34
 3345 0bc8 00000000 		.word	.LANCHOR27
 3346 0bcc 00000000 		.word	.LANCHOR36
 3347 0bd0 00000000 		.word	.LANCHOR35
 3348 0bd4 00000000 		.word	.LANCHOR37
 3349 0bd8 00000000 		.word	.LANCHOR25
 3350 0bdc 00000000 		.word	.LANCHOR14
 3351 0be0 00000000 		.word	.LANCHOR6
 3352 0be4 00080048 		.word	1207961600
 3353 0be8 00000000 		.word	.LANCHOR24
 3354 0bec 00000000 		.word	.LANCHOR11
 3355 0bf0 00000000 		.word	.LANCHOR38
 3356 0bf4 00000000 		.word	.LANCHOR39
 3357              	.LBE9:
 3358              		.cfi_endproc
 3359              	.LFE126:
 3361              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 3362              		.align	1
 3363              		.global	HAL_UART_RxCpltCallback
 3364              		.syntax unified
 3365              		.thumb
 3366              		.thumb_func
 3367              		.fpu fpv4-sp-d16
 3369              	HAL_UART_RxCpltCallback:
 3370              	.LVL215:
 3371              	.LFB143:
1279:Src/main.c    **** 
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 98


1280:Src/main.c    **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 3372              		.loc 1 1280 56 view -0
 3373              		.cfi_startproc
 3374              		@ args = 0, pretend = 0, frame = 0
 3375              		@ frame_needed = 0, uses_anonymous_args = 0
 3376              		.loc 1 1280 56 is_stmt 0 view .LVU943
 3377 0000 08B5     		push	{r3, lr}
 3378              	.LCFI25:
 3379              		.cfi_def_cfa_offset 8
 3380              		.cfi_offset 3, -8
 3381              		.cfi_offset 14, -4
1281:Src/main.c    **** 	/*if(buffrx[0] == 'a'){
1282:Src/main.c    **** 		HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
1283:Src/main.c    **** 	}
1284:Src/main.c    **** 	if(buffrx[0] == 'b'){
1285:Src/main.c    **** 		HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
1286:Src/main.c    **** 	}
1287:Src/main.c    **** 	HAL_UART_Receive_IT(&huart4, buffrx, 1);*/
1288:Src/main.c    **** 
1289:Src/main.c    **** 	//LATBbits.LATB2 = 1;		// Turn on LED
1290:Src/main.c    **** 	/*if (U1STAbits.OERR == 1) // Clear RX overrun flag
1291:Src/main.c    **** 	{
1292:Src/main.c    **** 		U1STAbits.OERR = 0;
1293:Src/main.c    **** 	}
1294:Src/main.c    **** 	else
1295:Src/main.c    **** 	{
1296:Src/main.c    **** 			while(U1STAbits.URXDA)
1297:Src/main.c    **** 		{*/
1298:Src/main.c    **** 			if(ttn_cmd == 0){
 3382              		.loc 1 1298 4 is_stmt 1 view .LVU944
 3383              		.loc 1 1298 15 is_stmt 0 view .LVU945
 3384 0002 4F4B     		ldr	r3, .L209
 3385 0004 1B68     		ldr	r3, [r3]
 3386              		.loc 1 1298 6 view .LVU946
 3387 0006 002B     		cmp	r3, #0
 3388 0008 44D1     		bne	.L186
1299:Src/main.c    **** 				btrx = buffrx[0];
 3389              		.loc 1 1299 5 is_stmt 1 view .LVU947
 3390              		.loc 1 1299 18 is_stmt 0 view .LVU948
 3391 000a 4E4B     		ldr	r3, .L209+4
 3392 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3393              		.loc 1 1299 10 view .LVU949
 3394 000e 4E4A     		ldr	r2, .L209+8
 3395 0010 1370     		strb	r3, [r2]
1300:Src/main.c    **** 				switch(btrx){
 3396              		.loc 1 1300 5 is_stmt 1 view .LVU950
 3397 0012 433B     		subs	r3, r3, #67
 3398 0014 142B     		cmp	r3, #20
 3399 0016 45D8     		bhi	.L187
 3400 0018 DFE803F0 		tbb	[pc, r3]
 3401              	.L189:
 3402 001c 38       		.byte	(.L196-.L189)/2
 3403 001d 44       		.byte	(.L187-.L189)/2
 3404 001e 44       		.byte	(.L187-.L189)/2
 3405 001f 44       		.byte	(.L187-.L189)/2
 3406 0020 44       		.byte	(.L187-.L189)/2
 3407 0021 44       		.byte	(.L187-.L189)/2
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 99


 3408 0022 44       		.byte	(.L187-.L189)/2
 3409 0023 44       		.byte	(.L187-.L189)/2
 3410 0024 44       		.byte	(.L187-.L189)/2
 3411 0025 44       		.byte	(.L187-.L189)/2
 3412 0026 44       		.byte	(.L187-.L189)/2
 3413 0027 44       		.byte	(.L187-.L189)/2
 3414 0028 44       		.byte	(.L187-.L189)/2
 3415 0029 44       		.byte	(.L187-.L189)/2
 3416 002a 0B       		.byte	(.L195-.L189)/2
 3417 002b 0F       		.byte	(.L194-.L189)/2
 3418 002c 1B       		.byte	(.L193-.L189)/2
 3419 002d 13       		.byte	(.L192-.L189)/2
 3420 002e 17       		.byte	(.L191-.L189)/2
 3421 002f 2D       		.byte	(.L190-.L189)/2
 3422 0030 34       		.byte	(.L188-.L189)/2
 3423 0031 00       		.p2align 1
 3424              	.L195:
1301:Src/main.c    **** 					case 'Q': ttn_cmd = 1;
 3425              		.loc 1 1301 16 view .LVU951
 3426              		.loc 1 1301 24 is_stmt 0 view .LVU952
 3427 0032 434B     		ldr	r3, .L209
 3428 0034 0122     		movs	r2, #1
 3429 0036 1A60     		str	r2, [r3]
1302:Src/main.c    **** 					break;
 3430              		.loc 1 1302 6 is_stmt 1 view .LVU953
 3431 0038 34E0     		b	.L187
 3432              	.L194:
1303:Src/main.c    **** 					case 'R': ttn_cmd = 2;
 3433              		.loc 1 1303 16 view .LVU954
 3434              		.loc 1 1303 24 is_stmt 0 view .LVU955
 3435 003a 414B     		ldr	r3, .L209
 3436 003c 0222     		movs	r2, #2
 3437 003e 1A60     		str	r2, [r3]
1304:Src/main.c    **** 					break;
 3438              		.loc 1 1304 6 is_stmt 1 view .LVU956
 3439 0040 30E0     		b	.L187
 3440              	.L192:
1305:Src/main.c    **** 					case 'T': ttn_cmd = 3;
 3441              		.loc 1 1305 16 view .LVU957
 3442              		.loc 1 1305 24 is_stmt 0 view .LVU958
 3443 0042 3F4B     		ldr	r3, .L209
 3444 0044 0322     		movs	r2, #3
 3445 0046 1A60     		str	r2, [r3]
1306:Src/main.c    **** 					break;
 3446              		.loc 1 1306 6 is_stmt 1 view .LVU959
 3447 0048 2CE0     		b	.L187
 3448              	.L191:
1307:Src/main.c    **** 					case 'U': ttn_cmd = 4;
 3449              		.loc 1 1307 16 view .LVU960
 3450              		.loc 1 1307 24 is_stmt 0 view .LVU961
 3451 004a 3D4B     		ldr	r3, .L209
 3452 004c 0422     		movs	r2, #4
 3453 004e 1A60     		str	r2, [r3]
1308:Src/main.c    **** 					break;
 3454              		.loc 1 1308 6 is_stmt 1 view .LVU962
 3455 0050 28E0     		b	.L187
 3456              	.L193:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 100


1309:Src/main.c    **** 					case 'S': count = 0;
 3457              		.loc 1 1309 16 view .LVU963
 3458              		.loc 1 1309 22 is_stmt 0 view .LVU964
 3459 0052 3E4B     		ldr	r3, .L209+12
 3460 0054 0022     		movs	r2, #0
 3461 0056 1A60     		str	r2, [r3]
1310:Src/main.c    **** 								bufftx[0] = 's';
 3462              		.loc 1 1310 9 is_stmt 1 view .LVU965
 3463              		.loc 1 1310 19 is_stmt 0 view .LVU966
 3464 0058 3D49     		ldr	r1, .L209+16
 3465 005a 7323     		movs	r3, #115
 3466 005c 0B70     		strb	r3, [r1]
1311:Src/main.c    **** 								HAL_UART_Transmit_IT(&huart4, bufftx, 1);
 3467              		.loc 1 1311 9 is_stmt 1 view .LVU967
 3468 005e 0122     		movs	r2, #1
 3469 0060 3C48     		ldr	r0, .L209+20
 3470              	.LVL216:
 3471              		.loc 1 1311 9 is_stmt 0 view .LVU968
 3472 0062 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 3473              	.LVL217:
1312:Src/main.c    **** 								pxe_ffy(end);
 3474              		.loc 1 1312 9 is_stmt 1 view .LVU969
 3475 0066 3C4B     		ldr	r3, .L209+24
 3476 0068 1868     		ldr	r0, [r3]
 3477 006a FFF7FEFF 		bl	pxe_ffy
 3478              	.LVL218:
1313:Src/main.c    **** 								ttn_cmd = 9;
 3479              		.loc 1 1313 9 view .LVU970
 3480              		.loc 1 1313 17 is_stmt 0 view .LVU971
 3481 006e 344B     		ldr	r3, .L209
 3482 0070 0922     		movs	r2, #9
 3483 0072 1A60     		str	r2, [r3]
1314:Src/main.c    **** 					break;
 3484              		.loc 1 1314 6 is_stmt 1 view .LVU972
 3485 0074 16E0     		b	.L187
 3486              	.LVL219:
 3487              	.L190:
1315:Src/main.c    **** 					case 'V': count = 0;
 3488              		.loc 1 1315 16 view .LVU973
 3489              		.loc 1 1315 22 is_stmt 0 view .LVU974
 3490 0076 354B     		ldr	r3, .L209+12
 3491 0078 0022     		movs	r2, #0
 3492 007a 1A60     		str	r2, [r3]
1316:Src/main.c    **** 								ttn_cmd = 10;
 3493              		.loc 1 1316 9 is_stmt 1 view .LVU975
 3494              		.loc 1 1316 17 is_stmt 0 view .LVU976
 3495 007c 304B     		ldr	r3, .L209
 3496 007e 0A22     		movs	r2, #10
 3497 0080 1A60     		str	r2, [r3]
1317:Src/main.c    **** 					break;
 3498              		.loc 1 1317 6 is_stmt 1 view .LVU977
 3499 0082 0FE0     		b	.L187
 3500              	.L188:
1318:Src/main.c    **** 					case 'W': ttn_cmd = 7;
 3501              		.loc 1 1318 16 view .LVU978
 3502              		.loc 1 1318 24 is_stmt 0 view .LVU979
 3503 0084 2E4B     		ldr	r3, .L209
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 101


 3504 0086 0722     		movs	r2, #7
 3505 0088 1A60     		str	r2, [r3]
1319:Src/main.c    **** 					break;
 3506              		.loc 1 1319 6 is_stmt 1 view .LVU980
 3507 008a 0BE0     		b	.L187
 3508              	.L196:
1320:Src/main.c    **** 					case 'C': ttn_cmd = 8;
 3509              		.loc 1 1320 16 view .LVU981
 3510              		.loc 1 1320 24 is_stmt 0 view .LVU982
 3511 008c 2C4B     		ldr	r3, .L209
 3512 008e 0822     		movs	r2, #8
 3513 0090 1A60     		str	r2, [r3]
1321:Src/main.c    **** 					break;
 3514              		.loc 1 1321 6 is_stmt 1 view .LVU983
 3515 0092 07E0     		b	.L187
 3516              	.L186:
1322:Src/main.c    **** 					}
1323:Src/main.c    **** 			}
1324:Src/main.c    **** 			else if(ttn_cmd == 6){
 3517              		.loc 1 1324 9 view .LVU984
 3518              		.loc 1 1324 11 is_stmt 0 view .LVU985
 3519 0094 062B     		cmp	r3, #6
 3520 0096 0BD0     		beq	.L203
1325:Src/main.c    **** 				btrx = buffrx[0];
1326:Src/main.c    **** 				if(btrx == 'W'){
1327:Src/main.c    **** 					ttn_cmd = 7;
1328:Src/main.c    **** 				}
1329:Src/main.c    **** 				else if(btrx == 'C'){
1330:Src/main.c    **** 					ttn_cmd = 8;
1331:Src/main.c    **** 				}
1332:Src/main.c    **** 			}
1333:Src/main.c    **** 			else if(ttn_cmd == 7){
 3521              		.loc 1 1333 9 is_stmt 1 view .LVU986
 3522              		.loc 1 1333 11 is_stmt 0 view .LVU987
 3523 0098 072B     		cmp	r3, #7
 3524 009a 19D0     		beq	.L204
1334:Src/main.c    **** 				btrx = buffrx[0];
1335:Src/main.c    **** 				if(btrx == 'X'){
1336:Src/main.c    **** 					ttn_cmd = 0;
1337:Src/main.c    **** 				}
1338:Src/main.c    **** 			}
1339:Src/main.c    **** 			else if(ttn_cmd == 9){
 3525              		.loc 1 1339 9 is_stmt 1 view .LVU988
 3526              		.loc 1 1339 11 is_stmt 0 view .LVU989
 3527 009c 092B     		cmp	r3, #9
 3528 009e 21D0     		beq	.L205
1340:Src/main.c    **** 				btrx = buffrx[0];
1341:Src/main.c    **** 				if(btrx == 0xFF){
1342:Src/main.c    **** 					ttn_cmd = 0;
1343:Src/main.c    **** 				}
1344:Src/main.c    **** 				else{
1345:Src/main.c    **** 					tempfootprint[count] = btrx;
1346:Src/main.c    **** 					count++;
1347:Src/main.c    **** 					if(count == 988){
1348:Src/main.c    **** 						count = 0;
1349:Src/main.c    **** 						ttn_cmd = 5;
1350:Src/main.c    **** 					}
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 102


1351:Src/main.c    **** 				}
1352:Src/main.c    **** 			}
1353:Src/main.c    **** 			else if(ttn_cmd == 10){
 3529              		.loc 1 1353 9 is_stmt 1 view .LVU990
 3530              		.loc 1 1353 11 is_stmt 0 view .LVU991
 3531 00a0 0A2B     		cmp	r3, #10
 3532 00a2 39D0     		beq	.L206
 3533              	.LVL220:
 3534              	.L187:
1354:Src/main.c    **** 				btrx = buffrx[0];
1355:Src/main.c    **** 				tau63[count] = btrx;
1356:Src/main.c    **** 				count++;
1357:Src/main.c    **** 				if(count == 2){
1358:Src/main.c    **** 					count = 0;
1359:Src/main.c    **** 					ttn_cmd = 6;
1360:Src/main.c    **** 				}
1361:Src/main.c    **** 			}
1362:Src/main.c    **** 			HAL_UART_Receive_IT(&huart4, buffrx, 1);
 3535              		.loc 1 1362 4 is_stmt 1 view .LVU992
 3536 00a4 0122     		movs	r2, #1
 3537 00a6 2749     		ldr	r1, .L209+4
 3538 00a8 2A48     		ldr	r0, .L209+20
 3539 00aa FFF7FEFF 		bl	HAL_UART_Receive_IT
 3540              	.LVL221:
1363:Src/main.c    **** //	LATBbits.LATB2 = 0;		// Turn off LED
1364:Src/main.c    **** 	//IFS0bits.U1RXIF = 0;
1365:Src/main.c    **** }
 3541              		.loc 1 1365 1 is_stmt 0 view .LVU993
 3542 00ae 08BD     		pop	{r3, pc}
 3543              	.LVL222:
 3544              	.L203:
1325:Src/main.c    **** 				if(btrx == 'W'){
 3545              		.loc 1 1325 5 is_stmt 1 view .LVU994
1325:Src/main.c    **** 				if(btrx == 'W'){
 3546              		.loc 1 1325 18 is_stmt 0 view .LVU995
 3547 00b0 244B     		ldr	r3, .L209+4
 3548 00b2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1325:Src/main.c    **** 				if(btrx == 'W'){
 3549              		.loc 1 1325 10 view .LVU996
 3550 00b4 244A     		ldr	r2, .L209+8
 3551 00b6 1370     		strb	r3, [r2]
1326:Src/main.c    **** 					ttn_cmd = 7;
 3552              		.loc 1 1326 5 is_stmt 1 view .LVU997
1326:Src/main.c    **** 					ttn_cmd = 7;
 3553              		.loc 1 1326 7 is_stmt 0 view .LVU998
 3554 00b8 572B     		cmp	r3, #87
 3555 00ba 05D0     		beq	.L207
1329:Src/main.c    **** 					ttn_cmd = 8;
 3556              		.loc 1 1329 10 is_stmt 1 view .LVU999
1329:Src/main.c    **** 					ttn_cmd = 8;
 3557              		.loc 1 1329 12 is_stmt 0 view .LVU1000
 3558 00bc 432B     		cmp	r3, #67
 3559 00be F1D1     		bne	.L187
1330:Src/main.c    **** 				}
 3560              		.loc 1 1330 6 is_stmt 1 view .LVU1001
1330:Src/main.c    **** 				}
 3561              		.loc 1 1330 14 is_stmt 0 view .LVU1002
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 103


 3562 00c0 1F4B     		ldr	r3, .L209
 3563 00c2 0822     		movs	r2, #8
 3564 00c4 1A60     		str	r2, [r3]
 3565 00c6 EDE7     		b	.L187
 3566              	.L207:
1327:Src/main.c    **** 				}
 3567              		.loc 1 1327 6 is_stmt 1 view .LVU1003
1327:Src/main.c    **** 				}
 3568              		.loc 1 1327 14 is_stmt 0 view .LVU1004
 3569 00c8 1D4B     		ldr	r3, .L209
 3570 00ca 0722     		movs	r2, #7
 3571 00cc 1A60     		str	r2, [r3]
 3572 00ce E9E7     		b	.L187
 3573              	.L204:
1334:Src/main.c    **** 				if(btrx == 'X'){
 3574              		.loc 1 1334 5 is_stmt 1 view .LVU1005
1334:Src/main.c    **** 				if(btrx == 'X'){
 3575              		.loc 1 1334 18 is_stmt 0 view .LVU1006
 3576 00d0 1C4B     		ldr	r3, .L209+4
 3577 00d2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1334:Src/main.c    **** 				if(btrx == 'X'){
 3578              		.loc 1 1334 10 view .LVU1007
 3579 00d4 1C4A     		ldr	r2, .L209+8
 3580 00d6 1370     		strb	r3, [r2]
1335:Src/main.c    **** 					ttn_cmd = 0;
 3581              		.loc 1 1335 5 is_stmt 1 view .LVU1008
1335:Src/main.c    **** 					ttn_cmd = 0;
 3582              		.loc 1 1335 7 is_stmt 0 view .LVU1009
 3583 00d8 582B     		cmp	r3, #88
 3584 00da E3D1     		bne	.L187
1336:Src/main.c    **** 				}
 3585              		.loc 1 1336 6 is_stmt 1 view .LVU1010
1336:Src/main.c    **** 				}
 3586              		.loc 1 1336 14 is_stmt 0 view .LVU1011
 3587 00dc 184B     		ldr	r3, .L209
 3588 00de 0022     		movs	r2, #0
 3589 00e0 1A60     		str	r2, [r3]
 3590 00e2 DFE7     		b	.L187
 3591              	.L205:
1340:Src/main.c    **** 				if(btrx == 0xFF){
 3592              		.loc 1 1340 5 is_stmt 1 view .LVU1012
1340:Src/main.c    **** 				if(btrx == 0xFF){
 3593              		.loc 1 1340 18 is_stmt 0 view .LVU1013
 3594 00e4 174B     		ldr	r3, .L209+4
 3595 00e6 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
1340:Src/main.c    **** 				if(btrx == 0xFF){
 3596              		.loc 1 1340 10 view .LVU1014
 3597 00e8 174B     		ldr	r3, .L209+8
 3598 00ea 1A70     		strb	r2, [r3]
1341:Src/main.c    **** 					ttn_cmd = 0;
 3599              		.loc 1 1341 5 is_stmt 1 view .LVU1015
1341:Src/main.c    **** 					ttn_cmd = 0;
 3600              		.loc 1 1341 7 is_stmt 0 view .LVU1016
 3601 00ec FF2A     		cmp	r2, #255
 3602 00ee 0FD0     		beq	.L208
1345:Src/main.c    **** 					count++;
 3603              		.loc 1 1345 6 is_stmt 1 view .LVU1017
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 104


1345:Src/main.c    **** 					count++;
 3604              		.loc 1 1345 19 is_stmt 0 view .LVU1018
 3605 00f0 1649     		ldr	r1, .L209+12
 3606 00f2 0B68     		ldr	r3, [r1]
1345:Src/main.c    **** 					count++;
 3607              		.loc 1 1345 27 view .LVU1019
 3608 00f4 1948     		ldr	r0, .L209+28
 3609              	.LVL223:
1345:Src/main.c    **** 					count++;
 3610              		.loc 1 1345 27 view .LVU1020
 3611 00f6 20F81320 		strh	r2, [r0, r3, lsl #1]	@ movhi
1346:Src/main.c    **** 					if(count == 988){
 3612              		.loc 1 1346 6 is_stmt 1 view .LVU1021
1346:Src/main.c    **** 					if(count == 988){
 3613              		.loc 1 1346 11 is_stmt 0 view .LVU1022
 3614 00fa 0133     		adds	r3, r3, #1
 3615 00fc 0B60     		str	r3, [r1]
1347:Src/main.c    **** 						count = 0;
 3616              		.loc 1 1347 6 is_stmt 1 view .LVU1023
1347:Src/main.c    **** 						count = 0;
 3617              		.loc 1 1347 8 is_stmt 0 view .LVU1024
 3618 00fe B3F5777F 		cmp	r3, #988
 3619 0102 CFD1     		bne	.L187
1348:Src/main.c    **** 						ttn_cmd = 5;
 3620              		.loc 1 1348 7 is_stmt 1 view .LVU1025
1348:Src/main.c    **** 						ttn_cmd = 5;
 3621              		.loc 1 1348 13 is_stmt 0 view .LVU1026
 3622 0104 0022     		movs	r2, #0
 3623 0106 0A60     		str	r2, [r1]
1349:Src/main.c    **** 					}
 3624              		.loc 1 1349 7 is_stmt 1 view .LVU1027
1349:Src/main.c    **** 					}
 3625              		.loc 1 1349 15 is_stmt 0 view .LVU1028
 3626 0108 0D4B     		ldr	r3, .L209
 3627 010a 0522     		movs	r2, #5
 3628 010c 1A60     		str	r2, [r3]
 3629 010e C9E7     		b	.L187
 3630              	.LVL224:
 3631              	.L208:
1342:Src/main.c    **** 				}
 3632              		.loc 1 1342 6 is_stmt 1 view .LVU1029
1342:Src/main.c    **** 				}
 3633              		.loc 1 1342 14 is_stmt 0 view .LVU1030
 3634 0110 0B4B     		ldr	r3, .L209
 3635 0112 0022     		movs	r2, #0
 3636 0114 1A60     		str	r2, [r3]
 3637 0116 C5E7     		b	.L187
 3638              	.L206:
1354:Src/main.c    **** 				tau63[count] = btrx;
 3639              		.loc 1 1354 5 is_stmt 1 view .LVU1031
1354:Src/main.c    **** 				tau63[count] = btrx;
 3640              		.loc 1 1354 18 is_stmt 0 view .LVU1032
 3641 0118 0A4B     		ldr	r3, .L209+4
 3642 011a 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
1354:Src/main.c    **** 				tau63[count] = btrx;
 3643              		.loc 1 1354 10 view .LVU1033
 3644 011c 0A4B     		ldr	r3, .L209+8
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 105


 3645 011e 1970     		strb	r1, [r3]
1355:Src/main.c    **** 				count++;
 3646              		.loc 1 1355 5 is_stmt 1 view .LVU1034
1355:Src/main.c    **** 				count++;
 3647              		.loc 1 1355 10 is_stmt 0 view .LVU1035
 3648 0120 0A4A     		ldr	r2, .L209+12
 3649 0122 1368     		ldr	r3, [r2]
1355:Src/main.c    **** 				count++;
 3650              		.loc 1 1355 18 view .LVU1036
 3651 0124 0E48     		ldr	r0, .L209+32
 3652              	.LVL225:
1355:Src/main.c    **** 				count++;
 3653              		.loc 1 1355 18 view .LVU1037
 3654 0126 40F82310 		str	r1, [r0, r3, lsl #2]
1356:Src/main.c    **** 				if(count == 2){
 3655              		.loc 1 1356 5 is_stmt 1 view .LVU1038
1356:Src/main.c    **** 				if(count == 2){
 3656              		.loc 1 1356 10 is_stmt 0 view .LVU1039
 3657 012a 0133     		adds	r3, r3, #1
 3658 012c 1360     		str	r3, [r2]
1357:Src/main.c    **** 					count = 0;
 3659              		.loc 1 1357 5 is_stmt 1 view .LVU1040
1357:Src/main.c    **** 					count = 0;
 3660              		.loc 1 1357 7 is_stmt 0 view .LVU1041
 3661 012e 022B     		cmp	r3, #2
 3662 0130 B8D1     		bne	.L187
1358:Src/main.c    **** 					ttn_cmd = 6;
 3663              		.loc 1 1358 6 is_stmt 1 view .LVU1042
1358:Src/main.c    **** 					ttn_cmd = 6;
 3664              		.loc 1 1358 12 is_stmt 0 view .LVU1043
 3665 0132 1346     		mov	r3, r2
 3666 0134 0022     		movs	r2, #0
 3667 0136 1A60     		str	r2, [r3]
1359:Src/main.c    **** 				}
 3668              		.loc 1 1359 6 is_stmt 1 view .LVU1044
1359:Src/main.c    **** 				}
 3669              		.loc 1 1359 14 is_stmt 0 view .LVU1045
 3670 0138 014B     		ldr	r3, .L209
 3671 013a 0622     		movs	r2, #6
 3672 013c 1A60     		str	r2, [r3]
 3673 013e B1E7     		b	.L187
 3674              	.L210:
 3675              		.align	2
 3676              	.L209:
 3677 0140 00000000 		.word	.LANCHOR6
 3678 0144 00000000 		.word	.LANCHOR5
 3679 0148 00000000 		.word	.LANCHOR41
 3680 014c 00000000 		.word	.LANCHOR24
 3681 0150 00000000 		.word	.LANCHOR0
 3682 0154 00000000 		.word	huart4
 3683 0158 00000000 		.word	.LANCHOR10
 3684 015c 00000000 		.word	tempfootprint
 3685 0160 00000000 		.word	tau63
 3686              		.cfi_endproc
 3687              	.LFE143:
 3689              		.section	.text.Error_Handler,"ax",%progbits
 3690              		.align	1
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 106


 3691              		.global	Error_Handler
 3692              		.syntax unified
 3693              		.thumb
 3694              		.thumb_func
 3695              		.fpu fpv4-sp-d16
 3697              	Error_Handler:
 3698              	.LFB144:
1366:Src/main.c    **** 
1367:Src/main.c    **** /* USER CODE END 4 */
1368:Src/main.c    **** 
1369:Src/main.c    **** /**
1370:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
1371:Src/main.c    ****   * @retval None
1372:Src/main.c    ****   */
1373:Src/main.c    **** void Error_Handler(void)
1374:Src/main.c    **** {
 3699              		.loc 1 1374 1 is_stmt 1 view -0
 3700              		.cfi_startproc
 3701              		@ args = 0, pretend = 0, frame = 0
 3702              		@ frame_needed = 0, uses_anonymous_args = 0
 3703              		@ link register save eliminated.
1375:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
1376:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
1377:Src/main.c    **** 
1378:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
1379:Src/main.c    **** }
 3704              		.loc 1 1379 1 view .LVU1047
 3705 0000 7047     		bx	lr
 3706              		.cfi_endproc
 3707              	.LFE144:
 3709              		.global	tempavg
 3710              		.global	vreg
 3711              		.comm	tau63,8,4
 3712              		.global	btrx
 3713              		.global	tempmin
 3714              		.global	temperr_prevD
 3715              		.global	tempPd
 3716              		.global	tempPir
 3717              		.global	tempD
 3718              		.global	tempI
 3719              		.global	tempPkr
 3720              		.global	tempP
 3721              		.global	temperr
 3722              		.global	tempref_dyn
 3723              		.global	temp0
 3724              		.global	tempmax
 3725              		.global	pid_true
 3726              		.global	temperr_prev
 3727              		.global	tempdac
 3728              		.comm	tempfootprint,1976,4
 3729              		.global	count2
 3730              		.global	count
 3731              		.global	tmp
 3732              		.global	count_pxon
 3733              		.global	ctr_low
 3734              		.global	ctr_hi
 3735              		.global	tol
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 107


 3736              		.global	ctr_op
 3737              		.comm	vref,4,4
 3738              		.comm	step,4,4
 3739              		.global	n_pixel_temp
 3740              		.global	nframe
 3741              		.global	temp_avg_init
 3742              		.global	temp_avg
 3743              		.global	row_max
 3744              		.global	row_now
 3745              		.global	col_max
 3746              		.global	col_now
 3747              		.global	end
 3748              		.global	read
 3749              		.global	vs
 3750              		.global	n_frame
 3751              		.global	ttn_cmd
 3752              		.global	master_rx
 3753              		.global	master_tx
 3754              		.global	bufftx
 3755              		.global	buffrx
 3756              		.comm	huart4,112,4
 3757              		.comm	htim1,64,4
 3758              		.comm	hspi2,100,4
 3759              		.comm	hi2c1,76,4
 3760              		.section	.bss.btrx,"aw",%nobits
 3761              		.set	.LANCHOR41,. + 0
 3764              	btrx:
 3765 0000 00       		.space	1
 3766              		.section	.bss.buffrx,"aw",%nobits
 3767              		.align	2
 3768              		.set	.LANCHOR5,. + 0
 3771              	buffrx:
 3772 0000 00       		.space	1
 3773              		.section	.bss.bufftx,"aw",%nobits
 3774              		.align	2
 3775              		.set	.LANCHOR0,. + 0
 3778              	bufftx:
 3779 0000 00       		.space	1
 3780              		.section	.bss.col_now,"aw",%nobits
 3781              		.align	2
 3782              		.set	.LANCHOR11,. + 0
 3785              	col_now:
 3786 0000 00000000 		.space	4
 3787              		.section	.bss.count,"aw",%nobits
 3788              		.align	2
 3789              		.set	.LANCHOR24,. + 0
 3792              	count:
 3793 0000 00000000 		.space	4
 3794              		.section	.bss.count2,"aw",%nobits
 3795              		.align	2
 3796              		.set	.LANCHOR26,. + 0
 3799              	count2:
 3800 0000 00000000 		.space	4
 3801              		.section	.bss.count_pxon,"aw",%nobits
 3802              		.align	2
 3803              		.set	.LANCHOR23,. + 0
 3806              	count_pxon:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 108


 3807 0000 00000000 		.space	4
 3808              		.section	.bss.ctr_hi,"aw",%nobits
 3809              		.align	2
 3810              		.set	.LANCHOR21,. + 0
 3813              	ctr_hi:
 3814 0000 00000000 		.space	4
 3815              		.section	.bss.ctr_low,"aw",%nobits
 3816              		.align	2
 3817              		.set	.LANCHOR22,. + 0
 3820              	ctr_low:
 3821 0000 00000000 		.space	4
 3822              		.section	.bss.ctr_op,"aw",%nobits
 3823              		.align	2
 3824              		.set	.LANCHOR19,. + 0
 3827              	ctr_op:
 3828 0000 00000000 		.space	4
 3829              		.section	.bss.master_rx,"aw",%nobits
 3830              		.align	2
 3831              		.set	.LANCHOR1,. + 0
 3834              	master_rx:
 3835 0000 0000     		.space	2
 3836              		.section	.bss.master_tx,"aw",%nobits
 3837              		.align	2
 3838              		.set	.LANCHOR2,. + 0
 3841              	master_tx:
 3842 0000 0000     		.space	2
 3843              		.section	.bss.n_frame,"aw",%nobits
 3844              		.align	2
 3845              		.set	.LANCHOR7,. + 0
 3848              	n_frame:
 3849 0000 00000000 		.space	4
 3850              		.section	.bss.n_pixel_temp,"aw",%nobits
 3851              		.align	2
 3852              		.set	.LANCHOR15,. + 0
 3855              	n_pixel_temp:
 3856 0000 00000000 		.space	4
 3857              		.section	.bss.nframe,"aw",%nobits
 3858              		.align	2
 3859              		.set	.LANCHOR14,. + 0
 3862              	nframe:
 3863 0000 00000000 		.space	4
 3864              		.section	.bss.pid_true,"aw",%nobits
 3865              		.align	2
 3866              		.set	.LANCHOR28,. + 0
 3869              	pid_true:
 3870 0000 00000000 		.space	4
 3871              		.section	.bss.read,"aw",%nobits
 3872              		.align	2
 3873              		.set	.LANCHOR3,. + 0
 3876              	read:
 3877 0000 00000000 		.space	4
 3878              		.section	.bss.row_now,"aw",%nobits
 3879              		.align	2
 3880              		.set	.LANCHOR12,. + 0
 3883              	row_now:
 3884 0000 00000000 		.space	4
 3885              		.section	.bss.tempD,"aw",%nobits
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 109


 3886              		.align	2
 3887              		.set	.LANCHOR39,. + 0
 3890              	tempD:
 3891 0000 00000000 		.space	4
 3892              		.section	.bss.tempI,"aw",%nobits
 3893              		.align	2
 3894              		.set	.LANCHOR35,. + 0
 3897              	tempI:
 3898 0000 00000000 		.space	4
 3899              		.section	.bss.tempP,"aw",%nobits
 3900              		.align	2
 3901              		.set	.LANCHOR34,. + 0
 3904              	tempP:
 3905 0000 00000000 		.space	4
 3906              		.section	.bss.temp_avg,"aw",%nobits
 3907              		.align	3
 3908              		.set	.LANCHOR13,. + 0
 3911              	temp_avg:
 3912 0000 00000000 		.space	8
 3912      00000000 
 3913              		.section	.bss.temp_avg_init,"aw",%nobits
 3914              		.align	3
 3915              		.set	.LANCHOR18,. + 0
 3918              	temp_avg_init:
 3919 0000 00000000 		.space	8
 3919      00000000 
 3920              		.section	.bss.tempavg,"aw",%nobits
 3921              		.align	2
 3922              		.set	.LANCHOR29,. + 0
 3925              	tempavg:
 3926 0000 00000000 		.space	4
 3927              		.section	.bss.tempdac,"aw",%nobits
 3928              		.align	2
 3929              		.set	.LANCHOR25,. + 0
 3932              	tempdac:
 3933 0000 00000000 		.space	4
 3934              		.section	.bss.temperr,"aw",%nobits
 3935              		.align	2
 3936              		.set	.LANCHOR32,. + 0
 3939              	temperr:
 3940 0000 00000000 		.space	4
 3941              		.section	.bss.temperr_prev,"aw",%nobits
 3942              		.align	3
 3943              		.set	.LANCHOR27,. + 0
 3946              	temperr_prev:
 3947 0000 00000000 		.space	8
 3947      00000000 
 3948              		.section	.bss.temperr_prevD,"aw",%nobits
 3949              		.align	3
 3950              		.set	.LANCHOR37,. + 0
 3953              	temperr_prevD:
 3954 0000 00000000 		.space	8
 3954      00000000 
 3955              		.section	.bss.tempref_dyn,"aw",%nobits
 3956              		.align	2
 3957              		.set	.LANCHOR31,. + 0
 3960              	tempref_dyn:
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 110


 3961 0000 00000000 		.space	4
 3962              		.section	.bss.tmp,"aw",%nobits
 3963              		.align	2
 3964              		.set	.LANCHOR4,. + 0
 3967              	tmp:
 3968 0000 00000000 		.space	4
 3969              		.section	.bss.ttn_cmd,"aw",%nobits
 3970              		.align	2
 3971              		.set	.LANCHOR6,. + 0
 3974              	ttn_cmd:
 3975 0000 00000000 		.space	4
 3976              		.section	.bss.vs,"aw",%nobits
 3977              		.align	2
 3978              		.set	.LANCHOR8,. + 0
 3981              	vs:
 3982 0000 00000000 		.space	4
 3983              		.section	.data.col_max,"aw"
 3984              		.align	1
 3985              		.set	.LANCHOR17,. + 0
 3988              	col_max:
 3989 0000 3800     		.short	56
 3990              		.section	.data.end,"aw"
 3991              		.align	2
 3992              		.set	.LANCHOR10,. + 0
 3995              	end:
 3996 0000 FFFF0000 		.word	65535
 3997              		.section	.data.row_max,"aw"
 3998              		.align	1
 3999              		.set	.LANCHOR16,. + 0
 4002              	row_max:
 4003 0000 4E00     		.short	78
 4004              		.section	.data.temp0,"aw"
 4005              		.align	2
 4006              		.set	.LANCHOR30,. + 0
 4009              	temp0:
 4010 0000 8B010000 		.word	395
 4011              		.section	.data.tempPd,"aw"
 4012              		.align	2
 4013              		.set	.LANCHOR38,. + 0
 4016              	tempPd:
 4017 0000 96000000 		.word	150
 4018              		.section	.data.tempPir,"aw"
 4019              		.align	2
 4020              		.set	.LANCHOR36,. + 0
 4023              	tempPir:
 4024 0000 01000000 		.word	1
 4025              		.section	.data.tempPkr,"aw"
 4026              		.align	2
 4027              		.set	.LANCHOR33,. + 0
 4030              	tempPkr:
 4031 0000 46000000 		.word	70
 4032              		.section	.data.tempmax,"aw"
 4033              		.align	2
 4034              		.set	.LANCHOR40,. + 0
 4037              	tempmax:
 4038 0000 58020000 		.word	600
 4039              		.section	.data.tempmin,"aw"
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 111


 4040              		.align	2
 4043              	tempmin:
 4044 0000 2C010000 		.word	300
 4045              		.section	.data.tol,"aw"
 4046              		.align	1
 4047              		.set	.LANCHOR20,. + 0
 4050              	tol:
 4051 0000 1400     		.short	20
 4052              		.section	.data.vreg,"aw"
 4053              		.align	1
 4054              		.set	.LANCHOR9,. + 0
 4057              	vreg:
 4058 0000 DA02     		.short	730
 4059              		.text
 4060              	.Letext0:
 4061              		.file 2 "/Users/SophiaAA/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/ma
 4062              		.file 3 "/Users/SophiaAA/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sy
 4063              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 4064              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 4065              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 4066              		.file 7 "/Users/SophiaAA/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sy
 4067              		.file 8 "/Users/SophiaAA/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sy
 4068              		.file 9 "/Users/SophiaAA/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/8.
 4069              		.file 10 "/Users/SophiaAA/STM32Toolchain/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/s
 4070              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 4071              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 4072              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 4073              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 4074              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 4075              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 4076              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 4077              		.file 18 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 4078              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 4079              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 4080              		.file 21 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 4081              		.file 22 "Inc/main.h"
 4082              		.file 23 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c_ex.h"
 4083              		.file 24 "<built-in>"
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 112


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:18     .text.pxe_ffy:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:25     .text.pxe_ffy:0000000000000000 pxe_ffy
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:73     .text.pxe_ffy:0000000000000028 $d
                            *COM*:0000000000000070 huart4
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:79     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:85     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:227    .text.MX_GPIO_Init:00000000000000a4 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:234    .text.MX_SPI2_Init:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:240    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:310    .text.MX_SPI2_Init:000000000000003c $d
                            *COM*:0000000000000064 hspi2
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:316    .text.MX_UART4_Init:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:322    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:377    .text.MX_UART4_Init:0000000000000028 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:383    .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:389    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:575    .text.MX_TIM1_Init:00000000000000b4 $d
                            *COM*:0000000000000040 htim1
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:581    .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:587    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:654    .text.MX_I2C1_Init:0000000000000038 $d
                            *COM*:000000000000004c hi2c1
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:661    .text.spi_tx:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:667    .text.spi_tx:0000000000000000 spi_tx
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:720    .text.spi_tx:0000000000000040 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:728    .text.ttn_init:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:734    .text.ttn_init:0000000000000000 ttn_init
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:796    .text.ttn_init:0000000000000030 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:801    .text.ttn_rowcol:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:807    .text.ttn_rowcol:0000000000000000 ttn_rowcol
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:863    .text.ttn_rowcol:000000000000002c $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:868    .text.ttn_pxvoRef:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:874    .text.ttn_pxvoRef:0000000000000000 ttn_pxvoRef
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:925    .text.ttn_pxvoRef:0000000000000030 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:932    .text.ttn_col:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:938    .text.ttn_col:0000000000000000 ttn_col
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:970    .text.ttn_col:0000000000000014 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:975    .text.ttn_row:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:981    .text.ttn_row:0000000000000000 ttn_row
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1013   .text.ttn_row:0000000000000014 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1018   .text.ttn_ramread:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1024   .text.ttn_ramread:0000000000000000 ttn_ramread
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1077   .text.ttn_ramread:0000000000000038 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1085   .text.ttn_pxvo:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1091   .text.ttn_pxvo:0000000000000000 ttn_pxvo
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1142   .text.ttn_pxvo:0000000000000030 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1149   .text.ttn_ramwrite:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1155   .text.ttn_ramwrite:0000000000000000 ttn_ramwrite
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1188   .text.ttn_ramwrite:0000000000000018 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1193   .text.SystemClock_Config:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1200   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1324   .text.main:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1331   .text.main:0000000000000000 main
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1496   .text.main:00000000000000cc $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1503   .text.main:00000000000000e8 $t
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 113


/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1831   .text.main:00000000000002b0 $d
                            *COM*:0000000000000004 vref
                            *COM*:0000000000000004 step
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:1859   .text.main:0000000000000314 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:2321   .text.main:0000000000000590 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:2340   .text.main:00000000000005cc $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:2820   .text.main:0000000000000860 $d
                            *COM*:00000000000007b8 tempfootprint
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:2845   .text.main:00000000000008b8 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3189   .text.main:0000000000000aa8 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3212   .text.main:0000000000000af8 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3340   .text.main:0000000000000bb4 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3362   .text.HAL_UART_RxCpltCallback:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3369   .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3402   .text.HAL_UART_RxCpltCallback:000000000000001c $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3677   .text.HAL_UART_RxCpltCallback:0000000000000140 $d
                            *COM*:0000000000000008 tau63
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3690   .text.Error_Handler:0000000000000000 $t
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3697   .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3925   .bss.tempavg:0000000000000000 tempavg
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4057   .data.vreg:0000000000000000 vreg
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3764   .bss.btrx:0000000000000000 btrx
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4043   .data.tempmin:0000000000000000 tempmin
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3953   .bss.temperr_prevD:0000000000000000 temperr_prevD
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4016   .data.tempPd:0000000000000000 tempPd
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4023   .data.tempPir:0000000000000000 tempPir
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3890   .bss.tempD:0000000000000000 tempD
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3897   .bss.tempI:0000000000000000 tempI
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4030   .data.tempPkr:0000000000000000 tempPkr
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3904   .bss.tempP:0000000000000000 tempP
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3939   .bss.temperr:0000000000000000 temperr
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3960   .bss.tempref_dyn:0000000000000000 tempref_dyn
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4009   .data.temp0:0000000000000000 temp0
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4037   .data.tempmax:0000000000000000 tempmax
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3869   .bss.pid_true:0000000000000000 pid_true
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3946   .bss.temperr_prev:0000000000000000 temperr_prev
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3932   .bss.tempdac:0000000000000000 tempdac
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3799   .bss.count2:0000000000000000 count2
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3792   .bss.count:0000000000000000 count
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3967   .bss.tmp:0000000000000000 tmp
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3806   .bss.count_pxon:0000000000000000 count_pxon
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3820   .bss.ctr_low:0000000000000000 ctr_low
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3813   .bss.ctr_hi:0000000000000000 ctr_hi
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4050   .data.tol:0000000000000000 tol
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3827   .bss.ctr_op:0000000000000000 ctr_op
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3855   .bss.n_pixel_temp:0000000000000000 n_pixel_temp
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3862   .bss.nframe:0000000000000000 nframe
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3918   .bss.temp_avg_init:0000000000000000 temp_avg_init
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3911   .bss.temp_avg:0000000000000000 temp_avg
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4002   .data.row_max:0000000000000000 row_max
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3883   .bss.row_now:0000000000000000 row_now
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3988   .data.col_max:0000000000000000 col_max
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3785   .bss.col_now:0000000000000000 col_now
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3995   .data.end:0000000000000000 end
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3876   .bss.read:0000000000000000 read
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3981   .bss.vs:0000000000000000 vs
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3848   .bss.n_frame:0000000000000000 n_frame
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 114


/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3974   .bss.ttn_cmd:0000000000000000 ttn_cmd
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3834   .bss.master_rx:0000000000000000 master_rx
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3841   .bss.master_tx:0000000000000000 master_tx
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3778   .bss.bufftx:0000000000000000 bufftx
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3771   .bss.buffrx:0000000000000000 buffrx
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3765   .bss.btrx:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3767   .bss.buffrx:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3774   .bss.bufftx:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3781   .bss.col_now:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3788   .bss.count:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3795   .bss.count2:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3802   .bss.count_pxon:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3809   .bss.ctr_hi:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3816   .bss.ctr_low:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3823   .bss.ctr_op:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3830   .bss.master_rx:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3837   .bss.master_tx:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3844   .bss.n_frame:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3851   .bss.n_pixel_temp:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3858   .bss.nframe:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3865   .bss.pid_true:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3872   .bss.read:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3879   .bss.row_now:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3886   .bss.tempD:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3893   .bss.tempI:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3900   .bss.tempP:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3907   .bss.temp_avg:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3914   .bss.temp_avg_init:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3921   .bss.tempavg:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3928   .bss.tempdac:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3935   .bss.temperr:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3942   .bss.temperr_prev:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3949   .bss.temperr_prevD:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3956   .bss.tempref_dyn:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3963   .bss.tmp:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3970   .bss.ttn_cmd:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3977   .bss.vs:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3984   .data.col_max:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3991   .data.end:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3998   .data.row_max:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4005   .data.temp0:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4012   .data.tempPd:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4019   .data.tempPir:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4026   .data.tempPkr:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4033   .data.tempmax:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4040   .data.tempmin:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4046   .data.tol:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:4053   .data.vreg:0000000000000000 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3423   .text.HAL_UART_RxCpltCallback:0000000000000031 $d
/var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s:3423   .text.HAL_UART_RxCpltCallback:0000000000000032 $t

UNDEFINED SYMBOLS
HAL_UART_Transmit_IT
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_UART_Init
ARM GAS  /var/folders/sb/q5rsrdhx14d1cgfvvbd3hlpm0000gn/T//cczPkop2.s 			page 115


memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_SPI_TransmitReceive
HAL_SPI_GetState
HAL_Delay
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_i2d
__aeabi_dadd
__aeabi_ddiv
__aeabi_ldivmod
__aeabi_d2uiz
__aeabi_d2iz
__aeabi_dsub
HAL_Init
HAL_TIM_PWM_Start
HAL_UART_Receive_IT
