# ERB parameters

# Verilog parameters
$dwidth   = 32  # Data width
$mdsize   = 8   # Data memory address width
$rfsize   = 5   # Register file address size
$aluwidth = 4   # ALU operation code width
