{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533238591534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533238591535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 22:36:31 2018 " "Processing started: Thu Aug 02 22:36:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533238591535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533238591535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram -c sram --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram -c sram --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533238591535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533238591935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533238592062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533238592062 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(26) " "Verilog HDL warning at sram.v(26): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/sram.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1533238592066 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(62) " "Verilog HDL warning at sram.v(62): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/sram.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1533238592082 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(63) " "Verilog HDL warning at sram.v(63): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/sram.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1533238592083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533238592084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533238592084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segments.v 1 1 " "Found 1 design units, including 1 entities, in source file segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments " "Found entity 1: segments" {  } { { "segments.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533238592116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533238592116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset test.v(54) " "Verilog HDL Implicit Net warning at test.v(54): created implicit net for \"reset\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/test.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533238592117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_enable test.v(55) " "Verilog HDL Implicit Net warning at test.v(55): created implicit net for \"write_enable\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/test.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533238592118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_enable test.v(56) " "Verilog HDL Implicit Net warning at test.v(56): created implicit net for \"output_enable\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/test.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533238592118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "chip_enable test.v(57) " "Verilog HDL Implicit Net warning at test.v(57): created implicit net for \"chip_enable\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/test.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533238592118 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lower_byte_ctrl test.v(58) " "Verilog HDL Implicit Net warning at test.v(58): created implicit net for \"lower_byte_ctrl\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/test.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533238592119 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper_byte_control test.v(59) " "Verilog HDL Implicit Net warning at test.v(59): created implicit net for \"upper_byte_control\"" {  } { { "test.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/test.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533238592119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram " "Elaborating entity \"sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533238592200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments segments:afisaj_address " "Elaborating entity \"segments\" for hierarchy \"segments:afisaj_address\"" {  } { { "sram.v" "afisaj_address" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/sram.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533238592244 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out segments.v(9) " "Verilog HDL Always Construct warning at segments.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "segments.v" "" { Text "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/segments.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533238592245 "|sram|segments:afisaj_address"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1533238592368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/output_files/sram.map.smsg " "Generated suppressed messages file E:/FACULTATE/Anul 2/Sem 2/scoala de vara fpga/4. sram-2 bun/output_files/sram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533238592411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533238592424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 22:36:32 2018 " "Processing ended: Thu Aug 02 22:36:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533238592424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533238592424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533238592424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533238592424 ""}
