# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\DGilliland\Desktop\Microcomputer.csv
# Generated on: Mon Mar 06 10:08:35 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_17,1,B1_N0,PIN_17,,,,
driveLED,Output,PIN_3,1,B1_N0,PIN_3,,,,
hSync,Output,PIN_71,4,B4_N0,PIN_71,,,,
ioOut8[0],Output,PIN_45,4,B4_N1,PIN_41,,,,
ioOut8[1],Output,PIN_42,4,B4_N1,PIN_40,,,,
ioOut8[2],Output,PIN_48,4,B4_N1,PIN_43,,,,
ioOut8[3],Output,PIN_44,4,B4_N1,PIN_42,,,,
ioOut8[4],Output,PIN_52,4,B4_N1,PIN_45,,,,
ioOut8[5],Output,PIN_47,4,B4_N1,PIN_44,,,,
ioOut8[6],Output,PIN_55,4,B4_N1,PIN_48,,,,
ioOut8[7],Output,PIN_51,4,B4_N1,PIN_47,,,,
n_ChipSS,Output,,,,PIN_59,,,,
n_reset,Input,PIN_144,2,B2_N1,PIN_144,,,,
n_sRamCS,Output,PIN_126,2,B2_N0,PIN_126,,,,
n_sRamOE,Output,PIN_134,2,B2_N1,PIN_134,,,,
n_sRamWE,Output,PIN_4,1,B1_N0,PIN_4,,,,
ps2Clk,Bidir,PIN_86,3,B3_N1,PIN_86,,,,
ps2Data,Bidir,PIN_87,3,B3_N1,PIN_87,,,,
rts1,Output,PIN_104,3,B3_N0,PIN_104,,,,
rts2,Output,PIN_96,3,B3_N0,PIN_96,,,,
rxd1,Input,PIN_101,3,B3_N0,PIN_101,,,,
rxd2,Input,PIN_99,3,B3_N0,PIN_99,,,,
sdCS,Output,PIN_97,3,B3_N0,PIN_97,,,,
sdMISO,Input,PIN_92,3,B3_N0,PIN_92,,,,
sdMOSI,Output,PIN_93,3,B3_N0,PIN_93,,,,
sdSCLK,Output,PIN_94,3,B3_N0,PIN_94,,,,
sramAddress[0],Output,PIN_121,2,B2_N0,PIN_121,,,,
sramAddress[1],Output,PIN_125,2,B2_N0,PIN_125,,,,
sramAddress[2],Output,PIN_129,2,B2_N1,PIN_129,,,,
sramAddress[3],Output,PIN_133,2,B2_N1,PIN_133,,,,
sramAddress[4],Output,PIN_135,2,B2_N1,PIN_135,,,,
sramAddress[5],Output,PIN_137,2,B2_N1,PIN_137,,,,
sramAddress[6],Output,PIN_141,2,B2_N1,PIN_141,,,,
sramAddress[7],Output,PIN_143,2,B2_N1,PIN_143,,,,
sramAddress[8],Output,PIN_142,2,B2_N1,PIN_142,,,,
sramAddress[9],Output,PIN_139,2,B2_N1,PIN_139,,,,
sramAddress[10],Output,PIN_132,2,B2_N1,PIN_132,,,,
sramAddress[11],Output,PIN_136,2,B2_N1,PIN_136,,,,
sramAddress[12],Output,PIN_28,1,B1_N1,PIN_28,,,,
sramAddress[13],Output,PIN_24,1,B1_N1,PIN_24,,,,
sramAddress[14],Output,PIN_30,1,B1_N1,PIN_30,,,,
sramAddress[15],Output,PIN_8,1,B1_N0,PIN_8,,,,
sramAddress[16],Output,,,,PIN_32,,,,
sramData[0],Bidir,PIN_119,2,B2_N0,PIN_119,,,,
sramData[1],Bidir,PIN_115,2,B2_N0,PIN_115,,,,
sramData[2],Bidir,PIN_113,2,B2_N0,PIN_113,,,,
sramData[3],Bidir,PIN_112,2,B2_N0,PIN_112,,,,
sramData[4],Bidir,PIN_114,2,B2_N0,PIN_114,,,,
sramData[5],Bidir,PIN_118,2,B2_N0,PIN_118,,,,
sramData[6],Bidir,PIN_120,2,B2_N0,PIN_120,,,,
sramData[7],Bidir,PIN_122,2,B2_N0,PIN_122,,,,
txd1,Output,PIN_103,3,B3_N0,PIN_103,,,,
txd2,Output,PIN_100,3,B3_N0,PIN_100,,,,
vSync,Output,PIN_72,4,B4_N0,PIN_72,,,,
video,Output,PIN_75,3,B3_N1,PIN_75,,,,
videoB0,Output,PIN_64,4,B4_N0,PIN_64,,,,
videoB1,Output,PIN_63,4,B4_N0,PIN_63,,,,
videoG0,Output,PIN_67,4,B4_N0,PIN_67,,,,
videoG1,Output,PIN_65,4,B4_N0,PIN_65,,,,
videoR0,Output,PIN_70,4,B4_N0,PIN_70,,,,
videoR1,Output,PIN_69,4,B4_N0,PIN_69,,,,
videoSync,Output,PIN_74,3,B3_N1,PIN_74,,,,
