#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 28 17:23:46 2023
# Process ID: 14044
# Current directory: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13208 D:\AJC projets\VGA phase2\Image_Conv_VHDL_280623v5_filtrage unite\project_1\project_1.xpr
# Log file: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/vivado.log
# Journal file: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v4_filtrage unite/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 1126.371 ; gain = 0.000uupdate_compile_order -fileset sources_1reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jun 28 17:30:48 2023] Launched synth_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Jun 28 17:39:46 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 28 17:40:57 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1125.477 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5281A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2628.754 ; gain = 1503.277
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5281A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5281A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 28 17:43:27 2023] Launched synth_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Jun 28 17:50:04 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 28 17:51:17 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5281A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5281A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5281A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5281A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 28 17:57:14 2023] Launched synth_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Jun 28 18:04:47 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 28 18:05:55 2023] Launched impl_1...
Run output will be captured here: D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5281A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD5281A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD5281A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 21:35:19 2023...
