<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Feb  9 11:25:47 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_2" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="AddSub" SIGIS="undef" SIGNAME="External_Ports_AddSub">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="Cin"/>
        <CONNECTION INSTANCE="xup_xor2_0" PORT="a"/>
        <CONNECTION INSTANCE="xup_xor2_1" PORT="a"/>
        <CONNECTION INSTANCE="xup_xor2_2" PORT="a"/>
        <CONNECTION INSTANCE="xup_xor2_3" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="OverFlow" SIGIS="undef" SIGNAME="xup_xor2_4_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_xor2_4" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S0" SIGIS="undef" SIGNAME="design_1_0_s">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="s"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S2" SIGIS="undef" SIGNAME="design_1_2_s">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_2" PORT="s"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S1" SIGIS="undef" SIGNAME="design_1_1_s">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_1" PORT="s"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S3" SIGIS="undef" SIGNAME="design_1_3_s">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_3" PORT="s"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="B0" SIGIS="undef" SIGNAME="External_Ports_B0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_xor2_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="B2" SIGIS="undef" SIGNAME="External_Ports_B2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_xor2_2" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="B1" SIGIS="undef" SIGNAME="External_Ports_B1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_xor2_1" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="B3" SIGIS="undef" SIGNAME="External_Ports_B3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_xor2_3" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A3" SIGIS="undef" SIGNAME="External_Ports_A3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_3" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="External_Ports_A2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_2" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_A1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_1" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A0" SIGIS="undef" SIGNAME="External_Ports_A0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_1_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/design_1_0" HWVERSION="1.0" INSTANCE="design_1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_1" VLNV="xilinx.com:user:design_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_design_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="External_Ports_AddSub">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AddSub"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Cout" SIGIS="undef" SIGNAME="design_1_0_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_1" PORT="Cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_A0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_xor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s" SIGIS="undef" SIGNAME="design_1_0_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/design_1_1" HWVERSION="1.0" INSTANCE="design_1_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_1" VLNV="xilinx.com:user:design_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_design_1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="design_1_0_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_0" PORT="Cout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Cout" SIGIS="undef" SIGNAME="design_1_1_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_2" PORT="Cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_A1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s" SIGIS="undef" SIGNAME="design_1_1_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/design_1_2" HWVERSION="1.0" INSTANCE="design_1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_1" VLNV="xilinx.com:user:design_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_design_1_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="design_1_1_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_1" PORT="Cout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Cout" SIGIS="undef" SIGNAME="design_1_2_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_3" PORT="Cin"/>
            <CONNECTION INSTANCE="xup_xor2_4" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_A2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_xor2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s" SIGIS="undef" SIGNAME="design_1_2_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/design_1_3" HWVERSION="1.0" INSTANCE="design_1_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_1" VLNV="xilinx.com:user:design_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_2_design_1_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="design_1_2_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_2" PORT="Cout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Cout" SIGIS="undef" SIGNAME="design_1_3_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_4" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_A3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_xor2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_xor2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s" SIGIS="undef" SIGNAME="design_1_3_s">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_0" HWVERSION="1.0" INSTANCE="xup_xor2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xup_xor2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_AddSub">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AddSub"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_B0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_1" HWVERSION="1.0" INSTANCE="xup_xor2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xup_xor2_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_AddSub">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AddSub"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_B1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_2" HWVERSION="1.0" INSTANCE="xup_xor2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xup_xor2_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_AddSub">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AddSub"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_B2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_3" HWVERSION="1.0" INSTANCE="xup_xor2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xup_xor2_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_AddSub">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="AddSub"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_B3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_3" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xup_xor2_4" HWVERSION="1.0" INSTANCE="xup_xor2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_xor2" VLNV="xilinx.com:xup:xup_xor2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_2_xup_xor2_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="design_1_2_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_2" PORT="Cout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="design_1_3_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_3" PORT="Cout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_xor2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OverFlow"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
