module v4_to_1 (out, in0, in1, in2, in3)

output [3:0]out;
input in0, in1, in2, in3;

assign out = in0 | in1 << 1 | in2 << 2 | in3 << 3;
