Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 27 08:58:37 2025
| Host         : PC-077 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.683        0.000                      0                   19        0.232        0.000                      0                   19        9.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.683        0.000                      0                   19        0.232        0.000                      0                   19        9.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.683ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.026ns (34.686%)  route 1.932ns (65.314%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 24.921 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.866     6.756    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.150     6.906 r  pwm_driver_i/PWM_OUT[7]_i_2/O
                         net (fo=3, routed)           0.448     7.354    pwm_driver_i/PWM_OUT[7]_i_2_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.358     7.712 r  pwm_driver_i/PWM_OUT[6]_i_1/O
                         net (fo=1, routed)           0.618     8.330    pwm_driver_i/PWM_OUT[6]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.563    24.921    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/C
                         clock pessimism              0.429    25.349    
                         clock uncertainty           -0.061    25.288    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)       -0.275    25.013    pwm_driver_i/PWM_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                 16.683    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.455%)  route 1.893ns (76.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  pwm_driver_i/cnt_PWM_reg[6]/Q
                         net (fo=9, routed)           1.091     6.919    pwm_driver_i/cnt_PWM[6]
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.043 r  pwm_driver_i/PWM_OUT[4]_i_1/O
                         net (fo=4, routed)           0.802     7.845    pwm_driver_i/PWM_OUT[4]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    pwm_driver_i/PWM_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.455%)  route 1.893ns (76.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  pwm_driver_i/cnt_PWM_reg[6]/Q
                         net (fo=9, routed)           1.091     6.919    pwm_driver_i/cnt_PWM[6]
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.043 r  pwm_driver_i/PWM_OUT[4]_i_1/O
                         net (fo=4, routed)           0.802     7.845    pwm_driver_i/PWM_OUT[4]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    pwm_driver_i/PWM_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.455%)  route 1.893ns (76.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  pwm_driver_i/cnt_PWM_reg[6]/Q
                         net (fo=9, routed)           1.091     6.919    pwm_driver_i/cnt_PWM[6]
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.043 r  pwm_driver_i/PWM_OUT[4]_i_1/O
                         net (fo=4, routed)           0.802     7.845    pwm_driver_i/PWM_OUT[4]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    pwm_driver_i/PWM_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.455%)  route 1.893ns (76.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  pwm_driver_i/cnt_PWM_reg[6]/Q
                         net (fo=9, routed)           1.091     6.919    pwm_driver_i/cnt_PWM[6]
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.043 r  pwm_driver_i/PWM_OUT[4]_i_1/O
                         net (fo=4, routed)           0.802     7.845    pwm_driver_i/PWM_OUT[4]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    pwm_driver_i/PWM_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.371ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.897ns (34.190%)  route 1.727ns (65.810%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.478     5.850 f  pwm_driver_i/cnt_PWM_reg[5]/Q
                         net (fo=9, routed)           0.700     6.550    pwm_driver_i/cnt_PWM[5]
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.295     6.845 r  pwm_driver_i/cnt_PWM[4]_i_2/O
                         net (fo=4, routed)           1.027     7.872    pwm_driver_i/cnt_PWM[4]_i_2_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.996 r  pwm_driver_i/cnt_PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     7.996    pwm_driver_i/cnt_PWM_0[4]
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[4]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y60         FDRE (Setup_fdre_C_D)        0.081    25.367    pwm_driver_i/cnt_PWM_reg[4]
  -------------------------------------------------------------------
                         required time                         25.367    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 17.371    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.766ns (31.320%)  route 1.680ns (68.680%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.866     6.756    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  pwm_driver_i/cnt_PWM[7]_i_2/O
                         net (fo=4, routed)           0.814     7.694    pwm_driver_i/cnt_PWM[7]_i_2_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  pwm_driver_i/cnt_PWM[0]_i_1/O
                         net (fo=1, routed)           0.000     7.818    pwm_driver_i/cnt_PWM_0[0]
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.077    25.363    pwm_driver_i/cnt_PWM_reg[0]
  -------------------------------------------------------------------
                         required time                         25.363    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.564ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.788ns (31.932%)  route 1.680ns (68.068%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.866     6.756    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.880 r  pwm_driver_i/cnt_PWM[7]_i_2/O
                         net (fo=4, routed)           0.814     7.694    pwm_driver_i/cnt_PWM[7]_i_2_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I3_O)        0.146     7.840 r  pwm_driver_i/cnt_PWM[5]_i_1/O
                         net (fo=1, routed)           0.000     7.840    pwm_driver_i/cnt_PWM_0[5]
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.118    25.404    pwm_driver_i/cnt_PWM_reg[5]
  -------------------------------------------------------------------
                         required time                         25.404    
                         arrival time                          -7.840    
  -------------------------------------------------------------------
                         slack                                 17.564    

Slack (MET) :             17.627ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.000ns (43.175%)  route 1.316ns (56.825%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.866     6.756    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.150     6.906 r  pwm_driver_i/PWM_OUT[7]_i_2/O
                         net (fo=3, routed)           0.450     7.356    pwm_driver_i/PWM_OUT[7]_i_2_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.332     7.688 r  pwm_driver_i/PWM_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     7.688    pwm_driver_i/PWM_OUT[5]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)        0.029    25.315    pwm_driver_i/PWM_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         25.315    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                 17.627    

Slack (MET) :             17.647ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.026ns (43.806%)  route 1.316ns (56.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.890 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.866     6.756    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.150     6.906 r  pwm_driver_i/PWM_OUT[7]_i_2/O
                         net (fo=3, routed)           0.450     7.356    pwm_driver_i/PWM_OUT[7]_i_2_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.358     7.714 r  pwm_driver_i/PWM_OUT[7]_i_1/O
                         net (fo=1, routed)           0.000     7.714    pwm_driver_i/cmp_reg0
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.561    24.919    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[7]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)        0.075    25.361    pwm_driver_i/PWM_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         25.361    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 17.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.140     1.768    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y60         LUT4 (Prop_lut4_I0_O)        0.048     1.816 r  pwm_driver_i/PWM_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    pwm_driver_i/PWM_OUT[2]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.107     1.584    pwm_driver_i/PWM_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.223%)  route 0.141ns (39.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.141     1.769    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y60         LUT4 (Prop_lut4_I0_O)        0.049     1.818 r  pwm_driver_i/PWM_OUT[4]_i_2/O
                         net (fo=1, routed)           0.000     1.818    pwm_driver_i/PWM_OUT[4]_i_2_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.107     1.584    pwm_driver_i/PWM_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.140     1.768    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.813 r  pwm_driver_i/PWM_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    pwm_driver_i/PWM_OUT[1]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.091     1.568    pwm_driver_i/PWM_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.141     1.769    pwm_driver_i/cnt_PWM[3]
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  pwm_driver_i/PWM_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    pwm_driver_i/PWM_OUT[3]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.092     1.569    pwm_driver_i/PWM_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.320%)  route 0.176ns (45.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[3]/Q
                         net (fo=10, routed)          0.176     1.804    pwm_driver_i/cnt_PWM[3]
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  pwm_driver_i/cnt_PWM[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    pwm_driver_i/cnt_PWM_0[2]
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.982    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[2]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.602    pwm_driver_i/cnt_PWM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.229ns (61.502%)  route 0.143ns (38.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.465    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.593 f  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=9, routed)           0.143     1.736    pwm_driver_i/cnt_PWM[7]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.101     1.837 r  pwm_driver_i/PWM_OUT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.837    pwm_driver_i/cmp_reg0
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.982    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[7]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.107     1.572    pwm_driver_i/PWM_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.189%)  route 0.143ns (38.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.465    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.593 f  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=9, routed)           0.143     1.736    pwm_driver_i/cnt_PWM[7]
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.098     1.834 r  pwm_driver_i/PWM_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    pwm_driver_i/PWM_OUT[5]_i_1_n_0
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.982    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.091     1.556    pwm_driver_i/PWM_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.042%)  route 0.200ns (48.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  pwm_driver_i/cnt_PWM_reg[1]/Q
                         net (fo=10, routed)          0.200     1.829    pwm_driver_i/cnt_PWM[1]
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  pwm_driver_i/cnt_PWM[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    pwm_driver_i/cnt_PWM_0[3]
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.120     1.584    pwm_driver_i/cnt_PWM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.549%)  route 0.204ns (49.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  pwm_driver_i/cnt_PWM_reg[1]/Q
                         net (fo=10, routed)          0.204     1.833    pwm_driver_i/cnt_PWM[1]
    SLICE_X42Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.878 r  pwm_driver_i/cnt_PWM[4]_i_1/O
                         net (fo=1, routed)           0.000     1.878    pwm_driver_i/cnt_PWM_0[4]
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[4]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.121     1.585    pwm_driver_i/cnt_PWM_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.224ns (49.961%)  route 0.224ns (50.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.465    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.593 f  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=9, routed)           0.224     1.817    pwm_driver_i/cnt_PWM[7]
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.096     1.913 r  pwm_driver_i/cnt_PWM[5]_i_1/O
                         net (fo=1, routed)           0.000     1.913    pwm_driver_i/cnt_PWM_0[5]
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.982    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.131     1.609    pwm_driver_i/cnt_PWM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    pwm_driver_i/PWM_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y56    pwm_driver_i/PWM_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y59    pwm_driver_i/PWM_OUT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y59    pwm_driver_i/cnt_PWM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y60    pwm_driver_i/cnt_PWM_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    pwm_driver_i/PWM_OUT_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    pwm_driver_i/PWM_OUT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y60    pwm_driver_i/PWM_OUT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    pwm_driver_i/PWM_OUT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y59    pwm_driver_i/PWM_OUT_reg[5]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 4.659ns (62.271%)  route 2.823ns (37.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  pwm_driver_i/PWM_OUT_reg[5]/Q
                         net (fo=1, routed)           2.823     8.651    LED_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.203    12.855 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.855    LED[5]
    G14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 4.685ns (64.964%)  route 2.527ns (35.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  pwm_driver_i/PWM_OUT_reg[1]/Q
                         net (fo=1, routed)           2.527     8.355    LED_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         4.229    12.584 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.584    LED[1]
    F17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 4.687ns (71.481%)  route 1.870ns (28.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.740     5.374    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  pwm_driver_i/PWM_OUT_reg[6]/Q
                         net (fo=1, routed)           1.870     7.700    LED_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         4.231    11.931 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.931    LED[6]
    J15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 4.871ns (74.537%)  route 1.664ns (25.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  pwm_driver_i/PWM_OUT_reg[7]/Q
                         net (fo=1, routed)           1.664     7.455    LED_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         4.452    11.907 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.907    LED[7]
    J14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.533ns  (logic 4.870ns (74.547%)  route 1.663ns (25.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  pwm_driver_i/PWM_OUT_reg[4]/Q
                         net (fo=1, routed)           1.663     7.454    LED_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         4.451    11.905 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.905    LED[4]
    K14                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 4.819ns (74.221%)  route 1.674ns (25.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  pwm_driver_i/PWM_OUT_reg[2]/Q
                         net (fo=1, routed)           1.674     7.465    LED_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         4.400    11.865 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.865    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 4.690ns (73.763%)  route 1.668ns (26.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.738     5.372    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  pwm_driver_i/PWM_OUT_reg[3]/Q
                         net (fo=1, routed)           1.668     7.496    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         4.234    11.730 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.730    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.403ns  (logic 3.062ns (89.978%)  route 0.341ns (10.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pwm_driver_i/PWM_OUT_reg[3]/Q
                         net (fo=1, routed)           0.341     1.946    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         2.921     4.867 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.867    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.422ns  (logic 3.094ns (90.420%)  route 0.328ns (9.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  pwm_driver_i/PWM_OUT_reg[2]/Q
                         net (fo=1, routed)           0.328     1.920    LED_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         2.966     4.886 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.886    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 3.147ns (90.515%)  route 0.330ns (9.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  pwm_driver_i/PWM_OUT_reg[4]/Q
                         net (fo=1, routed)           0.330     1.922    LED_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         3.019     4.940 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.940    LED[4]
    K14                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 3.059ns (87.979%)  route 0.418ns (12.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.466    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pwm_driver_i/PWM_OUT_reg[6]/Q
                         net (fo=1, routed)           0.418     2.025    LED_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         2.918     4.943 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.943    LED[6]
    J15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.480ns  (logic 3.145ns (90.377%)  route 0.335ns (9.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.465    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  pwm_driver_i/PWM_OUT_reg[7]/Q
                         net (fo=1, routed)           0.335     1.928    LED_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         3.017     4.945 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.945    LED[7]
    J14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.776ns  (logic 3.057ns (80.963%)  route 0.719ns (19.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pwm_driver_i/PWM_OUT_reg[1]/Q
                         net (fo=1, routed)           0.719     2.324    LED_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         2.916     5.240 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.240    LED[1]
    F17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_driver_i/PWM_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.833ns  (logic 3.032ns (79.098%)  route 0.801ns (20.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.587     1.465    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pwm_driver_i/PWM_OUT_reg[5]/Q
                         net (fo=1, routed)           0.801     2.407    LED_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         2.891     5.298 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.298    LED[5]
    G14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





