
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103224                       # Number of seconds simulated
sim_ticks                                103224185004                       # Number of ticks simulated
final_tick                               629556692760                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116295                       # Simulator instruction rate (inst/s)
host_op_rate                                   146675                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5480995                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888488                       # Number of bytes of host memory used
host_seconds                                 18833.11                       # Real time elapsed on the host
sim_insts                                  2190202252                       # Number of instructions simulated
sim_ops                                    2762351214                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3843200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6005120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9852032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2521344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2521344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30025                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46915                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 76969                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19698                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19698                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        19840                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37231585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58175514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                95443059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        19840                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35961                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24425904                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24425904                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24425904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        19840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37231585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58175514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              119868963                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               247540013                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21375826                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17541858                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1992384                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8848116                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8401968                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2129478                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93539                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191430892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117316041                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21375826                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10531446                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25283503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5540458                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9318720                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11576967                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1983873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229563904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.984445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204280401     88.99%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880702      0.82%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3416345      1.49%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2014685      0.88%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1653097      0.72%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1462584      0.64%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          813503      0.35%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034042      0.89%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12008545      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229563904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086353                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.473928                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189855102                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10906420                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25210212                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61581                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3530581                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3512411                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143810502                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3530581                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190135142                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         786205                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9259578                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24975217                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       877175                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143767962                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         95204                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202553504                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667234964                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667234964                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30563073                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34222                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17135                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2536536                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13322041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7200508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69731                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1641346                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142677462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136013421                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        63081                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16957189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35077199                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229563904                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592486                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.281196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172939689     75.33%     75.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22522975      9.81%     85.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11785260      5.13%     90.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8321396      3.62%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8319069      3.62%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2974442      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267726      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265880      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167467      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229563904                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          50010     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161997     44.55%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151603     41.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114759718     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1866309      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12188043      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7182264      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136013421                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.549460                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363610                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002673                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    502017435                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159669106                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133702535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136377031                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       277694                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2146196                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93520                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3530581                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         588681                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54159                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142711685                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13322041                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7200508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44508                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1042093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2189245                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134471820                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12096035                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1541599                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19278292                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19048822                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7182257                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.543233                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133702592                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133702535                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78230205                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213058903                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540125                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367176                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19447775                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2009311                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226033323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545336                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396246                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175713329     77.74%     77.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24540212     10.86%     88.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414377      4.17%     92.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4966190      2.20%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4208206      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2000808      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941343      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479122      0.65%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2769736      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226033323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2769736                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           365975562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288954556                       # The number of ROB writes
system.switch_cpus0.timesIdled                2820167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17976109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.475400                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.475400                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.403975                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.403975                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604661514                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186754894                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133207009                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               247540013                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19265881                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15746941                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1880978                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8030949                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7566274                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1978386                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85277                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    185849590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108199469                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19265881                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9544660                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22539182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5197002                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7926191                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11384110                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1882976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219599306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.943471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197060124     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1073906      0.49%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1640302      0.75%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2262041      1.03%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2317877      1.06%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1939724      0.88%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1105302      0.50%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1634873      0.74%     95.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10565157      4.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219599306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077829                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.437099                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183704806                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10088689                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22477673                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44031                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3284106                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3183292                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132597113                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3284106                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184217672                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1797234                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6972950                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22018920                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1308418                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132523047                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2108                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        303769                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517093                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1924                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    184165677                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    616721011                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    616721011                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159387543                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        24778134                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36769                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3784395                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12590368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6906977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122074                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1494914                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132364103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125656033                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25585                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     14882282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35219984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5629                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219599306                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572206                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166458298     75.80%     75.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21673140      9.87%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11204216      5.10%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8434695      3.84%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6563779      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2636998      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1673114      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       848942      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       106124      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219599306                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22613     10.16%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81824     36.77%     46.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118077     53.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105278115     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1944365      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15559      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11563951      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6854043      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125656033                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.507619                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222514                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001771                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    471159471                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147283455                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    123771497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     125878547                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       294420                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2071958                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       164842                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          114                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3284106                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1505473                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       122969                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132400852                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           68                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12590368                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6906977                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21189                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          321                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1097860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1066098                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2163958                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    123945889                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10902744                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1710144                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17755092                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17522879                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6852348                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.500711                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             123771650                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            123771497                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71223305                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        190784907                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.500006                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373317                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93346471                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114726676                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17675502                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1912035                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216315200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169406846     78.31%     78.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23127674     10.69%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8793900      4.07%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4239494      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3511763      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2099691      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1777037      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       785369      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2573426      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216315200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93346471                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114726676                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17260545                       # Number of memory references committed
system.switch_cpus1.commit.loads             10518410                       # Number of loads committed
system.switch_cpus1.commit.membars              15560                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16454096                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103410947                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2340906                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2573426                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346143952                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          268088716                       # The number of ROB writes
system.switch_cpus1.timesIdled                2903190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27940707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93346471                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114726676                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93346471                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.651841                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.651841                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377096                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377096                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       558630539                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      171730646                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      123403774                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31120                       # number of misc regfile writes
system.l20.replacements                         31338                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            8707                       # Total number of references to valid blocks.
system.l20.sampled_refs                         31594                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.275590                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.047152                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.100302                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   243.636366                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             1.216181                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.043153                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000392                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.951705                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.004751                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2831                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2831                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7106                       # number of Writeback hits
system.l20.Writeback_hits::total                 7106                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2831                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2831                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2831                       # number of overall hits
system.l20.overall_hits::total                   2831                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30025                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30041                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30025                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30041                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30025                       # number of overall misses
system.l20.overall_misses::total                30041                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3138580                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6108759368                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6111897948                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3138580                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6108759368                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6111897948                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3138580                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6108759368                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6111897948                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32856                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32872                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7106                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7106                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32856                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32872                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32856                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32872                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.913836                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.913878                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.913836                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.913878                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.913836                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.913878                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 196161.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203455.765795                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203451.880696                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 196161.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203455.765795                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203451.880696                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 196161.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203455.765795                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203451.880696                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6360                       # number of writebacks
system.l20.writebacks::total                     6360                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30025                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30041                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30025                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30041                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30025                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30041                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2180786                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4308266195                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4310446981                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2180786                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4308266195                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4310446981                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2180786                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4308266195                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4310446981                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.913836                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.913878                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.913836                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.913878                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.913836                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.913878                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136299.125000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143489.298751                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143485.469225                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 136299.125000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143489.298751                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143485.469225                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 136299.125000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143489.298751                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143485.469225                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         53950                       # number of replacements
system.l21.tagsinuse                       255.998027                       # Cycle average of tags in use
system.l21.total_refs                           10120                       # Total number of references to valid blocks.
system.l21.sampled_refs                         54206                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.186695                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           31.555543                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.042946                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   223.917566                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.481972                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.123264                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.874678                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.001883                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2403                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2403                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14685                       # number of Writeback hits
system.l21.Writeback_hits::total                14685                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2403                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2403                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2403                       # number of overall hits
system.l21.overall_hits::total                   2403                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        46911                       # number of ReadReq misses
system.l21.ReadReq_misses::total                46924                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        46915                       # number of demand (read+write) misses
system.l21.demand_misses::total                 46928                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        46915                       # number of overall misses
system.l21.overall_misses::total                46928                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2665281                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9543277019                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9545942300                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       699923                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       699923                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2665281                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9543976942                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9546642223                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2665281                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9543976942                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9546642223                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49314                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49327                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14685                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14685                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49318                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49331                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49318                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49331                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.951271                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.951284                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.951275                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.951288                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.951275                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.951288                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 205021.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203433.672678                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203434.112608                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 174980.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 174980.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 205021.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203431.246765                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203431.687330                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 205021.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203431.246765                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203431.687330                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               13338                       # number of writebacks
system.l21.writebacks::total                    13338                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        46911                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           46924                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        46915                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            46928                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        46915                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           46928                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1882949                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6719876075                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6721759024                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       458473                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       458473                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1882949                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6720334548                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6722217497                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1882949                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6720334548                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6722217497                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.951271                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.951284                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.951275                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.951288                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.951275                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.951288                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144842.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143247.342308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143247.784162                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 114618.250000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 114618.250000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 144842.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143244.901375                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143245.343867                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 144842.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143244.901375                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143245.343867                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996548                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011584602                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189577.060606                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996548                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11576948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11576948                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11576948                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11576948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11576948                       # number of overall hits
system.cpu0.icache.overall_hits::total       11576948                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3799329                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3799329                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3799329                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3799329                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3799329                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3799329                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11576967                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11576967                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11576967                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11576967                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11576967                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11576967                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 199964.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 199964.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 199964.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 199964.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 199964.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 199964.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3271699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3271699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3271699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3271699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3271699                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3271699                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 204481.187500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 204481.187500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 204481.187500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 204481.187500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 204481.187500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 204481.187500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162367790                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.593561                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.307115                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.692885                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903543                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096457                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9012941                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9012941                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16085750                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16085750                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16085750                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16085750                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84743                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84743                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84743                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84743                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84743                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17664150693                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17664150693                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17664150693                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17664150693                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17664150693                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17664150693                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9097684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9097684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16170493                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16170493                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16170493                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16170493                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009315                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009315                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005241                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005241                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005241                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005241                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 208443.773444                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 208443.773444                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 208443.773444                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 208443.773444                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 208443.773444                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 208443.773444                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7106                       # number of writebacks
system.cpu0.dcache.writebacks::total             7106                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51887                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51887                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51887                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51887                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6554364330                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6554364330                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6554364330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6554364330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6554364330                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6554364330                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 199487.592221                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 199487.592221                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 199487.592221                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 199487.592221                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 199487.592221                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 199487.592221                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997229                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008247492                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045126.758621                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997229                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11384090                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11384090                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11384090                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11384090                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11384090                       # number of overall hits
system.cpu1.icache.overall_hits::total       11384090                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3707467                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3707467                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3707467                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3707467                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3707467                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3707467                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11384110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11384110                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11384110                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11384110                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11384110                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11384110                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185373.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185373.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185373.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185373.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185373.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185373.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2773512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2773512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2773512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2773512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2773512                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2773512                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 213347.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 213347.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49318                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170299404                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49574                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3435.256465                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.303158                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.696842                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911340                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088660                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7996881                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7996881                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6707310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6707310                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16405                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16405                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15560                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15560                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14704191                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14704191                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14704191                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14704191                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142127                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2746                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144873                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144873                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144873                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144873                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31080852562                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31080852562                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    487026360                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    487026360                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31567878922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31567878922                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31567878922                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31567878922                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8139008                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8139008                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6710056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6710056                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14849064                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14849064                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14849064                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14849064                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017462                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009756                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009756                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009756                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009756                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 218683.660121                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 218683.660121                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 177358.470503                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177358.470503                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 217900.360467                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 217900.360467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 217900.360467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 217900.360467                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1230765                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 123076.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14685                       # number of writebacks
system.cpu1.dcache.writebacks::total            14685                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92813                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2742                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2742                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        95555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        95555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        95555                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        95555                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49314                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49314                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49318                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10112444221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10112444221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       733123                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       733123                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10113177344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10113177344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10113177344                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10113177344                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003321                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003321                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003321                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 205062.339721                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 205062.339721                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 183280.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 183280.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 205060.573097                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 205060.573097                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 205060.573097                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 205060.573097                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
