Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 15 22:20:46 2023
| Host         : DESKTOP-S28V71U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.883        0.000                      0                   81        0.173        0.000                      0                   81        9.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.883        0.000                      0                   81        0.173        0.000                      0                   81        9.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.883ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.748ns (25.980%)  route 2.131ns (74.020%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.685     7.842    uart_rd/rx_flag0
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    uart_rd/CLK
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[0]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X108Y97        FDCE (Setup_fdce_C_CE)      -0.136    24.725    uart_rd/uart_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 16.883    

Slack (MET) :             16.883ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.748ns (25.980%)  route 2.131ns (74.020%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.685     7.842    uart_rd/rx_flag0
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    uart_rd/CLK
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[1]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X108Y97        FDCE (Setup_fdce_C_CE)      -0.136    24.725    uart_rd/uart_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 16.883    

Slack (MET) :             16.883ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.748ns (25.980%)  route 2.131ns (74.020%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.685     7.842    uart_rd/rx_flag0
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    uart_rd/CLK
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[5]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X108Y97        FDCE (Setup_fdce_C_CE)      -0.136    24.725    uart_rd/uart_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 16.883    

Slack (MET) :             16.883ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.748ns (25.980%)  route 2.131ns (74.020%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.685     7.842    uart_rd/rx_flag0
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    uart_rd/CLK
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[7]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X108Y97        FDCE (Setup_fdce_C_CE)      -0.136    24.725    uart_rd/uart_rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 16.883    

Slack (MET) :             17.027ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.748ns (27.278%)  route 1.994ns (72.722%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.548     7.705    uart_rd/rx_flag0
    SLICE_X111Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.415    24.557    uart_rd/CLK
    SLICE_X111Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[3]/C
                         clock pessimism              0.379    24.935    
                         clock uncertainty           -0.035    24.900    
    SLICE_X111Y98        FDCE (Setup_fdce_C_CE)      -0.168    24.732    uart_rd/uart_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         24.732    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 17.027    

Slack (MET) :             17.197ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/rx_data_t_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.965ns (34.821%)  route 1.806ns (65.179%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X110Y98        FDCE                                         r  uart_rd/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDCE (Prop_fdce_C_Q)         0.348     5.311 r  uart_rd/baud_cnt_reg[1]/Q
                         net (fo=12, routed)          0.724     6.035    uart_rd/baud_cnt[1]
    SLICE_X111Y97        LUT6 (Prop_lut6_I3_O)        0.242     6.277 r  uart_rd/rx_data_t[7]_i_4/O
                         net (fo=2, routed)           0.582     6.859    uart_rd/rx_data_t[7]_i_4_n_0
    SLICE_X111Y97        LUT4 (Prop_lut4_I2_O)        0.108     6.967 r  uart_rd/rx_data_t[5]_i_2/O
                         net (fo=2, routed)           0.501     7.468    uart_rd/rx_data_t[5]_i_2_n_0
    SLICE_X110Y97        LUT6 (Prop_lut6_I3_O)        0.267     7.735 r  uart_rd/rx_data_t[1]_i_1/O
                         net (fo=1, routed)           0.000     7.735    uart_rd/rx_data_t[1]_i_1_n_0
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.415    24.557    uart_rd/CLK
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[1]/C
                         clock pessimism              0.379    24.935    
                         clock uncertainty           -0.035    24.900    
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.032    24.932    uart_rd/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 17.197    

Slack (MET) :             17.232ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/rx_data_t_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.748ns (26.941%)  route 2.028ns (73.059%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 24.557 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[2]/Q
                         net (fo=10, routed)          0.680     6.076    uart_rd/baud_cnt[2]
    SLICE_X110Y98        LUT2 (Prop_lut2_I1_O)        0.105     6.181 r  uart_rd/uart_rx_done_i_3/O
                         net (fo=2, routed)           0.525     6.706    uart_rd/uart_rx_done_i_3_n_0
    SLICE_X111Y97        LUT6 (Prop_lut6_I0_O)        0.105     6.811 r  uart_rd/rx_data_t[7]_i_2/O
                         net (fo=6, routed)           0.824     7.635    uart_rd/rx_data_t[7]_i_2_n_0
    SLICE_X112Y99        LUT6 (Prop_lut6_I1_O)        0.105     7.740 r  uart_rd/rx_data_t[3]_i_1/O
                         net (fo=1, routed)           0.000     7.740    uart_rd/rx_data_t[3]_i_1_n_0
    SLICE_X112Y99        FDCE                                         r  uart_rd/rx_data_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.415    24.557    uart_rd/CLK
    SLICE_X112Y99        FDCE                                         r  uart_rd/rx_data_t_reg[3]/C
                         clock pessimism              0.379    24.935    
                         clock uncertainty           -0.035    24.900    
    SLICE_X112Y99        FDCE (Setup_fdce_C_D)        0.072    24.972    uart_rd/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         24.972    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                 17.232    

Slack (MET) :             17.254ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.748ns (30.213%)  route 1.728ns (69.787%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.282     7.439    uart_rd/rx_flag0
    SLICE_X109Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    uart_rd/CLK
    SLICE_X109Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[6]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X109Y98        FDCE (Setup_fdce_C_CE)      -0.168    24.693    uart_rd/uart_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                 17.254    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.748ns (29.921%)  route 1.752ns (70.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.306     7.463    uart_rd/rx_flag0
    SLICE_X108Y99        FDCE                                         r  uart_rd/uart_rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    uart_rd/CLK
    SLICE_X108Y99        FDCE                                         r  uart_rd/uart_rx_data_reg[2]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.725    uart_rd/uart_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 17.262    

Slack (MET) :             17.262ns  (required time - arrival time)
  Source:                 uart_rd/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.748ns (29.921%)  route 1.752ns (70.079%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.576     4.963    uart_rd/CLK
    SLICE_X112Y98        FDCE                                         r  uart_rd/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDCE (Prop_fdce_C_Q)         0.433     5.396 r  uart_rd/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.681     6.077    uart_rd/baud_cnt[7]
    SLICE_X111Y98        LUT2 (Prop_lut2_I0_O)        0.105     6.182 r  uart_rd/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.551     6.733    uart_rd/uart_rx_done_i_4_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I5_O)        0.105     6.838 r  uart_rd/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.215     7.053    uart_rd/uart_rx_done_i_2_n_0
    SLICE_X111Y98        LUT6 (Prop_lut6_I0_O)        0.105     7.158 r  uart_rd/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.306     7.463    uart_rd/rx_flag0
    SLICE_X108Y99        FDCE                                         r  uart_rd/uart_rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.413    24.555    uart_rd/CLK
    SLICE_X108Y99        FDCE                                         r  uart_rd/uart_rx_data_reg[4]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X108Y99        FDCE (Setup_fdce_C_CE)      -0.136    24.725    uart_rd/uart_rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.725    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 17.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart_rd/rx_data_t_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.059%)  route 0.130ns (47.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.637     1.603    uart_rd/CLK
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  uart_rd/rx_data_t_reg[5]/Q
                         net (fo=2, routed)           0.130     1.874    uart_rd/rx_data_t_reg_n_0_[5]
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    uart_rd/CLK
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[5]/C
                         clock pessimism             -0.482     1.638    
    SLICE_X108Y97        FDCE (Hold_fdce_C_D)         0.063     1.701    uart_rd/uart_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_rd/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.637     1.603    uart_rd/CLK
    SLICE_X110Y99        FDCE                                         r  uart_rd/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  uart_rd/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.131     1.874    uart_rd/rx_data_t_reg_n_0_[2]
    SLICE_X108Y99        FDCE                                         r  uart_rd/uart_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    uart_rd/CLK
    SLICE_X108Y99        FDCE                                         r  uart_rd/uart_rx_data_reg[2]/C
                         clock pessimism             -0.482     1.638    
    SLICE_X108Y99        FDCE (Hold_fdce_C_D)         0.059     1.697    uart_rd/uart_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rd/rx_data_t_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.709%)  route 0.132ns (48.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.637     1.603    uart_rd/CLK
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y97        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  uart_rd/rx_data_t_reg[0]/Q
                         net (fo=2, routed)           0.132     1.876    uart_rd/rx_data_t_reg_n_0_[0]
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    uart_rd/CLK
    SLICE_X108Y97        FDCE                                         r  uart_rd/uart_rx_data_reg[0]/C
                         clock pessimism             -0.482     1.638    
    SLICE_X108Y97        FDCE (Hold_fdce_C_D)         0.059     1.697    uart_rd/uart_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_rd/uart_rxd_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/rx_data_t_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.129%)  route 0.100ns (34.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.637     1.603    uart_rd/CLK
    SLICE_X111Y97        FDCE                                         r  uart_rd/uart_rxd_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  uart_rd/uart_rxd_d2_reg/Q
                         net (fo=9, routed)           0.100     1.843    uart_rd/p_7_in[0]
    SLICE_X110Y97        LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  uart_rd/rx_data_t[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    uart_rd/rx_data_t[1]_i_1_n_0
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.909     2.123    uart_rd/CLK
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[1]/C
                         clock pessimism             -0.507     1.616    
    SLICE_X110Y97        FDCE (Hold_fdce_C_D)         0.092     1.708    uart_rd/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_rd/uart_rxd_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/rx_data_t_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.171%)  route 0.099ns (34.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.637     1.603    uart_rd/CLK
    SLICE_X111Y97        FDCE                                         r  uart_rd/uart_rxd_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  uart_rd/uart_rxd_d2_reg/Q
                         net (fo=9, routed)           0.099     1.843    uart_rd/p_7_in[0]
    SLICE_X110Y97        LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  uart_rd/rx_data_t[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    uart_rd/rx_data_t[0]_i_1_n_0
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.909     2.123    uart_rd/CLK
    SLICE_X110Y97        FDCE                                         r  uart_rd/rx_data_t_reg[0]/C
                         clock pessimism             -0.507     1.616    
    SLICE_X110Y97        FDCE (Hold_fdce_C_D)         0.091     1.707    uart_rd/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_rd/rx_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.255%)  route 0.108ns (39.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.637     1.603    uart_rd/CLK
    SLICE_X112Y99        FDCE                                         r  uart_rd/rx_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDCE (Prop_fdce_C_Q)         0.164     1.767 r  uart_rd/rx_data_t_reg[3]/Q
                         net (fo=2, routed)           0.108     1.875    uart_rd/rx_data_t_reg_n_0_[3]
    SLICE_X111Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.909     2.123    uart_rd/CLK
    SLICE_X111Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[3]/C
                         clock pessimism             -0.504     1.619    
    SLICE_X111Y98        FDCE (Hold_fdce_C_D)         0.070     1.689    uart_rd/uart_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_uart_wr/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_wr/uart_txd_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.635     1.601    u_uart_wr/CLK
    SLICE_X106Y96        FDCE                                         r  u_uart_wr/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDCE (Prop_fdce_C_Q)         0.141     1.742 r  u_uart_wr/tx_cnt_reg[2]/Q
                         net (fo=5, routed)           0.117     1.859    u_uart_wr/tx_cnt_reg[2]
    SLICE_X107Y96        LUT5 (Prop_lut5_I2_O)        0.045     1.904 r  u_uart_wr/uart_txd_i_1/O
                         net (fo=1, routed)           0.000     1.904    u_uart_wr/uart_txd_i_1_n_0
    SLICE_X107Y96        FDPE                                         r  u_uart_wr/uart_txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.905     2.119    u_uart_wr/CLK
    SLICE_X107Y96        FDPE                                         r  u_uart_wr/uart_txd_reg/C
                         clock pessimism             -0.505     1.614    
    SLICE_X107Y96        FDPE (Hold_fdpe_C_D)         0.091     1.705    u_uart_wr/uart_txd_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_rd/uart_rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_wr/tx_data_t_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.890%)  route 0.125ns (40.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    uart_rd/CLK
    SLICE_X109Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  uart_rd/uart_rx_data_reg[6]/Q
                         net (fo=1, routed)           0.125     1.867    uart_rd/uart_rx_data[6]
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  uart_rd/tx_data_t[6]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_uart_wr/D[6]
    SLICE_X107Y97        FDCE                                         r  u_uart_wr/tx_data_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_wr/CLK
    SLICE_X107Y97        FDCE                                         r  u_uart_wr/tx_data_t_reg[6]/C
                         clock pessimism             -0.502     1.618    
    SLICE_X107Y97        FDCE (Hold_fdce_C_D)         0.092     1.710    u_uart_wr/tx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_rd/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rd/uart_rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.274%)  route 0.185ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.637     1.603    uart_rd/CLK
    SLICE_X110Y99        FDCE                                         r  uart_rd/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  uart_rd/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.185     1.929    uart_rd/rx_data_t_reg_n_0_[6]
    SLICE_X109Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    uart_rd/CLK
    SLICE_X109Y98        FDCE                                         r  uart_rd/uart_rx_data_reg[6]/C
                         clock pessimism             -0.482     1.638    
    SLICE_X109Y98        FDCE (Hold_fdce_C_D)         0.070     1.708    uart_rd/uart_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_uart_wr/baud_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_wr/baud_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.461%)  route 0.086ns (27.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.636     1.602    u_uart_wr/CLK
    SLICE_X106Y98        FDCE                                         r  u_uart_wr/baud_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.128     1.730 r  u_uart_wr/baud_cnt_reg[5]/Q
                         net (fo=6, routed)           0.086     1.816    u_uart_wr/baud_cnt[5]
    SLICE_X106Y98        LUT6 (Prop_lut6_I3_O)        0.099     1.915 r  u_uart_wr/baud_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.915    u_uart_wr/baud_cnt[6]_i_1__0_n_0
    SLICE_X106Y98        FDCE                                         r  u_uart_wr/baud_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.906     2.120    u_uart_wr/CLK
    SLICE_X106Y98        FDCE                                         r  u_uart_wr/baud_cnt_reg[6]/C
                         clock pessimism             -0.518     1.602    
    SLICE_X106Y98        FDCE (Hold_fdce_C_D)         0.092     1.694    u_uart_wr/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X107Y98   u_uart_wr/baud_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X107Y98   u_uart_wr/baud_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X107Y98   u_uart_wr/baud_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X106Y98   u_uart_wr/baud_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X106Y98   u_uart_wr/baud_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X106Y98   u_uart_wr/baud_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X106Y98   u_uart_wr/baud_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X107Y98   u_uart_wr/baud_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X107Y98   u_uart_wr/baud_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y96   u_uart_wr/tx_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X107Y98   u_uart_wr/baud_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X106Y98   u_uart_wr/baud_cnt_reg[4]/C



