{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708049288778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708049288778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 23:08:08 2024 " "Processing started: Thu Feb 15 23:08:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708049288778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049288778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049288779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708049289328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708049289328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl3.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL3 " "Found entity 1: PBL3" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file d_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg " "Found entity 1: decod_numeros_7seg" {  } { { "decod_numeros_7seg.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/MUX_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_4 " "Found entity 1: decod_2_4" {  } { { "decod_2_4.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_display.v 0 0 " "Found 0 design units, including 0 entities, in source file modulo_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_desc_lim2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_desc_lim2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_desc_lim2 " "Found entity 1: contador_2bit_desc_lim2" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_desc_lim2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_desc_lim5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_desc_lim5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_desc_lim5 " "Found entity 1: contador_4bit_desc_lim5" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_desc_lim5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bit_padrao.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bit_padrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bit_padrao " "Found entity 1: contador_3bit_padrao" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_3bit_padrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a9.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a9.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a9 " "Found entity 1: decod_numeros_7seg_0a9" {  } { { "decod_numeros_7seg_0a9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a3.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a3 " "Found entity 1: decod_numeros_7seg_0a3" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim9.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim9.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim9 " "Found entity 1: contador_4bit_asc_lim9" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_asc_lim9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_asc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_asc " "Found entity 1: contador_2bit_asc" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_asc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708049299162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "recarga_auto PBL3.v(13) " "Verilog HDL Implicit Net warning at PBL3.v(13): created implicit net for \"recarga_auto\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708049299163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_recaregar PBL3.v(15) " "Verilog HDL Implicit Net warning at PBL3.v(15): created implicit net for \"pode_recaregar\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708049299163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_zerada PBL3.v(16) " "Verilog HDL Implicit Net warning at PBL3.v(16): created implicit net for \"r_zerada\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708049299163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_diminuir PBL3.v(17) " "Verilog HDL Implicit Net warning at PBL3.v(17): created implicit net for \"pode_diminuir\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708049299163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_r PBL3.v(21) " "Verilog HDL Implicit Net warning at PBL3.v(21): created implicit net for \"unidade_completa_r\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708049299163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minimo_rolhas PBL3.v(22) " "Verilog HDL Implicit Net warning at PBL3.v(22): created implicit net for \"minimo_rolhas\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708049299163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL3 " "Elaborating entity \"PBL3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708049299214 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "cont_dig_7seg 4 contador_2bit_asc 3 PBL3.v(45) " "Verilog HDL Module Instantiation error at PBL3.v(45): instance \"cont_dig_7seg\" specifies 4 actual port connections but module \"contador_2bit_asc\" only expects 3" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 45 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Analysis & Synthesis" 0 -1 1708049299217 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708049299217 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708049299261 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 15 23:08:19 2024 " "Processing ended: Thu Feb 15 23:08:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708049299261 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708049299261 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708049299261 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299261 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708049299865 ""}
