
SM26CP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d6c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e0  08007e80  08007e80  00008e80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008260  08008260  0000a1dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008260  08008260  00009260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008268  08008268  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008268  08008268  00009268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800826c  0800826c  0000926c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08008270  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  200001dc  0800844c  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  0800844c  0000a53c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e8b0  00000000  00000000  0000a205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002450  00000000  00000000  00018ab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  0001af08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b3a  00000000  00000000  0001bd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001937b  00000000  00000000  0001c8aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010872  00000000  00000000  00035c25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009137b  00000000  00000000  00046497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7812  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ea8  00000000  00000000  000d7858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000dc700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e64 	.word	0x08007e64

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08007e64 	.word	0x08007e64

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <uartPrintf>:
static void MX_ADC1_Init(void);
static void MX_TIM2_Init(void);
static void MX_TIM3_Init(void);
static void MX_TIM4_Init(void);

void uartPrintf(char *str){
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	 HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 100);
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff f819 	bl	8000150 <strlen>
 800111e:	4603      	mov	r3, r0
 8001120:	b29a      	uxth	r2, r3
 8001122:	2364      	movs	r3, #100	@ 0x64
 8001124:	6879      	ldr	r1, [r7, #4]
 8001126:	4803      	ldr	r0, [pc, #12]	@ (8001134 <uartPrintf+0x24>)
 8001128:	f003 feca 	bl	8004ec0 <HAL_UART_Transmit>
}
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000358 	.word	0x20000358

08001138 <systemOnOff>:

void systemOnOff() {
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
	OnOff = !OnOff;
 800113c:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <systemOnOff+0x44>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	bf14      	ite	ne
 8001144:	2301      	movne	r3, #1
 8001146:	2300      	moveq	r3, #0
 8001148:	b2db      	uxtb	r3, r3
 800114a:	f083 0301 	eor.w	r3, r3, #1
 800114e:	b2db      	uxtb	r3, r3
 8001150:	f003 0301 	and.w	r3, r3, #1
 8001154:	b2da      	uxtb	r2, r3
 8001156:	4b09      	ldr	r3, [pc, #36]	@ (800117c <systemOnOff+0x44>)
 8001158:	701a      	strb	r2, [r3, #0]
    if (OnOff) {
 800115a:	4b08      	ldr	r3, [pc, #32]	@ (800117c <systemOnOff+0x44>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d005      	beq.n	800116e <systemOnOff+0x36>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8001162:	2201      	movs	r2, #1
 8001164:	2180      	movs	r1, #128	@ 0x80
 8001166:	4806      	ldr	r0, [pc, #24]	@ (8001180 <systemOnOff+0x48>)
 8001168:	f001 ffe8 	bl	800313c <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
    }
}
 800116c:	e004      	b.n	8001178 <systemOnOff+0x40>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2180      	movs	r1, #128	@ 0x80
 8001172:	4803      	ldr	r0, [pc, #12]	@ (8001180 <systemOnOff+0x48>)
 8001174:	f001 ffe2 	bl	800313c <HAL_GPIO_WritePin>
}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	2000023d 	.word	0x2000023d
 8001180:	40010800 	.word	0x40010800
 8001184:	00000000 	.word	0x00000000

08001188 <readTemperature>:


void readTemperature() {
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
	uint32_t soma = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
    HAL_ADC_Start(&hadc1);
 8001192:	4823      	ldr	r0, [pc, #140]	@ (8001220 <readTemperature+0x98>)
 8001194:	f001 f88a 	bl	80022ac <HAL_ADC_Start>
    for(int i = 0; i < 8; i++){
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	e011      	b.n	80011c2 <readTemperature+0x3a>
    	HAL_ADC_PollForConversion(&hadc1,100);
 800119e:	2164      	movs	r1, #100	@ 0x64
 80011a0:	481f      	ldr	r0, [pc, #124]	@ (8001220 <readTemperature+0x98>)
 80011a2:	f001 f95d 	bl	8002460 <HAL_ADC_PollForConversion>
    	adc = HAL_ADC_GetValue(&hadc1);
 80011a6:	481e      	ldr	r0, [pc, #120]	@ (8001220 <readTemperature+0x98>)
 80011a8:	f001 fb16 	bl	80027d8 <HAL_ADC_GetValue>
 80011ac:	4603      	mov	r3, r0
 80011ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001224 <readTemperature+0x9c>)
 80011b0:	6013      	str	r3, [r2, #0]
        soma += adc;
 80011b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001224 <readTemperature+0x9c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	68fa      	ldr	r2, [r7, #12]
 80011b8:	4413      	add	r3, r2
 80011ba:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < 8; i++){
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	3301      	adds	r3, #1
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	2b07      	cmp	r3, #7
 80011c6:	ddea      	ble.n	800119e <readTemperature+0x16>
    }
    adc = soma / 8;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	08db      	lsrs	r3, r3, #3
 80011cc:	4a15      	ldr	r2, [pc, #84]	@ (8001224 <readTemperature+0x9c>)
 80011ce:	6013      	str	r3, [r2, #0]
    float voltage = (adc / 4095.0);
 80011d0:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <readTemperature+0x9c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f905 	bl	80003e4 <__aeabi_ui2d>
 80011da:	a30f      	add	r3, pc, #60	@ (adr r3, 8001218 <readTemperature+0x90>)
 80011dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e0:	f7ff faa4 	bl	800072c <__aeabi_ddiv>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4610      	mov	r0, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	f7ff fc4c 	bl	8000a88 <__aeabi_d2f>
 80011f0:	4603      	mov	r3, r0
 80011f2:	607b      	str	r3, [r7, #4]
    tempMedida = (voltage) * 50.0;
 80011f4:	490c      	ldr	r1, [pc, #48]	@ (8001228 <readTemperature+0xa0>)
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff fda4 	bl	8000d44 <__aeabi_fmul>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461a      	mov	r2, r3
 8001200:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <readTemperature+0xa4>)
 8001202:	601a      	str	r2, [r3, #0]

    HAL_ADC_Stop(&hadc1);
 8001204:	4806      	ldr	r0, [pc, #24]	@ (8001220 <readTemperature+0x98>)
 8001206:	f001 f8ff 	bl	8002408 <HAL_ADC_Stop>
}
 800120a:	bf00      	nop
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	f3af 8000 	nop.w
 8001218:	00000000 	.word	0x00000000
 800121c:	40affe00 	.word	0x40affe00
 8001220:	20000250 	.word	0x20000250
 8001224:	20000244 	.word	0x20000244
 8001228:	42480000 	.word	0x42480000
 800122c:	20000238 	.word	0x20000238

08001230 <updatePWM>:

void updatePWM() {
 8001230:	b598      	push	{r3, r4, r7, lr}
 8001232:	af00      	add	r7, sp, #0
    if (OnOff) {
 8001234:	4b46      	ldr	r3, [pc, #280]	@ (8001350 <updatePWM+0x120>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	f000 8083 	beq.w	8001344 <updatePWM+0x114>
        if (tempMedida < (tempAjustada - histerese)) {
 800123e:	4b45      	ldr	r3, [pc, #276]	@ (8001354 <updatePWM+0x124>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a45      	ldr	r2, [pc, #276]	@ (8001358 <updatePWM+0x128>)
 8001244:	6812      	ldr	r2, [r2, #0]
 8001246:	4611      	mov	r1, r2
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fc71 	bl	8000b30 <__aeabi_fsub>
 800124e:	4603      	mov	r3, r0
 8001250:	461a      	mov	r2, r3
 8001252:	4b42      	ldr	r3, [pc, #264]	@ (800135c <updatePWM+0x12c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	4610      	mov	r0, r2
 800125a:	f7ff ff2f 	bl	80010bc <__aeabi_fcmpgt>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d023      	beq.n	80012ac <updatePWM+0x7c>

        	rc = (tempAjustada - tempMedida) / 45;
 8001264:	4b3b      	ldr	r3, [pc, #236]	@ (8001354 <updatePWM+0x124>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a3c      	ldr	r2, [pc, #240]	@ (800135c <updatePWM+0x12c>)
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	4611      	mov	r1, r2
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fc5e 	bl	8000b30 <__aeabi_fsub>
 8001274:	4603      	mov	r3, r0
 8001276:	493a      	ldr	r1, [pc, #232]	@ (8001360 <updatePWM+0x130>)
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fe17 	bl	8000eac <__aeabi_fdiv>
 800127e:	4603      	mov	r3, r0
 8001280:	461a      	mov	r2, r3
 8001282:	4b38      	ldr	r3, [pc, #224]	@ (8001364 <updatePWM+0x134>)
 8001284:	601a      	str	r2, [r3, #0]

            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, rc * 10000);
 8001286:	4b37      	ldr	r3, [pc, #220]	@ (8001364 <updatePWM+0x134>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4937      	ldr	r1, [pc, #220]	@ (8001368 <updatePWM+0x138>)
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fd59 	bl	8000d44 <__aeabi_fmul>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	4b35      	ldr	r3, [pc, #212]	@ (800136c <updatePWM+0x13c>)
 8001298:	681c      	ldr	r4, [r3, #0]
 800129a:	4610      	mov	r0, r2
 800129c:	f7ff ff18 	bl	80010d0 <__aeabi_f2uiz>
 80012a0:	4603      	mov	r3, r0
 80012a2:	6363      	str	r3, [r4, #52]	@ 0x34
            controlador = false;
 80012a4:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <updatePWM+0x140>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
            }
        }
    } else {
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
    }
}
 80012aa:	e04f      	b.n	800134c <updatePWM+0x11c>
        } else if (tempMedida > (tempAjustada + histerese)) {
 80012ac:	4b29      	ldr	r3, [pc, #164]	@ (8001354 <updatePWM+0x124>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a29      	ldr	r2, [pc, #164]	@ (8001358 <updatePWM+0x128>)
 80012b2:	6812      	ldr	r2, [r2, #0]
 80012b4:	4611      	mov	r1, r2
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fc3c 	bl	8000b34 <__addsf3>
 80012bc:	4603      	mov	r3, r0
 80012be:	461a      	mov	r2, r3
 80012c0:	4b26      	ldr	r3, [pc, #152]	@ (800135c <updatePWM+0x12c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4619      	mov	r1, r3
 80012c6:	4610      	mov	r0, r2
 80012c8:	f7ff feda 	bl	8001080 <__aeabi_fcmplt>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d00d      	beq.n	80012ee <updatePWM+0xbe>
        	rc = 0;
 80012d2:	4b24      	ldr	r3, [pc, #144]	@ (8001364 <updatePWM+0x134>)
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, rc);
 80012da:	4b22      	ldr	r3, [pc, #136]	@ (8001364 <updatePWM+0x134>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a23      	ldr	r2, [pc, #140]	@ (800136c <updatePWM+0x13c>)
 80012e0:	6814      	ldr	r4, [r2, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fef4 	bl	80010d0 <__aeabi_f2uiz>
 80012e8:	4603      	mov	r3, r0
 80012ea:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80012ec:	e02e      	b.n	800134c <updatePWM+0x11c>
            if(controlador == false){
 80012ee:	4b20      	ldr	r3, [pc, #128]	@ (8001370 <updatePWM+0x140>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	f083 0301 	eor.w	r3, r3, #1
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d027      	beq.n	800134c <updatePWM+0x11c>
            	rc = (tempAjustada - tempMedida) / 45;
 80012fc:	4b15      	ldr	r3, [pc, #84]	@ (8001354 <updatePWM+0x124>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a16      	ldr	r2, [pc, #88]	@ (800135c <updatePWM+0x12c>)
 8001302:	6812      	ldr	r2, [r2, #0]
 8001304:	4611      	mov	r1, r2
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff fc12 	bl	8000b30 <__aeabi_fsub>
 800130c:	4603      	mov	r3, r0
 800130e:	4914      	ldr	r1, [pc, #80]	@ (8001360 <updatePWM+0x130>)
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fdcb 	bl	8000eac <__aeabi_fdiv>
 8001316:	4603      	mov	r3, r0
 8001318:	461a      	mov	r2, r3
 800131a:	4b12      	ldr	r3, [pc, #72]	@ (8001364 <updatePWM+0x134>)
 800131c:	601a      	str	r2, [r3, #0]
            	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, rc * 10000);
 800131e:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <updatePWM+0x134>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4911      	ldr	r1, [pc, #68]	@ (8001368 <updatePWM+0x138>)
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fd0d 	bl	8000d44 <__aeabi_fmul>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <updatePWM+0x13c>)
 8001330:	681c      	ldr	r4, [r3, #0]
 8001332:	4610      	mov	r0, r2
 8001334:	f7ff fecc 	bl	80010d0 <__aeabi_f2uiz>
 8001338:	4603      	mov	r3, r0
 800133a:	6363      	str	r3, [r4, #52]	@ 0x34
            	controlador = true;
 800133c:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <updatePWM+0x140>)
 800133e:	2201      	movs	r2, #1
 8001340:	701a      	strb	r2, [r3, #0]
}
 8001342:	e003      	b.n	800134c <updatePWM+0x11c>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001344:	4b09      	ldr	r3, [pc, #36]	@ (800136c <updatePWM+0x13c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2200      	movs	r2, #0
 800134a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800134c:	bf00      	nop
 800134e:	bd98      	pop	{r3, r4, r7, pc}
 8001350:	2000023d 	.word	0x2000023d
 8001354:	20000000 	.word	0x20000000
 8001358:	20000004 	.word	0x20000004
 800135c:	20000238 	.word	0x20000238
 8001360:	42340000 	.word	0x42340000
 8001364:	20000240 	.word	0x20000240
 8001368:	461c4000 	.word	0x461c4000
 800136c:	200002c8 	.word	0x200002c8
 8001370:	2000023e 	.word	0x2000023e

08001374 <encoderBotao>:

void encoderBotao() {
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	modoAjuste = !modoAjuste;
 8001378:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <encoderBotao+0x48>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	bf14      	ite	ne
 8001380:	2301      	movne	r3, #1
 8001382:	2300      	moveq	r3, #0
 8001384:	b2db      	uxtb	r3, r3
 8001386:	f083 0301 	eor.w	r3, r3, #1
 800138a:	b2db      	uxtb	r3, r3
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	b2da      	uxtb	r2, r3
 8001392:	4b0a      	ldr	r3, [pc, #40]	@ (80013bc <encoderBotao+0x48>)
 8001394:	701a      	strb	r2, [r3, #0]
		if (modoAjuste) {
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <encoderBotao+0x48>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d006      	beq.n	80013ac <encoderBotao+0x38>
			HAL_GPIO_WritePin(GPIOA, ledAjuste_Pin, GPIO_PIN_SET);
 800139e:	2201      	movs	r2, #1
 80013a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013a4:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <encoderBotao+0x4c>)
 80013a6:	f001 fec9 	bl	800313c <HAL_GPIO_WritePin>
		} else {
			HAL_GPIO_WritePin(GPIOA, ledAjuste_Pin, GPIO_PIN_RESET);
		}
}
 80013aa:	e005      	b.n	80013b8 <encoderBotao+0x44>
			HAL_GPIO_WritePin(GPIOA, ledAjuste_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013b2:	4803      	ldr	r0, [pc, #12]	@ (80013c0 <encoderBotao+0x4c>)
 80013b4:	f001 fec2 	bl	800313c <HAL_GPIO_WritePin>
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	2000023c 	.word	0x2000023c
 80013c0:	40010800 	.word	0x40010800

080013c4 <encoderGiro>:

void encoderGiro(void) {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0

    int contador = (int)__HAL_TIM_GET_COUNTER(&htim4);
 80013ca:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <encoderGiro+0x8c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d0:	607b      	str	r3, [r7, #4]
    if (modoAjuste) {
 80013d2:	4b20      	ldr	r3, [pc, #128]	@ (8001454 <encoderGiro+0x90>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d035      	beq.n	8001446 <encoderGiro+0x82>
        if (contador > 0) {
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	dd0b      	ble.n	80013f8 <encoderGiro+0x34>
        	tempAjustada++;
 80013e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001458 <encoderGiro+0x94>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fba3 	bl	8000b34 <__addsf3>
 80013ee:	4603      	mov	r3, r0
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b19      	ldr	r3, [pc, #100]	@ (8001458 <encoderGiro+0x94>)
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	e00d      	b.n	8001414 <encoderGiro+0x50>
        } else if (contador < 0) {
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	da0a      	bge.n	8001414 <encoderGiro+0x50>
        	tempAjustada--;
 80013fe:	4b16      	ldr	r3, [pc, #88]	@ (8001458 <encoderGiro+0x94>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff fb92 	bl	8000b30 <__aeabi_fsub>
 800140c:	4603      	mov	r3, r0
 800140e:	461a      	mov	r2, r3
 8001410:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <encoderGiro+0x94>)
 8001412:	601a      	str	r2, [r3, #0]
        }

        if (tempAjustada < 30) tempAjustada = 30;
 8001414:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <encoderGiro+0x94>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4910      	ldr	r1, [pc, #64]	@ (800145c <encoderGiro+0x98>)
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fe30 	bl	8001080 <__aeabi_fcmplt>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d002      	beq.n	800142c <encoderGiro+0x68>
 8001426:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <encoderGiro+0x94>)
 8001428:	4a0c      	ldr	r2, [pc, #48]	@ (800145c <encoderGiro+0x98>)
 800142a:	601a      	str	r2, [r3, #0]
        if (tempAjustada > 45) tempAjustada = 45;
 800142c:	4b0a      	ldr	r3, [pc, #40]	@ (8001458 <encoderGiro+0x94>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	490b      	ldr	r1, [pc, #44]	@ (8001460 <encoderGiro+0x9c>)
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fe42 	bl	80010bc <__aeabi_fcmpgt>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d100      	bne.n	8001440 <encoderGiro+0x7c>

    }
}
 800143e:	e002      	b.n	8001446 <encoderGiro+0x82>
        if (tempAjustada > 45) tempAjustada = 45;
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <encoderGiro+0x94>)
 8001442:	4a07      	ldr	r2, [pc, #28]	@ (8001460 <encoderGiro+0x9c>)
 8001444:	601a      	str	r2, [r3, #0]
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000310 	.word	0x20000310
 8001454:	2000023c 	.word	0x2000023c
 8001458:	20000000 	.word	0x20000000
 800145c:	41f00000 	.word	0x41f00000
 8001460:	42340000 	.word	0x42340000

08001464 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	80fb      	strh	r3, [r7, #6]
	millisAtual = HAL_GetTick();
 800146e:	f000 fe3b 	bl	80020e8 <HAL_GetTick>
 8001472:	4603      	mov	r3, r0
 8001474:	4a0e      	ldr	r2, [pc, #56]	@ (80014b0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001476:	6013      	str	r3, [r2, #0]
	if(millisAtual - millisPassado > 50)
 8001478:	4b0d      	ldr	r3, [pc, #52]	@ (80014b0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b0d      	ldr	r3, [pc, #52]	@ (80014b4 <HAL_GPIO_EXTI_Callback+0x50>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	2b32      	cmp	r3, #50	@ 0x32
 8001484:	d910      	bls.n	80014a8 <HAL_GPIO_EXTI_Callback+0x44>
	{
		if (GPIO_Pin == OnOff_Pin ) {
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800148c:	d102      	bne.n	8001494 <HAL_GPIO_EXTI_Callback+0x30>
			systemOnOff();
 800148e:	f7ff fe53 	bl	8001138 <systemOnOff>
 8001492:	e005      	b.n	80014a0 <HAL_GPIO_EXTI_Callback+0x3c>
		} else if (GPIO_Pin == Mode_Pin) {
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800149a:	d101      	bne.n	80014a0 <HAL_GPIO_EXTI_Callback+0x3c>
			encoderBotao();
 800149c:	f7ff ff6a 	bl	8001374 <encoderBotao>
		}
		millisPassado = millisAtual;
 80014a0:	4b03      	ldr	r3, [pc, #12]	@ (80014b0 <HAL_GPIO_EXTI_Callback+0x4c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a03      	ldr	r2, [pc, #12]	@ (80014b4 <HAL_GPIO_EXTI_Callback+0x50>)
 80014a6:	6013      	str	r3, [r2, #0]
	}
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	2000024c 	.word	0x2000024c
 80014b4:	20000248 	.word	0x20000248

080014b8 <main>:

int main(void)
{
 80014b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014bc:	b089      	sub	sp, #36	@ 0x24
 80014be:	af06      	add	r7, sp, #24

  HAL_Init();
 80014c0:	f000 fdea 	bl	8002098 <HAL_Init>
  SystemClock_Config();
 80014c4:	f000 f868 	bl	8001598 <SystemClock_Config>

  MX_GPIO_Init();
 80014c8:	f000 fa42 	bl	8001950 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80014cc:	f000 fa16 	bl	80018fc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80014d0:	f000 f8be 	bl	8001650 <MX_ADC1_Init>
  MX_TIM2_Init();
 80014d4:	f000 f8fa 	bl	80016cc <MX_TIM2_Init>
  MX_TIM3_Init();
 80014d8:	f000 f946 	bl	8001768 <MX_TIM3_Init>
  MX_TIM4_Init();
 80014dc:	f000 f9ba 	bl	8001854 <MX_TIM4_Init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80014e0:	2104      	movs	r1, #4
 80014e2:	4822      	ldr	r0, [pc, #136]	@ (800156c <main+0xb4>)
 80014e4:	f002 fd00 	bl	8003ee8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80014e8:	2100      	movs	r1, #0
 80014ea:	4821      	ldr	r0, [pc, #132]	@ (8001570 <main+0xb8>)
 80014ec:	f002 fcfc 	bl	8003ee8 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80014f0:	213c      	movs	r1, #60	@ 0x3c
 80014f2:	4820      	ldr	r0, [pc, #128]	@ (8001574 <main+0xbc>)
 80014f4:	f002 fe3c 	bl	8004170 <HAL_TIM_Encoder_Start>
  HAL_ADCEx_Calibration_Start(&hadc1);
 80014f8:	481f      	ldr	r0, [pc, #124]	@ (8001578 <main+0xc0>)
 80014fa:	f001 fb0d 	bl	8002b18 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc1);
 80014fe:	481e      	ldr	r0, [pc, #120]	@ (8001578 <main+0xc0>)
 8001500:	f001 f8b4 	bl	800266c <HAL_ADC_Start_IT>

  while (1)
  {
	  readTemperature();
 8001504:	f7ff fe40 	bl	8001188 <readTemperature>
	  updatePWM();
 8001508:	f7ff fe92 	bl	8001230 <updatePWM>
	  encoderGiro();
 800150c:	f7ff ff5a 	bl	80013c4 <encoderGiro>
	  sprintf(buffer, "TM: %.2f, TAJ: %.2f, ST: %d, MD: %d, RC: %.2f \n", tempMedida, tempAjustada, OnOff, modoAjuste, rc);
 8001510:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <main+0xc4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4618      	mov	r0, r3
 8001516:	f7fe ff87 	bl	8000428 <__aeabi_f2d>
 800151a:	4680      	mov	r8, r0
 800151c:	4689      	mov	r9, r1
 800151e:	4b18      	ldr	r3, [pc, #96]	@ (8001580 <main+0xc8>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe ff80 	bl	8000428 <__aeabi_f2d>
 8001528:	4604      	mov	r4, r0
 800152a:	460d      	mov	r5, r1
 800152c:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <main+0xcc>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	461e      	mov	r6, r3
 8001532:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <main+0xd0>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	4b14      	ldr	r3, [pc, #80]	@ (800158c <main+0xd4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe ff73 	bl	8000428 <__aeabi_f2d>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	9303      	str	r3, [sp, #12]
 800154e:	9602      	str	r6, [sp, #8]
 8001550:	e9cd 4500 	strd	r4, r5, [sp]
 8001554:	4642      	mov	r2, r8
 8001556:	464b      	mov	r3, r9
 8001558:	490d      	ldr	r1, [pc, #52]	@ (8001590 <main+0xd8>)
 800155a:	480e      	ldr	r0, [pc, #56]	@ (8001594 <main+0xdc>)
 800155c:	f004 fb4e 	bl	8005bfc <siprintf>
	  uartPrintf(buffer);
 8001560:	480c      	ldr	r0, [pc, #48]	@ (8001594 <main+0xdc>)
 8001562:	f7ff fdd5 	bl	8001110 <uartPrintf>
	  readTemperature();
 8001566:	bf00      	nop
 8001568:	e7cc      	b.n	8001504 <main+0x4c>
 800156a:	bf00      	nop
 800156c:	20000280 	.word	0x20000280
 8001570:	200002c8 	.word	0x200002c8
 8001574:	20000310 	.word	0x20000310
 8001578:	20000250 	.word	0x20000250
 800157c:	20000238 	.word	0x20000238
 8001580:	20000000 	.word	0x20000000
 8001584:	2000023d 	.word	0x2000023d
 8001588:	2000023c 	.word	0x2000023c
 800158c:	20000240 	.word	0x20000240
 8001590:	08007e80 	.word	0x08007e80
 8001594:	200001f8 	.word	0x200001f8

08001598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b094      	sub	sp, #80	@ 0x50
 800159c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015a2:	2228      	movs	r2, #40	@ 0x28
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f004 fb8b 	bl	8005cc2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015c8:	2301      	movs	r3, #1
 80015ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015d2:	2300      	movs	r3, #0
 80015d4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015d6:	2301      	movs	r3, #1
 80015d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015da:	2302      	movs	r3, #2
 80015dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015e4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80015e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015ee:	4618      	mov	r0, r3
 80015f0:	f001 fdd4 	bl	800319c <HAL_RCC_OscConfig>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <SystemClock_Config+0x66>
  {
    Error_Handler();
 80015fa:	f000 fa4d 	bl	8001a98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015fe:	230f      	movs	r3, #15
 8001600:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001602:	2302      	movs	r3, #2
 8001604:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800160a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800160e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	2102      	movs	r1, #2
 800161a:	4618      	mov	r0, r3
 800161c:	f002 f840 	bl	80036a0 <HAL_RCC_ClockConfig>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001626:	f000 fa37 	bl	8001a98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800162a:	2302      	movs	r3, #2
 800162c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800162e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001632:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001634:	1d3b      	adds	r3, r7, #4
 8001636:	4618      	mov	r0, r3
 8001638:	f002 f9f0 	bl	8003a1c <HAL_RCCEx_PeriphCLKConfig>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001642:	f000 fa29 	bl	8001a98 <Error_Handler>
  }
}
 8001646:	bf00      	nop
 8001648:	3750      	adds	r7, #80	@ 0x50
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001660:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <MX_ADC1_Init+0x74>)
 8001662:	4a19      	ldr	r2, [pc, #100]	@ (80016c8 <MX_ADC1_Init+0x78>)
 8001664:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001666:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <MX_ADC1_Init+0x74>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800166c:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <MX_ADC1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001672:	4b14      	ldr	r3, [pc, #80]	@ (80016c4 <MX_ADC1_Init+0x74>)
 8001674:	2200      	movs	r2, #0
 8001676:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC2;
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <MX_ADC1_Init+0x74>)
 800167a:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 800167e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001680:	4b10      	ldr	r3, [pc, #64]	@ (80016c4 <MX_ADC1_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001686:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <MX_ADC1_Init+0x74>)
 8001688:	2201      	movs	r2, #1
 800168a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168c:	480d      	ldr	r0, [pc, #52]	@ (80016c4 <MX_ADC1_Init+0x74>)
 800168e:	f000 fd35 	bl	80020fc <HAL_ADC_Init>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001698:	f000 f9fe 	bl	8001a98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a0:	2301      	movs	r3, #1
 80016a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80016a4:	2302      	movs	r3, #2
 80016a6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016a8:	1d3b      	adds	r3, r7, #4
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <MX_ADC1_Init+0x74>)
 80016ae:	f001 f89f 	bl	80027f0 <HAL_ADC_ConfigChannel>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80016b8:	f000 f9ee 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	3710      	adds	r7, #16
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000250 	.word	0x20000250
 80016c8:	40012400 	.word	0x40012400

080016cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016d2:	f107 0308 	add.w	r3, r7, #8
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	609a      	str	r2, [r3, #8]
 80016de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e0:	463b      	mov	r3, r7
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001764 <MX_TIM2_Init+0x98>)
 80016ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 80016f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001764 <MX_TIM2_Init+0x98>)
 80016f2:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80016f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <MX_TIM2_Init+0x98>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3333;
 80016fe:	4b19      	ldr	r3, [pc, #100]	@ (8001764 <MX_TIM2_Init+0x98>)
 8001700:	f640 5205 	movw	r2, #3333	@ 0xd05
 8001704:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001706:	4b17      	ldr	r3, [pc, #92]	@ (8001764 <MX_TIM2_Init+0x98>)
 8001708:	2200      	movs	r2, #0
 800170a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800170c:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <MX_TIM2_Init+0x98>)
 800170e:	2200      	movs	r2, #0
 8001710:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001712:	4814      	ldr	r0, [pc, #80]	@ (8001764 <MX_TIM2_Init+0x98>)
 8001714:	f002 faee 	bl	8003cf4 <HAL_TIM_Base_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800171e:	f000 f9bb 	bl	8001a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001722:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001726:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001728:	f107 0308 	add.w	r3, r7, #8
 800172c:	4619      	mov	r1, r3
 800172e:	480d      	ldr	r0, [pc, #52]	@ (8001764 <MX_TIM2_Init+0x98>)
 8001730:	f002 ff76 	bl	8004620 <HAL_TIM_ConfigClockSource>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800173a:	f000 f9ad 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001746:	463b      	mov	r3, r7
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	@ (8001764 <MX_TIM2_Init+0x98>)
 800174c:	f003 faf8 	bl	8004d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001756:	f000 f99f 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000280 	.word	0x20000280

08001768 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08e      	sub	sp, #56	@ 0x38
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800176e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]
 8001778:	609a      	str	r2, [r3, #8]
 800177a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800177c:	f107 0320 	add.w	r3, r7, #32
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]
 8001794:	615a      	str	r2, [r3, #20]
 8001796:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001798:	4b2c      	ldr	r3, [pc, #176]	@ (800184c <MX_TIM3_Init+0xe4>)
 800179a:	4a2d      	ldr	r2, [pc, #180]	@ (8001850 <MX_TIM3_Init+0xe8>)
 800179c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 800179e:	4b2b      	ldr	r3, [pc, #172]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017a0:	2248      	movs	r2, #72	@ 0x48
 80017a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a4:	4b29      	ldr	r3, [pc, #164]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80017aa:	4b28      	ldr	r3, [pc, #160]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017ac:	f242 720f 	movw	r2, #9999	@ 0x270f
 80017b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b2:	4b26      	ldr	r3, [pc, #152]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b8:	4b24      	ldr	r3, [pc, #144]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017be:	4823      	ldr	r0, [pc, #140]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017c0:	f002 fa98 	bl	8003cf4 <HAL_TIM_Base_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80017ca:	f000 f965 	bl	8001a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017d8:	4619      	mov	r1, r3
 80017da:	481c      	ldr	r0, [pc, #112]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017dc:	f002 ff20 	bl	8004620 <HAL_TIM_ConfigClockSource>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80017e6:	f000 f957 	bl	8001a98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017ea:	4818      	ldr	r0, [pc, #96]	@ (800184c <MX_TIM3_Init+0xe4>)
 80017ec:	f002 fb24 	bl	8003e38 <HAL_TIM_PWM_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80017f6:	f000 f94f 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017fa:	2300      	movs	r3, #0
 80017fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017fe:	2300      	movs	r3, #0
 8001800:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001802:	f107 0320 	add.w	r3, r7, #32
 8001806:	4619      	mov	r1, r3
 8001808:	4810      	ldr	r0, [pc, #64]	@ (800184c <MX_TIM3_Init+0xe4>)
 800180a:	f003 fa99 	bl	8004d40 <HAL_TIMEx_MasterConfigSynchronization>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001814:	f000 f940 	bl	8001a98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001818:	2360      	movs	r3, #96	@ 0x60
 800181a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001824:	2300      	movs	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001828:	1d3b      	adds	r3, r7, #4
 800182a:	2200      	movs	r2, #0
 800182c:	4619      	mov	r1, r3
 800182e:	4807      	ldr	r0, [pc, #28]	@ (800184c <MX_TIM3_Init+0xe4>)
 8001830:	f002 fe34 	bl	800449c <HAL_TIM_PWM_ConfigChannel>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800183a:	f000 f92d 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800183e:	4803      	ldr	r0, [pc, #12]	@ (800184c <MX_TIM3_Init+0xe4>)
 8001840:	f000 fa0c 	bl	8001c5c <HAL_TIM_MspPostInit>

}
 8001844:	bf00      	nop
 8001846:	3738      	adds	r7, #56	@ 0x38
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	200002c8 	.word	0x200002c8
 8001850:	40000400 	.word	0x40000400

08001854 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08c      	sub	sp, #48	@ 0x30
 8001858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800185a:	f107 030c 	add.w	r3, r7, #12
 800185e:	2224      	movs	r2, #36	@ 0x24
 8001860:	2100      	movs	r1, #0
 8001862:	4618      	mov	r0, r3
 8001864:	f004 fa2d 	bl	8005cc2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001870:	4b20      	ldr	r3, [pc, #128]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 8001872:	4a21      	ldr	r2, [pc, #132]	@ (80018f8 <MX_TIM4_Init+0xa4>)
 8001874:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001876:	4b1f      	ldr	r3, [pc, #124]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 8001878:	2200      	movs	r2, #0
 800187a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187c:	4b1d      	ldr	r3, [pc, #116]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001882:	4b1c      	ldr	r3, [pc, #112]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 8001884:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001888:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188a:	4b1a      	ldr	r3, [pc, #104]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 800188c:	2200      	movs	r2, #0
 800188e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001890:	4b18      	ldr	r3, [pc, #96]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 8001892:	2280      	movs	r2, #128	@ 0x80
 8001894:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001896:	2303      	movs	r3, #3
 8001898:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800189e:	2301      	movs	r3, #1
 80018a0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80018a6:	230a      	movs	r3, #10
 80018a8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018aa:	2300      	movs	r3, #0
 80018ac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018ae:	2301      	movs	r3, #1
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4619      	mov	r1, r3
 80018c0:	480c      	ldr	r0, [pc, #48]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 80018c2:	f002 fbb3 	bl	800402c <HAL_TIM_Encoder_Init>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80018cc:	f000 f8e4 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d0:	2300      	movs	r3, #0
 80018d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80018d8:	1d3b      	adds	r3, r7, #4
 80018da:	4619      	mov	r1, r3
 80018dc:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <MX_TIM4_Init+0xa0>)
 80018de:	f003 fa2f 	bl	8004d40 <HAL_TIMEx_MasterConfigSynchronization>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80018e8:	f000 f8d6 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80018ec:	bf00      	nop
 80018ee:	3730      	adds	r7, #48	@ 0x30
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20000310 	.word	0x20000310
 80018f8:	40000800 	.word	0x40000800

080018fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 8001902:	4a12      	ldr	r2, [pc, #72]	@ (800194c <MX_USART2_UART_Init+0x50>)
 8001904:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 4800;
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 8001908:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 800190c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800190e:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001914:	4b0c      	ldr	r3, [pc, #48]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800191a:	4b0b      	ldr	r3, [pc, #44]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001920:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 8001922:	220c      	movs	r2, #12
 8001924:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001926:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 8001928:	2200      	movs	r2, #0
 800192a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800192c:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 800192e:	2200      	movs	r2, #0
 8001930:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001932:	4805      	ldr	r0, [pc, #20]	@ (8001948 <MX_USART2_UART_Init+0x4c>)
 8001934:	f003 fa74 	bl	8004e20 <HAL_UART_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800193e:	f000 f8ab 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000358 	.word	0x20000358
 800194c:	40004400 	.word	0x40004400

08001950 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001956:	f107 0310 	add.w	r3, r7, #16
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001964:	4b3f      	ldr	r3, [pc, #252]	@ (8001a64 <MX_GPIO_Init+0x114>)
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	4a3e      	ldr	r2, [pc, #248]	@ (8001a64 <MX_GPIO_Init+0x114>)
 800196a:	f043 0310 	orr.w	r3, r3, #16
 800196e:	6193      	str	r3, [r2, #24]
 8001970:	4b3c      	ldr	r3, [pc, #240]	@ (8001a64 <MX_GPIO_Init+0x114>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	f003 0310 	and.w	r3, r3, #16
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800197c:	4b39      	ldr	r3, [pc, #228]	@ (8001a64 <MX_GPIO_Init+0x114>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	4a38      	ldr	r2, [pc, #224]	@ (8001a64 <MX_GPIO_Init+0x114>)
 8001982:	f043 0320 	orr.w	r3, r3, #32
 8001986:	6193      	str	r3, [r2, #24]
 8001988:	4b36      	ldr	r3, [pc, #216]	@ (8001a64 <MX_GPIO_Init+0x114>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	f003 0320 	and.w	r3, r3, #32
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001994:	4b33      	ldr	r3, [pc, #204]	@ (8001a64 <MX_GPIO_Init+0x114>)
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	4a32      	ldr	r2, [pc, #200]	@ (8001a64 <MX_GPIO_Init+0x114>)
 800199a:	f043 0304 	orr.w	r3, r3, #4
 800199e:	6193      	str	r3, [r2, #24]
 80019a0:	4b30      	ldr	r3, [pc, #192]	@ (8001a64 <MX_GPIO_Init+0x114>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001a64 <MX_GPIO_Init+0x114>)
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	4a2c      	ldr	r2, [pc, #176]	@ (8001a64 <MX_GPIO_Init+0x114>)
 80019b2:	f043 0308 	orr.w	r3, r3, #8
 80019b6:	6193      	str	r3, [r2, #24]
 80019b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a64 <MX_GPIO_Init+0x114>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	603b      	str	r3, [r7, #0]
 80019c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDX_GPIO_Port, LEDX_Pin, GPIO_PIN_RESET);
 80019c4:	2200      	movs	r2, #0
 80019c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019ca:	4827      	ldr	r0, [pc, #156]	@ (8001a68 <MX_GPIO_Init+0x118>)
 80019cc:	f001 fbb6 	bl	800313c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LedOnOff_Pin|ledAjuste_Pin, GPIO_PIN_RESET);
 80019d0:	2200      	movs	r2, #0
 80019d2:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80019d6:	4825      	ldr	r0, [pc, #148]	@ (8001a6c <MX_GPIO_Init+0x11c>)
 80019d8:	f001 fbb0 	bl	800313c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LEDX_Pin */
  GPIO_InitStruct.Pin = LEDX_Pin;
 80019dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e2:	2301      	movs	r3, #1
 80019e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2302      	movs	r3, #2
 80019ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEDX_GPIO_Port, &GPIO_InitStruct);
 80019ee:	f107 0310 	add.w	r3, r7, #16
 80019f2:	4619      	mov	r1, r3
 80019f4:	481c      	ldr	r0, [pc, #112]	@ (8001a68 <MX_GPIO_Init+0x118>)
 80019f6:	f001 fa1d 	bl	8002e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LedOnOff_Pin ledAjuste_Pin */
  GPIO_InitStruct.Pin = LedOnOff_Pin|ledAjuste_Pin;
 80019fa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80019fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a00:	2301      	movs	r3, #1
 8001a02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a04:	2302      	movs	r3, #2
 8001a06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0310 	add.w	r3, r7, #16
 8001a10:	4619      	mov	r1, r3
 8001a12:	4816      	ldr	r0, [pc, #88]	@ (8001a6c <MX_GPIO_Init+0x11c>)
 8001a14:	f001 fa0e 	bl	8002e34 <HAL_GPIO_Init>

  /*Configure GPIO pin : Taj_Pin */
  GPIO_InitStruct.Pin = Taj_Pin;
 8001a18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Taj_GPIO_Port, &GPIO_InitStruct);
 8001a26:	f107 0310 	add.w	r3, r7, #16
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	480f      	ldr	r0, [pc, #60]	@ (8001a6c <MX_GPIO_Init+0x11c>)
 8001a2e:	f001 fa01 	bl	8002e34 <HAL_GPIO_Init>

  /*Configure GPIO pins : OnOff_Pin Mode_Pin */
  GPIO_InitStruct.Pin = OnOff_Pin|Mode_Pin;
 8001a32:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a38:	4b0d      	ldr	r3, [pc, #52]	@ (8001a70 <MX_GPIO_Init+0x120>)
 8001a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a40:	f107 0310 	add.w	r3, r7, #16
 8001a44:	4619      	mov	r1, r3
 8001a46:	4809      	ldr	r0, [pc, #36]	@ (8001a6c <MX_GPIO_Init+0x11c>)
 8001a48:	f001 f9f4 	bl	8002e34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2100      	movs	r1, #0
 8001a50:	2028      	movs	r0, #40	@ 0x28
 8001a52:	f001 f9c4 	bl	8002dde <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a56:	2028      	movs	r0, #40	@ 0x28
 8001a58:	f001 f9dd 	bl	8002e16 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a5c:	bf00      	nop
 8001a5e:	3720      	adds	r7, #32
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40011000 	.word	0x40011000
 8001a6c:	40010800 	.word	0x40010800
 8001a70:	10110000 	.word	0x10110000

08001a74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a04      	ldr	r2, [pc, #16]	@ (8001a94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d101      	bne.n	8001a8a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001a86:	f000 fb1d 	bl	80020c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40012c00 	.word	0x40012c00

08001a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a9c:	b672      	cpsid	i
}
 8001a9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <Error_Handler+0x8>

08001aa4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001aaa:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <HAL_MspInit+0x5c>)
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	4a14      	ldr	r2, [pc, #80]	@ (8001b00 <HAL_MspInit+0x5c>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6193      	str	r3, [r2, #24]
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <HAL_MspInit+0x5c>)
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <HAL_MspInit+0x5c>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b00 <HAL_MspInit+0x5c>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001acc:	61d3      	str	r3, [r2, #28]
 8001ace:	4b0c      	ldr	r3, [pc, #48]	@ (8001b00 <HAL_MspInit+0x5c>)
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ada:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <HAL_MspInit+0x60>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <HAL_MspInit+0x60>)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af6:	bf00      	nop
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	40021000 	.word	0x40021000
 8001b04:	40010000 	.word	0x40010000

08001b08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b088      	sub	sp, #32
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0310 	add.w	r3, r7, #16
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a14      	ldr	r2, [pc, #80]	@ (8001b74 <HAL_ADC_MspInit+0x6c>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d121      	bne.n	8001b6c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b28:	4b13      	ldr	r3, [pc, #76]	@ (8001b78 <HAL_ADC_MspInit+0x70>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	4a12      	ldr	r2, [pc, #72]	@ (8001b78 <HAL_ADC_MspInit+0x70>)
 8001b2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b32:	6193      	str	r3, [r2, #24]
 8001b34:	4b10      	ldr	r3, [pc, #64]	@ (8001b78 <HAL_ADC_MspInit+0x70>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b40:	4b0d      	ldr	r3, [pc, #52]	@ (8001b78 <HAL_ADC_MspInit+0x70>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	4a0c      	ldr	r2, [pc, #48]	@ (8001b78 <HAL_ADC_MspInit+0x70>)
 8001b46:	f043 0304 	orr.w	r3, r3, #4
 8001b4a:	6193      	str	r3, [r2, #24]
 8001b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b78 <HAL_ADC_MspInit+0x70>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	4619      	mov	r1, r3
 8001b66:	4805      	ldr	r0, [pc, #20]	@ (8001b7c <HAL_ADC_MspInit+0x74>)
 8001b68:	f001 f964 	bl	8002e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b6c:	bf00      	nop
 8001b6e:	3720      	adds	r7, #32
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40012400 	.word	0x40012400
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40010800 	.word	0x40010800

08001b80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b90:	d10c      	bne.n	8001bac <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b92:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <HAL_TIM_Base_MspInit+0x58>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	4a10      	ldr	r2, [pc, #64]	@ (8001bd8 <HAL_TIM_Base_MspInit+0x58>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	61d3      	str	r3, [r2, #28]
 8001b9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <HAL_TIM_Base_MspInit+0x58>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001baa:	e010      	b.n	8001bce <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8001bdc <HAL_TIM_Base_MspInit+0x5c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d10b      	bne.n	8001bce <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bb6:	4b08      	ldr	r3, [pc, #32]	@ (8001bd8 <HAL_TIM_Base_MspInit+0x58>)
 8001bb8:	69db      	ldr	r3, [r3, #28]
 8001bba:	4a07      	ldr	r2, [pc, #28]	@ (8001bd8 <HAL_TIM_Base_MspInit+0x58>)
 8001bbc:	f043 0302 	orr.w	r3, r3, #2
 8001bc0:	61d3      	str	r3, [r2, #28]
 8001bc2:	4b05      	ldr	r3, [pc, #20]	@ (8001bd8 <HAL_TIM_Base_MspInit+0x58>)
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
}
 8001bce:	bf00      	nop
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40000400 	.word	0x40000400

08001be0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM4)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a15      	ldr	r2, [pc, #84]	@ (8001c50 <HAL_TIM_Encoder_MspInit+0x70>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d123      	bne.n	8001c48 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c00:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <HAL_TIM_Encoder_MspInit+0x74>)
 8001c02:	69db      	ldr	r3, [r3, #28]
 8001c04:	4a13      	ldr	r2, [pc, #76]	@ (8001c54 <HAL_TIM_Encoder_MspInit+0x74>)
 8001c06:	f043 0304 	orr.w	r3, r3, #4
 8001c0a:	61d3      	str	r3, [r2, #28]
 8001c0c:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <HAL_TIM_Encoder_MspInit+0x74>)
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c18:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <HAL_TIM_Encoder_MspInit+0x74>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c54 <HAL_TIM_Encoder_MspInit+0x74>)
 8001c1e:	f043 0308 	orr.w	r3, r3, #8
 8001c22:	6193      	str	r3, [r2, #24]
 8001c24:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <HAL_TIM_Encoder_MspInit+0x74>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f003 0308 	and.w	r3, r3, #8
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c30:	23c0      	movs	r3, #192	@ 0xc0
 8001c32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c3c:	f107 0310 	add.w	r3, r7, #16
 8001c40:	4619      	mov	r1, r3
 8001c42:	4805      	ldr	r0, [pc, #20]	@ (8001c58 <HAL_TIM_Encoder_MspInit+0x78>)
 8001c44:	f001 f8f6 	bl	8002e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001c48:	bf00      	nop
 8001c4a:	3720      	adds	r7, #32
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40000800 	.word	0x40000800
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010c00 	.word	0x40010c00

08001c5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b088      	sub	sp, #32
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	f107 0310 	add.w	r3, r7, #16
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb4 <HAL_TIM_MspPostInit+0x58>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d117      	bne.n	8001cac <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb8 <HAL_TIM_MspPostInit+0x5c>)
 8001c7e:	699b      	ldr	r3, [r3, #24]
 8001c80:	4a0d      	ldr	r2, [pc, #52]	@ (8001cb8 <HAL_TIM_MspPostInit+0x5c>)
 8001c82:	f043 0304 	orr.w	r3, r3, #4
 8001c86:	6193      	str	r3, [r2, #24]
 8001c88:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <HAL_TIM_MspPostInit+0x5c>)
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c94:	2340      	movs	r3, #64	@ 0x40
 8001c96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca0:	f107 0310 	add.w	r3, r7, #16
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4805      	ldr	r0, [pc, #20]	@ (8001cbc <HAL_TIM_MspPostInit+0x60>)
 8001ca8:	f001 f8c4 	bl	8002e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001cac:	bf00      	nop
 8001cae:	3720      	adds	r7, #32
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40000400 	.word	0x40000400
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	40010800 	.word	0x40010800

08001cc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b088      	sub	sp, #32
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc8:	f107 0310 	add.w	r3, r7, #16
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a1b      	ldr	r2, [pc, #108]	@ (8001d48 <HAL_UART_MspInit+0x88>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d12f      	bne.n	8001d40 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <HAL_UART_MspInit+0x8c>)
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	4a19      	ldr	r2, [pc, #100]	@ (8001d4c <HAL_UART_MspInit+0x8c>)
 8001ce6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cea:	61d3      	str	r3, [r2, #28]
 8001cec:	4b17      	ldr	r3, [pc, #92]	@ (8001d4c <HAL_UART_MspInit+0x8c>)
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf8:	4b14      	ldr	r3, [pc, #80]	@ (8001d4c <HAL_UART_MspInit+0x8c>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4a13      	ldr	r2, [pc, #76]	@ (8001d4c <HAL_UART_MspInit+0x8c>)
 8001cfe:	f043 0304 	orr.w	r3, r3, #4
 8001d02:	6193      	str	r3, [r2, #24]
 8001d04:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <HAL_UART_MspInit+0x8c>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0304 	and.w	r3, r3, #4
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d10:	2304      	movs	r3, #4
 8001d12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1c:	f107 0310 	add.w	r3, r7, #16
 8001d20:	4619      	mov	r1, r3
 8001d22:	480b      	ldr	r0, [pc, #44]	@ (8001d50 <HAL_UART_MspInit+0x90>)
 8001d24:	f001 f886 	bl	8002e34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d28:	2308      	movs	r3, #8
 8001d2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d34:	f107 0310 	add.w	r3, r7, #16
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <HAL_UART_MspInit+0x90>)
 8001d3c:	f001 f87a 	bl	8002e34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d40:	bf00      	nop
 8001d42:	3720      	adds	r7, #32
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40004400 	.word	0x40004400
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	40010800 	.word	0x40010800

08001d54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08c      	sub	sp, #48	@ 0x30
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001d60:	2300      	movs	r3, #0
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001d64:	2300      	movs	r3, #0
 8001d66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001e24 <HAL_InitTick+0xd0>)
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001e24 <HAL_InitTick+0xd0>)
 8001d70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d74:	6193      	str	r3, [r2, #24]
 8001d76:	4b2b      	ldr	r3, [pc, #172]	@ (8001e24 <HAL_InitTick+0xd0>)
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d82:	f107 020c 	add.w	r2, r7, #12
 8001d86:	f107 0310 	add.w	r3, r7, #16
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f001 fdf7 	bl	8003980 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d92:	f001 fde1 	bl	8003958 <HAL_RCC_GetPCLK2Freq>
 8001d96:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d9a:	4a23      	ldr	r2, [pc, #140]	@ (8001e28 <HAL_InitTick+0xd4>)
 8001d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001da0:	0c9b      	lsrs	r3, r3, #18
 8001da2:	3b01      	subs	r3, #1
 8001da4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001da6:	4b21      	ldr	r3, [pc, #132]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001da8:	4a21      	ldr	r2, [pc, #132]	@ (8001e30 <HAL_InitTick+0xdc>)
 8001daa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001dac:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001dae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001db2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001db4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001dba:	4b1c      	ldr	r3, [pc, #112]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001dcc:	4817      	ldr	r0, [pc, #92]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001dce:	f001 ff91 	bl	8003cf4 <HAL_TIM_Base_Init>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001dd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d11b      	bne.n	8001e18 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001de0:	4812      	ldr	r0, [pc, #72]	@ (8001e2c <HAL_InitTick+0xd8>)
 8001de2:	f001 ffd7 	bl	8003d94 <HAL_TIM_Base_Start_IT>
 8001de6:	4603      	mov	r3, r0
 8001de8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001dec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d111      	bne.n	8001e18 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001df4:	2019      	movs	r0, #25
 8001df6:	f001 f80e 	bl	8002e16 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b0f      	cmp	r3, #15
 8001dfe:	d808      	bhi.n	8001e12 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8001e00:	2200      	movs	r2, #0
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	2019      	movs	r0, #25
 8001e06:	f000 ffea 	bl	8002dde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <HAL_InitTick+0xe0>)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6013      	str	r3, [r2, #0]
 8001e10:	e002      	b.n	8001e18 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001e18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3730      	adds	r7, #48	@ 0x30
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000
 8001e28:	431bde83 	.word	0x431bde83
 8001e2c:	200003a0 	.word	0x200003a0
 8001e30:	40012c00 	.word	0x40012c00
 8001e34:	2000000c 	.word	0x2000000c

08001e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <NMI_Handler+0x4>

08001e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <HardFault_Handler+0x4>

08001e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e4c:	bf00      	nop
 8001e4e:	e7fd      	b.n	8001e4c <MemManage_Handler+0x4>

08001e50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e54:	bf00      	nop
 8001e56:	e7fd      	b.n	8001e54 <BusFault_Handler+0x4>

08001e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e5c:	bf00      	nop
 8001e5e:	e7fd      	b.n	8001e5c <UsageFault_Handler+0x4>

08001e60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr

08001e78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr

08001e90 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e94:	4802      	ldr	r0, [pc, #8]	@ (8001ea0 <TIM1_UP_IRQHandler+0x10>)
 8001e96:	f002 f9f9 	bl	800428c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	200003a0 	.word	0x200003a0

08001ea4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OnOff_Pin);
 8001ea8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001eac:	f001 f95e 	bl	800316c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Mode_Pin);
 8001eb0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001eb4:	f001 f95a 	bl	800316c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return 1;
 8001ec0:	2301      	movs	r3, #1
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bc80      	pop	{r7}
 8001ec8:	4770      	bx	lr

08001eca <_kill>:

int _kill(int pid, int sig)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ed4:	f003 ff48 	bl	8005d68 <__errno>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2216      	movs	r2, #22
 8001edc:	601a      	str	r2, [r3, #0]
  return -1;
 8001ede:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <_exit>:

void _exit (int status)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ef2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ffe7 	bl	8001eca <_kill>
  while (1) {}    /* Make sure we hang here */
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <_exit+0x12>

08001f00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	e00a      	b.n	8001f28 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f12:	f3af 8000 	nop.w
 8001f16:	4601      	mov	r1, r0
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	1c5a      	adds	r2, r3, #1
 8001f1c:	60ba      	str	r2, [r7, #8]
 8001f1e:	b2ca      	uxtb	r2, r1
 8001f20:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	3301      	adds	r3, #1
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	dbf0      	blt.n	8001f12 <_read+0x12>
  }

  return len;
 8001f30:	687b      	ldr	r3, [r7, #4]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b086      	sub	sp, #24
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	60f8      	str	r0, [r7, #12]
 8001f42:	60b9      	str	r1, [r7, #8]
 8001f44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f46:	2300      	movs	r3, #0
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	e009      	b.n	8001f60 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	1c5a      	adds	r2, r3, #1
 8001f50:	60ba      	str	r2, [r7, #8]
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	dbf1      	blt.n	8001f4c <_write+0x12>
  }
  return len;
 8001f68:	687b      	ldr	r3, [r7, #4]
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3718      	adds	r7, #24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <_close>:

int _close(int file)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f98:	605a      	str	r2, [r3, #4]
  return 0;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr

08001fa6 <_isatty>:

int _isatty(int file)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	b083      	sub	sp, #12
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fae:	2301      	movs	r3, #1
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr

08001fba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b085      	sub	sp, #20
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	60f8      	str	r0, [r7, #12]
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3714      	adds	r7, #20
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr
	...

08001fd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fdc:	4a14      	ldr	r2, [pc, #80]	@ (8002030 <_sbrk+0x5c>)
 8001fde:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <_sbrk+0x60>)
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fe8:	4b13      	ldr	r3, [pc, #76]	@ (8002038 <_sbrk+0x64>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d102      	bne.n	8001ff6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ff0:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <_sbrk+0x64>)
 8001ff2:	4a12      	ldr	r2, [pc, #72]	@ (800203c <_sbrk+0x68>)
 8001ff4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ff6:	4b10      	ldr	r3, [pc, #64]	@ (8002038 <_sbrk+0x64>)
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	429a      	cmp	r2, r3
 8002002:	d207      	bcs.n	8002014 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002004:	f003 feb0 	bl	8005d68 <__errno>
 8002008:	4603      	mov	r3, r0
 800200a:	220c      	movs	r2, #12
 800200c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800200e:	f04f 33ff 	mov.w	r3, #4294967295
 8002012:	e009      	b.n	8002028 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002014:	4b08      	ldr	r3, [pc, #32]	@ (8002038 <_sbrk+0x64>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800201a:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <_sbrk+0x64>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4413      	add	r3, r2
 8002022:	4a05      	ldr	r2, [pc, #20]	@ (8002038 <_sbrk+0x64>)
 8002024:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002026:	68fb      	ldr	r3, [r7, #12]
}
 8002028:	4618      	mov	r0, r3
 800202a:	3718      	adds	r7, #24
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20005000 	.word	0x20005000
 8002034:	00000400 	.word	0x00000400
 8002038:	200003e8 	.word	0x200003e8
 800203c:	20000540 	.word	0x20000540

08002040 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800204c:	f7ff fff8 	bl	8002040 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002050:	480b      	ldr	r0, [pc, #44]	@ (8002080 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002052:	490c      	ldr	r1, [pc, #48]	@ (8002084 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002054:	4a0c      	ldr	r2, [pc, #48]	@ (8002088 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002058:	e002      	b.n	8002060 <LoopCopyDataInit>

0800205a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800205c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800205e:	3304      	adds	r3, #4

08002060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002064:	d3f9      	bcc.n	800205a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002066:	4a09      	ldr	r2, [pc, #36]	@ (800208c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002068:	4c09      	ldr	r4, [pc, #36]	@ (8002090 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800206a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800206c:	e001      	b.n	8002072 <LoopFillZerobss>

0800206e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800206e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002070:	3204      	adds	r2, #4

08002072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002074:	d3fb      	bcc.n	800206e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002076:	f003 fe7d 	bl	8005d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800207a:	f7ff fa1d 	bl	80014b8 <main>
  bx lr
 800207e:	4770      	bx	lr
  ldr r0, =_sdata
 8002080:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002084:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002088:	08008270 	.word	0x08008270
  ldr r2, =_sbss
 800208c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002090:	2000053c 	.word	0x2000053c

08002094 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002094:	e7fe      	b.n	8002094 <ADC1_2_IRQHandler>
	...

08002098 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800209c:	4b08      	ldr	r3, [pc, #32]	@ (80020c0 <HAL_Init+0x28>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a07      	ldr	r2, [pc, #28]	@ (80020c0 <HAL_Init+0x28>)
 80020a2:	f043 0310 	orr.w	r3, r3, #16
 80020a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020a8:	2003      	movs	r0, #3
 80020aa:	f000 fe8d 	bl	8002dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ae:	200f      	movs	r0, #15
 80020b0:	f7ff fe50 	bl	8001d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020b4:	f7ff fcf6 	bl	8001aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40022000 	.word	0x40022000

080020c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020c8:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <HAL_IncTick+0x1c>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	461a      	mov	r2, r3
 80020ce:	4b05      	ldr	r3, [pc, #20]	@ (80020e4 <HAL_IncTick+0x20>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4413      	add	r3, r2
 80020d4:	4a03      	ldr	r2, [pc, #12]	@ (80020e4 <HAL_IncTick+0x20>)
 80020d6:	6013      	str	r3, [r2, #0]
}
 80020d8:	bf00      	nop
 80020da:	46bd      	mov	sp, r7
 80020dc:	bc80      	pop	{r7}
 80020de:	4770      	bx	lr
 80020e0:	20000010 	.word	0x20000010
 80020e4:	200003ec 	.word	0x200003ec

080020e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return uwTick;
 80020ec:	4b02      	ldr	r3, [pc, #8]	@ (80020f8 <HAL_GetTick+0x10>)
 80020ee:	681b      	ldr	r3, [r3, #0]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr
 80020f8:	200003ec 	.word	0x200003ec

080020fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002104:	2300      	movs	r3, #0
 8002106:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002108:	2300      	movs	r3, #0
 800210a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800210c:	2300      	movs	r3, #0
 800210e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002110:	2300      	movs	r3, #0
 8002112:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e0be      	b.n	800229c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002128:	2b00      	cmp	r3, #0
 800212a:	d109      	bne.n	8002140 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7ff fce4 	bl	8001b08 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f000 fca7 	bl	8002a94 <ADC_ConversionStop_Disable>
 8002146:	4603      	mov	r3, r0
 8002148:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800214e:	f003 0310 	and.w	r3, r3, #16
 8002152:	2b00      	cmp	r3, #0
 8002154:	f040 8099 	bne.w	800228a <HAL_ADC_Init+0x18e>
 8002158:	7dfb      	ldrb	r3, [r7, #23]
 800215a:	2b00      	cmp	r3, #0
 800215c:	f040 8095 	bne.w	800228a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002164:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002168:	f023 0302 	bic.w	r3, r3, #2
 800216c:	f043 0202 	orr.w	r2, r3, #2
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800217c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	7b1b      	ldrb	r3, [r3, #12]
 8002182:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002184:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	4313      	orrs	r3, r2
 800218a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002194:	d003      	beq.n	800219e <HAL_ADC_Init+0xa2>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d102      	bne.n	80021a4 <HAL_ADC_Init+0xa8>
 800219e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021a2:	e000      	b.n	80021a6 <HAL_ADC_Init+0xaa>
 80021a4:	2300      	movs	r3, #0
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	7d1b      	ldrb	r3, [r3, #20]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d119      	bne.n	80021e8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	7b1b      	ldrb	r3, [r3, #12]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d109      	bne.n	80021d0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	3b01      	subs	r3, #1
 80021c2:	035a      	lsls	r2, r3, #13
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021cc:	613b      	str	r3, [r7, #16]
 80021ce:	e00b      	b.n	80021e8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d4:	f043 0220 	orr.w	r2, r3, #32
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e0:	f043 0201 	orr.w	r2, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	430a      	orrs	r2, r1
 80021fa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	4b28      	ldr	r3, [pc, #160]	@ (80022a4 <HAL_ADC_Init+0x1a8>)
 8002204:	4013      	ands	r3, r2
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	6812      	ldr	r2, [r2, #0]
 800220a:	68b9      	ldr	r1, [r7, #8]
 800220c:	430b      	orrs	r3, r1
 800220e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002218:	d003      	beq.n	8002222 <HAL_ADC_Init+0x126>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d104      	bne.n	800222c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	3b01      	subs	r3, #1
 8002228:	051b      	lsls	r3, r3, #20
 800222a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002232:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	430a      	orrs	r2, r1
 800223e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <HAL_ADC_Init+0x1ac>)
 8002248:	4013      	ands	r3, r2
 800224a:	68ba      	ldr	r2, [r7, #8]
 800224c:	429a      	cmp	r2, r3
 800224e:	d10b      	bne.n	8002268 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800225a:	f023 0303 	bic.w	r3, r3, #3
 800225e:	f043 0201 	orr.w	r2, r3, #1
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002266:	e018      	b.n	800229a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226c:	f023 0312 	bic.w	r3, r3, #18
 8002270:	f043 0210 	orr.w	r2, r3, #16
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800227c:	f043 0201 	orr.w	r2, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002288:	e007      	b.n	800229a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228e:	f043 0210 	orr.w	r2, r3, #16
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800229a:	7dfb      	ldrb	r3, [r7, #23]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	ffe1f7fd 	.word	0xffe1f7fd
 80022a8:	ff1f0efe 	.word	0xff1f0efe

080022ac <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d101      	bne.n	80022c6 <HAL_ADC_Start+0x1a>
 80022c2:	2302      	movs	r3, #2
 80022c4:	e098      	b.n	80023f8 <HAL_ADC_Start+0x14c>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2201      	movs	r2, #1
 80022ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 fb86 	bl	80029e0 <ADC_Enable>
 80022d4:	4603      	mov	r3, r0
 80022d6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f040 8087 	bne.w	80023ee <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022e8:	f023 0301 	bic.w	r3, r3, #1
 80022ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a41      	ldr	r2, [pc, #260]	@ (8002400 <HAL_ADC_Start+0x154>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d105      	bne.n	800230a <HAL_ADC_Start+0x5e>
 80022fe:	4b41      	ldr	r3, [pc, #260]	@ (8002404 <HAL_ADC_Start+0x158>)
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d115      	bne.n	8002336 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002320:	2b00      	cmp	r3, #0
 8002322:	d026      	beq.n	8002372 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002328:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800232c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002334:	e01d      	b.n	8002372 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a2f      	ldr	r2, [pc, #188]	@ (8002404 <HAL_ADC_Start+0x158>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d004      	beq.n	8002356 <HAL_ADC_Start+0xaa>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a2b      	ldr	r2, [pc, #172]	@ (8002400 <HAL_ADC_Start+0x154>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d10d      	bne.n	8002372 <HAL_ADC_Start+0xc6>
 8002356:	4b2b      	ldr	r3, [pc, #172]	@ (8002404 <HAL_ADC_Start+0x158>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800235e:	2b00      	cmp	r3, #0
 8002360:	d007      	beq.n	8002372 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002366:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800236a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002376:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d006      	beq.n	800238c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	f023 0206 	bic.w	r2, r3, #6
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	62da      	str	r2, [r3, #44]	@ 0x2c
 800238a:	e002      	b.n	8002392 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2200      	movs	r2, #0
 8002390:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f06f 0202 	mvn.w	r2, #2
 80023a2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80023ae:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80023b2:	d113      	bne.n	80023dc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023b8:	4a11      	ldr	r2, [pc, #68]	@ (8002400 <HAL_ADC_Start+0x154>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d105      	bne.n	80023ca <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80023be:	4b11      	ldr	r3, [pc, #68]	@ (8002404 <HAL_ADC_Start+0x158>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d108      	bne.n	80023dc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	e00c      	b.n	80023f6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	e003      	b.n	80023f6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	40012800 	.word	0x40012800
 8002404:	40012400 	.word	0x40012400

08002408 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800241a:	2b01      	cmp	r3, #1
 800241c:	d101      	bne.n	8002422 <HAL_ADC_Stop+0x1a>
 800241e:	2302      	movs	r3, #2
 8002420:	e01a      	b.n	8002458 <HAL_ADC_Stop+0x50>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 fb32 	bl	8002a94 <ADC_ConversionStop_Disable>
 8002430:	4603      	mov	r3, r0
 8002432:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d109      	bne.n	800244e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002442:	f023 0301 	bic.w	r3, r3, #1
 8002446:	f043 0201 	orr.w	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002456:	7bfb      	ldrb	r3, [r7, #15]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002460:	b590      	push	{r4, r7, lr}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800246a:	2300      	movs	r3, #0
 800246c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800246e:	2300      	movs	r3, #0
 8002470:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002476:	f7ff fe37 	bl	80020e8 <HAL_GetTick>
 800247a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00b      	beq.n	80024a2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248e:	f043 0220 	orr.w	r2, r3, #32
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e0d3      	b.n	800264a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d131      	bne.n	8002514 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d12a      	bne.n	8002514 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024be:	e021      	b.n	8002504 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c6:	d01d      	beq.n	8002504 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d007      	beq.n	80024de <HAL_ADC_PollForConversion+0x7e>
 80024ce:	f7ff fe0b 	bl	80020e8 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d212      	bcs.n	8002504 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d10b      	bne.n	8002504 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f0:	f043 0204 	orr.w	r2, r3, #4
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e0a2      	b.n	800264a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0302 	and.w	r3, r3, #2
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0d6      	beq.n	80024c0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002512:	e070      	b.n	80025f6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002514:	4b4f      	ldr	r3, [pc, #316]	@ (8002654 <HAL_ADC_PollForConversion+0x1f4>)
 8002516:	681c      	ldr	r4, [r3, #0]
 8002518:	2002      	movs	r0, #2
 800251a:	f001 fb35 	bl	8003b88 <HAL_RCCEx_GetPeriphCLKFreq>
 800251e:	4603      	mov	r3, r0
 8002520:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6919      	ldr	r1, [r3, #16]
 800252a:	4b4b      	ldr	r3, [pc, #300]	@ (8002658 <HAL_ADC_PollForConversion+0x1f8>)
 800252c:	400b      	ands	r3, r1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d118      	bne.n	8002564 <HAL_ADC_PollForConversion+0x104>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68d9      	ldr	r1, [r3, #12]
 8002538:	4b48      	ldr	r3, [pc, #288]	@ (800265c <HAL_ADC_PollForConversion+0x1fc>)
 800253a:	400b      	ands	r3, r1
 800253c:	2b00      	cmp	r3, #0
 800253e:	d111      	bne.n	8002564 <HAL_ADC_PollForConversion+0x104>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6919      	ldr	r1, [r3, #16]
 8002546:	4b46      	ldr	r3, [pc, #280]	@ (8002660 <HAL_ADC_PollForConversion+0x200>)
 8002548:	400b      	ands	r3, r1
 800254a:	2b00      	cmp	r3, #0
 800254c:	d108      	bne.n	8002560 <HAL_ADC_PollForConversion+0x100>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68d9      	ldr	r1, [r3, #12]
 8002554:	4b43      	ldr	r3, [pc, #268]	@ (8002664 <HAL_ADC_PollForConversion+0x204>)
 8002556:	400b      	ands	r3, r1
 8002558:	2b00      	cmp	r3, #0
 800255a:	d101      	bne.n	8002560 <HAL_ADC_PollForConversion+0x100>
 800255c:	2314      	movs	r3, #20
 800255e:	e020      	b.n	80025a2 <HAL_ADC_PollForConversion+0x142>
 8002560:	2329      	movs	r3, #41	@ 0x29
 8002562:	e01e      	b.n	80025a2 <HAL_ADC_PollForConversion+0x142>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6919      	ldr	r1, [r3, #16]
 800256a:	4b3d      	ldr	r3, [pc, #244]	@ (8002660 <HAL_ADC_PollForConversion+0x200>)
 800256c:	400b      	ands	r3, r1
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_ADC_PollForConversion+0x120>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68d9      	ldr	r1, [r3, #12]
 8002578:	4b3a      	ldr	r3, [pc, #232]	@ (8002664 <HAL_ADC_PollForConversion+0x204>)
 800257a:	400b      	ands	r3, r1
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00d      	beq.n	800259c <HAL_ADC_PollForConversion+0x13c>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6919      	ldr	r1, [r3, #16]
 8002586:	4b38      	ldr	r3, [pc, #224]	@ (8002668 <HAL_ADC_PollForConversion+0x208>)
 8002588:	400b      	ands	r3, r1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d108      	bne.n	80025a0 <HAL_ADC_PollForConversion+0x140>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68d9      	ldr	r1, [r3, #12]
 8002594:	4b34      	ldr	r3, [pc, #208]	@ (8002668 <HAL_ADC_PollForConversion+0x208>)
 8002596:	400b      	ands	r3, r1
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <HAL_ADC_PollForConversion+0x140>
 800259c:	2354      	movs	r3, #84	@ 0x54
 800259e:	e000      	b.n	80025a2 <HAL_ADC_PollForConversion+0x142>
 80025a0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80025a2:	fb02 f303 	mul.w	r3, r2, r3
 80025a6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025a8:	e021      	b.n	80025ee <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b0:	d01a      	beq.n	80025e8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <HAL_ADC_PollForConversion+0x168>
 80025b8:	f7ff fd96 	bl	80020e8 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d20f      	bcs.n	80025e8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d90b      	bls.n	80025e8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d4:	f043 0204 	orr.w	r2, r3, #4
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e030      	b.n	800264a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	3301      	adds	r3, #1
 80025ec:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d8d9      	bhi.n	80025aa <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f06f 0212 	mvn.w	r2, #18
 80025fe:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002604:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002616:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800261a:	d115      	bne.n	8002648 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002620:	2b00      	cmp	r3, #0
 8002622:	d111      	bne.n	8002648 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002628:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002634:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d105      	bne.n	8002648 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002640:	f043 0201 	orr.w	r2, r3, #1
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	371c      	adds	r7, #28
 800264e:	46bd      	mov	sp, r7
 8002650:	bd90      	pop	{r4, r7, pc}
 8002652:	bf00      	nop
 8002654:	20000008 	.word	0x20000008
 8002658:	24924924 	.word	0x24924924
 800265c:	00924924 	.word	0x00924924
 8002660:	12492492 	.word	0x12492492
 8002664:	00492492 	.word	0x00492492
 8002668:	00249249 	.word	0x00249249

0800266c <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002674:	2300      	movs	r3, #0
 8002676:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800267e:	2b01      	cmp	r3, #1
 8002680:	d101      	bne.n	8002686 <HAL_ADC_Start_IT+0x1a>
 8002682:	2302      	movs	r3, #2
 8002684:	e0a0      	b.n	80027c8 <HAL_ADC_Start_IT+0x15c>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f9a6 	bl	80029e0 <ADC_Enable>
 8002694:	4603      	mov	r3, r0
 8002696:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	2b00      	cmp	r3, #0
 800269c:	f040 808f 	bne.w	80027be <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a45      	ldr	r2, [pc, #276]	@ (80027d0 <HAL_ADC_Start_IT+0x164>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d105      	bne.n	80026ca <HAL_ADC_Start_IT+0x5e>
 80026be:	4b45      	ldr	r3, [pc, #276]	@ (80027d4 <HAL_ADC_Start_IT+0x168>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d115      	bne.n	80026f6 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d026      	beq.n	8002732 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026ec:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026f4:	e01d      	b.n	8002732 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a33      	ldr	r2, [pc, #204]	@ (80027d4 <HAL_ADC_Start_IT+0x168>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d004      	beq.n	8002716 <HAL_ADC_Start_IT+0xaa>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a2f      	ldr	r2, [pc, #188]	@ (80027d0 <HAL_ADC_Start_IT+0x164>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d10d      	bne.n	8002732 <HAL_ADC_Start_IT+0xc6>
 8002716:	4b2f      	ldr	r3, [pc, #188]	@ (80027d4 <HAL_ADC_Start_IT+0x168>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800271e:	2b00      	cmp	r3, #0
 8002720:	d007      	beq.n	8002732 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002726:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800272a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002736:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d006      	beq.n	800274c <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002742:	f023 0206 	bic.w	r2, r3, #6
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	62da      	str	r2, [r3, #44]	@ 0x2c
 800274a:	e002      	b.n	8002752 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f06f 0202 	mvn.w	r2, #2
 8002762:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f042 0220 	orr.w	r2, r2, #32
 8002772:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800277e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002782:	d113      	bne.n	80027ac <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002788:	4a11      	ldr	r2, [pc, #68]	@ (80027d0 <HAL_ADC_Start_IT+0x164>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d105      	bne.n	800279a <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800278e:	4b11      	ldr	r3, [pc, #68]	@ (80027d4 <HAL_ADC_Start_IT+0x168>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002796:	2b00      	cmp	r3, #0
 8002798:	d108      	bne.n	80027ac <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80027a8:	609a      	str	r2, [r3, #8]
 80027aa:	e00c      	b.n	80027c6 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689a      	ldr	r2, [r3, #8]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80027ba:	609a      	str	r2, [r3, #8]
 80027bc:	e003      	b.n	80027c6 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40012800 	.word	0x40012800
 80027d4:	40012400 	.word	0x40012400

080027d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_ADC_ConfigChannel+0x20>
 800280c:	2302      	movs	r3, #2
 800280e:	e0dc      	b.n	80029ca <HAL_ADC_ConfigChannel+0x1da>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b06      	cmp	r3, #6
 800281e:	d81c      	bhi.n	800285a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	4613      	mov	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	3b05      	subs	r3, #5
 8002832:	221f      	movs	r2, #31
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43db      	mvns	r3, r3
 800283a:	4019      	ands	r1, r3
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	6818      	ldr	r0, [r3, #0]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	4613      	mov	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	3b05      	subs	r3, #5
 800284c:	fa00 f203 	lsl.w	r2, r0, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	635a      	str	r2, [r3, #52]	@ 0x34
 8002858:	e03c      	b.n	80028d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	2b0c      	cmp	r3, #12
 8002860:	d81c      	bhi.n	800289c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	4613      	mov	r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	3b23      	subs	r3, #35	@ 0x23
 8002874:	221f      	movs	r2, #31
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	4019      	ands	r1, r3
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	6818      	ldr	r0, [r3, #0]
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685a      	ldr	r2, [r3, #4]
 8002886:	4613      	mov	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	3b23      	subs	r3, #35	@ 0x23
 800288e:	fa00 f203 	lsl.w	r2, r0, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	631a      	str	r2, [r3, #48]	@ 0x30
 800289a:	e01b      	b.n	80028d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	4613      	mov	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	4413      	add	r3, r2
 80028ac:	3b41      	subs	r3, #65	@ 0x41
 80028ae:	221f      	movs	r2, #31
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	4019      	ands	r1, r3
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	6818      	ldr	r0, [r3, #0]
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	4613      	mov	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	3b41      	subs	r3, #65	@ 0x41
 80028c8:	fa00 f203 	lsl.w	r2, r0, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b09      	cmp	r3, #9
 80028da:	d91c      	bls.n	8002916 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68d9      	ldr	r1, [r3, #12]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	4613      	mov	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	4413      	add	r3, r2
 80028ec:	3b1e      	subs	r3, #30
 80028ee:	2207      	movs	r2, #7
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	4019      	ands	r1, r3
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	6898      	ldr	r0, [r3, #8]
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	4613      	mov	r3, r2
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4413      	add	r3, r2
 8002906:	3b1e      	subs	r3, #30
 8002908:	fa00 f203 	lsl.w	r2, r0, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	60da      	str	r2, [r3, #12]
 8002914:	e019      	b.n	800294a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6919      	ldr	r1, [r3, #16]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4613      	mov	r3, r2
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	4413      	add	r3, r2
 8002926:	2207      	movs	r2, #7
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	4019      	ands	r1, r3
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	6898      	ldr	r0, [r3, #8]
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	4613      	mov	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4413      	add	r3, r2
 800293e:	fa00 f203 	lsl.w	r2, r0, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2b10      	cmp	r3, #16
 8002950:	d003      	beq.n	800295a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002956:	2b11      	cmp	r3, #17
 8002958:	d132      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a1d      	ldr	r2, [pc, #116]	@ (80029d4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d125      	bne.n	80029b0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d126      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002980:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2b10      	cmp	r3, #16
 8002988:	d11a      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800298a:	4b13      	ldr	r3, [pc, #76]	@ (80029d8 <HAL_ADC_ConfigChannel+0x1e8>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a13      	ldr	r2, [pc, #76]	@ (80029dc <HAL_ADC_ConfigChannel+0x1ec>)
 8002990:	fba2 2303 	umull	r2, r3, r2, r3
 8002994:	0c9a      	lsrs	r2, r3, #18
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029a0:	e002      	b.n	80029a8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	3b01      	subs	r3, #1
 80029a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d1f9      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x1b2>
 80029ae:	e007      	b.n	80029c0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b4:	f043 0220 	orr.w	r2, r3, #32
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr
 80029d4:	40012400 	.word	0x40012400
 80029d8:	20000008 	.word	0x20000008
 80029dc:	431bde83 	.word	0x431bde83

080029e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d040      	beq.n	8002a80 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f042 0201 	orr.w	r2, r2, #1
 8002a0c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a0e:	4b1f      	ldr	r3, [pc, #124]	@ (8002a8c <ADC_Enable+0xac>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a1f      	ldr	r2, [pc, #124]	@ (8002a90 <ADC_Enable+0xb0>)
 8002a14:	fba2 2303 	umull	r2, r3, r2, r3
 8002a18:	0c9b      	lsrs	r3, r3, #18
 8002a1a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a1c:	e002      	b.n	8002a24 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	3b01      	subs	r3, #1
 8002a22:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f9      	bne.n	8002a1e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a2a:	f7ff fb5d 	bl	80020e8 <HAL_GetTick>
 8002a2e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a30:	e01f      	b.n	8002a72 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a32:	f7ff fb59 	bl	80020e8 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d918      	bls.n	8002a72 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d011      	beq.n	8002a72 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a52:	f043 0210 	orr.w	r2, r3, #16
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a5e:	f043 0201 	orr.w	r2, r3, #1
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e007      	b.n	8002a82 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d1d8      	bne.n	8002a32 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	20000008 	.word	0x20000008
 8002a90:	431bde83 	.word	0x431bde83

08002a94 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d12e      	bne.n	8002b0c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0201 	bic.w	r2, r2, #1
 8002abc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002abe:	f7ff fb13 	bl	80020e8 <HAL_GetTick>
 8002ac2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ac4:	e01b      	b.n	8002afe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ac6:	f7ff fb0f 	bl	80020e8 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d914      	bls.n	8002afe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d10d      	bne.n	8002afe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae6:	f043 0210 	orr.w	r2, r3, #16
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	f043 0201 	orr.w	r2, r3, #1
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e007      	b.n	8002b0e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d0dc      	beq.n	8002ac6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d101      	bne.n	8002b36 <HAL_ADCEx_Calibration_Start+0x1e>
 8002b32:	2302      	movs	r3, #2
 8002b34:	e097      	b.n	8002c66 <HAL_ADCEx_Calibration_Start+0x14e>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff ffa8 	bl	8002a94 <ADC_ConversionStop_Disable>
 8002b44:	4603      	mov	r3, r0
 8002b46:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff ff49 	bl	80029e0 <ADC_Enable>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002b52:	7dfb      	ldrb	r3, [r7, #23]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f040 8081 	bne.w	8002c5c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b5e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b62:	f023 0302 	bic.w	r3, r3, #2
 8002b66:	f043 0202 	orr.w	r2, r3, #2
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b6e:	4b40      	ldr	r3, [pc, #256]	@ (8002c70 <HAL_ADCEx_Calibration_Start+0x158>)
 8002b70:	681c      	ldr	r4, [r3, #0]
 8002b72:	2002      	movs	r0, #2
 8002b74:	f001 f808 	bl	8003b88 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002b7e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002b80:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002b82:	e002      	b.n	8002b8a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1f9      	bne.n	8002b84 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689a      	ldr	r2, [r3, #8]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 0208 	orr.w	r2, r2, #8
 8002b9e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002ba0:	f7ff faa2 	bl	80020e8 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002ba6:	e01b      	b.n	8002be0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002ba8:	f7ff fa9e 	bl	80020e8 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b0a      	cmp	r3, #10
 8002bb4:	d914      	bls.n	8002be0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00d      	beq.n	8002be0 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc8:	f023 0312 	bic.w	r3, r3, #18
 8002bcc:	f043 0210 	orr.w	r2, r3, #16
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e042      	b.n	8002c66 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 0308 	and.w	r3, r3, #8
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1dc      	bne.n	8002ba8 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f042 0204 	orr.w	r2, r2, #4
 8002bfc:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002bfe:	f7ff fa73 	bl	80020e8 <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c04:	e01b      	b.n	8002c3e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002c06:	f7ff fa6f 	bl	80020e8 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b0a      	cmp	r3, #10
 8002c12:	d914      	bls.n	8002c3e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00d      	beq.n	8002c3e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c26:	f023 0312 	bic.w	r3, r3, #18
 8002c2a:	f043 0210 	orr.w	r2, r3, #16
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e013      	b.n	8002c66 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1dc      	bne.n	8002c06 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c50:	f023 0303 	bic.w	r3, r3, #3
 8002c54:	f043 0201 	orr.w	r2, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002c64:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	371c      	adds	r7, #28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd90      	pop	{r4, r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20000008 	.word	0x20000008

08002c74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c84:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c90:	4013      	ands	r3, r2
 8002c92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ca0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ca4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ca6:	4a04      	ldr	r2, [pc, #16]	@ (8002cb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	60d3      	str	r3, [r2, #12]
}
 8002cac:	bf00      	nop
 8002cae:	3714      	adds	r7, #20
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cc0:	4b04      	ldr	r3, [pc, #16]	@ (8002cd4 <__NVIC_GetPriorityGrouping+0x18>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	0a1b      	lsrs	r3, r3, #8
 8002cc6:	f003 0307 	and.w	r3, r3, #7
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bc80      	pop	{r7}
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	db0b      	blt.n	8002d02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	f003 021f 	and.w	r2, r3, #31
 8002cf0:	4906      	ldr	r1, [pc, #24]	@ (8002d0c <__NVIC_EnableIRQ+0x34>)
 8002cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8002cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr
 8002d0c:	e000e100 	.word	0xe000e100

08002d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	6039      	str	r1, [r7, #0]
 8002d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	db0a      	blt.n	8002d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	b2da      	uxtb	r2, r3
 8002d28:	490c      	ldr	r1, [pc, #48]	@ (8002d5c <__NVIC_SetPriority+0x4c>)
 8002d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2e:	0112      	lsls	r2, r2, #4
 8002d30:	b2d2      	uxtb	r2, r2
 8002d32:	440b      	add	r3, r1
 8002d34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d38:	e00a      	b.n	8002d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	4908      	ldr	r1, [pc, #32]	@ (8002d60 <__NVIC_SetPriority+0x50>)
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	f003 030f 	and.w	r3, r3, #15
 8002d46:	3b04      	subs	r3, #4
 8002d48:	0112      	lsls	r2, r2, #4
 8002d4a:	b2d2      	uxtb	r2, r2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	761a      	strb	r2, [r3, #24]
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	e000e100 	.word	0xe000e100
 8002d60:	e000ed00 	.word	0xe000ed00

08002d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b089      	sub	sp, #36	@ 0x24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f003 0307 	and.w	r3, r3, #7
 8002d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f1c3 0307 	rsb	r3, r3, #7
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	bf28      	it	cs
 8002d82:	2304      	movcs	r3, #4
 8002d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3304      	adds	r3, #4
 8002d8a:	2b06      	cmp	r3, #6
 8002d8c:	d902      	bls.n	8002d94 <NVIC_EncodePriority+0x30>
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	3b03      	subs	r3, #3
 8002d92:	e000      	b.n	8002d96 <NVIC_EncodePriority+0x32>
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d98:	f04f 32ff 	mov.w	r2, #4294967295
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43da      	mvns	r2, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	401a      	ands	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dac:	f04f 31ff 	mov.w	r1, #4294967295
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	fa01 f303 	lsl.w	r3, r1, r3
 8002db6:	43d9      	mvns	r1, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dbc:	4313      	orrs	r3, r2
         );
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3724      	adds	r7, #36	@ 0x24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bc80      	pop	{r7}
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff ff4f 	bl	8002c74 <__NVIC_SetPriorityGrouping>
}
 8002dd6:	bf00      	nop
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b086      	sub	sp, #24
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	4603      	mov	r3, r0
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	607a      	str	r2, [r7, #4]
 8002dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002df0:	f7ff ff64 	bl	8002cbc <__NVIC_GetPriorityGrouping>
 8002df4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	68b9      	ldr	r1, [r7, #8]
 8002dfa:	6978      	ldr	r0, [r7, #20]
 8002dfc:	f7ff ffb2 	bl	8002d64 <NVIC_EncodePriority>
 8002e00:	4602      	mov	r2, r0
 8002e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff ff81 	bl	8002d10 <__NVIC_SetPriority>
}
 8002e0e:	bf00      	nop
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff ff57 	bl	8002cd8 <__NVIC_EnableIRQ>
}
 8002e2a:	bf00      	nop
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
	...

08002e34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b08b      	sub	sp, #44	@ 0x2c
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e42:	2300      	movs	r3, #0
 8002e44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e46:	e169      	b.n	800311c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e48:	2201      	movs	r2, #1
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	f040 8158 	bne.w	8003116 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	4a9a      	ldr	r2, [pc, #616]	@ (80030d4 <HAL_GPIO_Init+0x2a0>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d05e      	beq.n	8002f2e <HAL_GPIO_Init+0xfa>
 8002e70:	4a98      	ldr	r2, [pc, #608]	@ (80030d4 <HAL_GPIO_Init+0x2a0>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d875      	bhi.n	8002f62 <HAL_GPIO_Init+0x12e>
 8002e76:	4a98      	ldr	r2, [pc, #608]	@ (80030d8 <HAL_GPIO_Init+0x2a4>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d058      	beq.n	8002f2e <HAL_GPIO_Init+0xfa>
 8002e7c:	4a96      	ldr	r2, [pc, #600]	@ (80030d8 <HAL_GPIO_Init+0x2a4>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d86f      	bhi.n	8002f62 <HAL_GPIO_Init+0x12e>
 8002e82:	4a96      	ldr	r2, [pc, #600]	@ (80030dc <HAL_GPIO_Init+0x2a8>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d052      	beq.n	8002f2e <HAL_GPIO_Init+0xfa>
 8002e88:	4a94      	ldr	r2, [pc, #592]	@ (80030dc <HAL_GPIO_Init+0x2a8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d869      	bhi.n	8002f62 <HAL_GPIO_Init+0x12e>
 8002e8e:	4a94      	ldr	r2, [pc, #592]	@ (80030e0 <HAL_GPIO_Init+0x2ac>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d04c      	beq.n	8002f2e <HAL_GPIO_Init+0xfa>
 8002e94:	4a92      	ldr	r2, [pc, #584]	@ (80030e0 <HAL_GPIO_Init+0x2ac>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d863      	bhi.n	8002f62 <HAL_GPIO_Init+0x12e>
 8002e9a:	4a92      	ldr	r2, [pc, #584]	@ (80030e4 <HAL_GPIO_Init+0x2b0>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d046      	beq.n	8002f2e <HAL_GPIO_Init+0xfa>
 8002ea0:	4a90      	ldr	r2, [pc, #576]	@ (80030e4 <HAL_GPIO_Init+0x2b0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d85d      	bhi.n	8002f62 <HAL_GPIO_Init+0x12e>
 8002ea6:	2b12      	cmp	r3, #18
 8002ea8:	d82a      	bhi.n	8002f00 <HAL_GPIO_Init+0xcc>
 8002eaa:	2b12      	cmp	r3, #18
 8002eac:	d859      	bhi.n	8002f62 <HAL_GPIO_Init+0x12e>
 8002eae:	a201      	add	r2, pc, #4	@ (adr r2, 8002eb4 <HAL_GPIO_Init+0x80>)
 8002eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb4:	08002f2f 	.word	0x08002f2f
 8002eb8:	08002f09 	.word	0x08002f09
 8002ebc:	08002f1b 	.word	0x08002f1b
 8002ec0:	08002f5d 	.word	0x08002f5d
 8002ec4:	08002f63 	.word	0x08002f63
 8002ec8:	08002f63 	.word	0x08002f63
 8002ecc:	08002f63 	.word	0x08002f63
 8002ed0:	08002f63 	.word	0x08002f63
 8002ed4:	08002f63 	.word	0x08002f63
 8002ed8:	08002f63 	.word	0x08002f63
 8002edc:	08002f63 	.word	0x08002f63
 8002ee0:	08002f63 	.word	0x08002f63
 8002ee4:	08002f63 	.word	0x08002f63
 8002ee8:	08002f63 	.word	0x08002f63
 8002eec:	08002f63 	.word	0x08002f63
 8002ef0:	08002f63 	.word	0x08002f63
 8002ef4:	08002f63 	.word	0x08002f63
 8002ef8:	08002f11 	.word	0x08002f11
 8002efc:	08002f25 	.word	0x08002f25
 8002f00:	4a79      	ldr	r2, [pc, #484]	@ (80030e8 <HAL_GPIO_Init+0x2b4>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d013      	beq.n	8002f2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f06:	e02c      	b.n	8002f62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	623b      	str	r3, [r7, #32]
          break;
 8002f0e:	e029      	b.n	8002f64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	3304      	adds	r3, #4
 8002f16:	623b      	str	r3, [r7, #32]
          break;
 8002f18:	e024      	b.n	8002f64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	3308      	adds	r3, #8
 8002f20:	623b      	str	r3, [r7, #32]
          break;
 8002f22:	e01f      	b.n	8002f64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	330c      	adds	r3, #12
 8002f2a:	623b      	str	r3, [r7, #32]
          break;
 8002f2c:	e01a      	b.n	8002f64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d102      	bne.n	8002f3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f36:	2304      	movs	r3, #4
 8002f38:	623b      	str	r3, [r7, #32]
          break;
 8002f3a:	e013      	b.n	8002f64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d105      	bne.n	8002f50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f44:	2308      	movs	r3, #8
 8002f46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	69fa      	ldr	r2, [r7, #28]
 8002f4c:	611a      	str	r2, [r3, #16]
          break;
 8002f4e:	e009      	b.n	8002f64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f50:	2308      	movs	r3, #8
 8002f52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69fa      	ldr	r2, [r7, #28]
 8002f58:	615a      	str	r2, [r3, #20]
          break;
 8002f5a:	e003      	b.n	8002f64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	623b      	str	r3, [r7, #32]
          break;
 8002f60:	e000      	b.n	8002f64 <HAL_GPIO_Init+0x130>
          break;
 8002f62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	2bff      	cmp	r3, #255	@ 0xff
 8002f68:	d801      	bhi.n	8002f6e <HAL_GPIO_Init+0x13a>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	e001      	b.n	8002f72 <HAL_GPIO_Init+0x13e>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	3304      	adds	r3, #4
 8002f72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	2bff      	cmp	r3, #255	@ 0xff
 8002f78:	d802      	bhi.n	8002f80 <HAL_GPIO_Init+0x14c>
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	e002      	b.n	8002f86 <HAL_GPIO_Init+0x152>
 8002f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f82:	3b08      	subs	r3, #8
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	210f      	movs	r1, #15
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	fa01 f303 	lsl.w	r3, r1, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	401a      	ands	r2, r3
 8002f98:	6a39      	ldr	r1, [r7, #32]
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa0:	431a      	orrs	r2, r3
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f000 80b1 	beq.w	8003116 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fb4:	4b4d      	ldr	r3, [pc, #308]	@ (80030ec <HAL_GPIO_Init+0x2b8>)
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	4a4c      	ldr	r2, [pc, #304]	@ (80030ec <HAL_GPIO_Init+0x2b8>)
 8002fba:	f043 0301 	orr.w	r3, r3, #1
 8002fbe:	6193      	str	r3, [r2, #24]
 8002fc0:	4b4a      	ldr	r3, [pc, #296]	@ (80030ec <HAL_GPIO_Init+0x2b8>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	f003 0301 	and.w	r3, r3, #1
 8002fc8:	60bb      	str	r3, [r7, #8]
 8002fca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fcc:	4a48      	ldr	r2, [pc, #288]	@ (80030f0 <HAL_GPIO_Init+0x2bc>)
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	089b      	lsrs	r3, r3, #2
 8002fd2:	3302      	adds	r3, #2
 8002fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	220f      	movs	r2, #15
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	68fa      	ldr	r2, [r7, #12]
 8002fec:	4013      	ands	r3, r2
 8002fee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a40      	ldr	r2, [pc, #256]	@ (80030f4 <HAL_GPIO_Init+0x2c0>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d013      	beq.n	8003020 <HAL_GPIO_Init+0x1ec>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a3f      	ldr	r2, [pc, #252]	@ (80030f8 <HAL_GPIO_Init+0x2c4>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d00d      	beq.n	800301c <HAL_GPIO_Init+0x1e8>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a3e      	ldr	r2, [pc, #248]	@ (80030fc <HAL_GPIO_Init+0x2c8>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d007      	beq.n	8003018 <HAL_GPIO_Init+0x1e4>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a3d      	ldr	r2, [pc, #244]	@ (8003100 <HAL_GPIO_Init+0x2cc>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d101      	bne.n	8003014 <HAL_GPIO_Init+0x1e0>
 8003010:	2303      	movs	r3, #3
 8003012:	e006      	b.n	8003022 <HAL_GPIO_Init+0x1ee>
 8003014:	2304      	movs	r3, #4
 8003016:	e004      	b.n	8003022 <HAL_GPIO_Init+0x1ee>
 8003018:	2302      	movs	r3, #2
 800301a:	e002      	b.n	8003022 <HAL_GPIO_Init+0x1ee>
 800301c:	2301      	movs	r3, #1
 800301e:	e000      	b.n	8003022 <HAL_GPIO_Init+0x1ee>
 8003020:	2300      	movs	r3, #0
 8003022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003024:	f002 0203 	and.w	r2, r2, #3
 8003028:	0092      	lsls	r2, r2, #2
 800302a:	4093      	lsls	r3, r2
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	4313      	orrs	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003032:	492f      	ldr	r1, [pc, #188]	@ (80030f0 <HAL_GPIO_Init+0x2bc>)
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	089b      	lsrs	r3, r3, #2
 8003038:	3302      	adds	r3, #2
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d006      	beq.n	800305a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800304c:	4b2d      	ldr	r3, [pc, #180]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	492c      	ldr	r1, [pc, #176]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	4313      	orrs	r3, r2
 8003056:	608b      	str	r3, [r1, #8]
 8003058:	e006      	b.n	8003068 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800305a:	4b2a      	ldr	r3, [pc, #168]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	43db      	mvns	r3, r3
 8003062:	4928      	ldr	r1, [pc, #160]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 8003064:	4013      	ands	r3, r2
 8003066:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d006      	beq.n	8003082 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003074:	4b23      	ldr	r3, [pc, #140]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 8003076:	68da      	ldr	r2, [r3, #12]
 8003078:	4922      	ldr	r1, [pc, #136]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	4313      	orrs	r3, r2
 800307e:	60cb      	str	r3, [r1, #12]
 8003080:	e006      	b.n	8003090 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003082:	4b20      	ldr	r3, [pc, #128]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	43db      	mvns	r3, r3
 800308a:	491e      	ldr	r1, [pc, #120]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 800308c:	4013      	ands	r3, r2
 800308e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d006      	beq.n	80030aa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800309c:	4b19      	ldr	r3, [pc, #100]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 800309e:	685a      	ldr	r2, [r3, #4]
 80030a0:	4918      	ldr	r1, [pc, #96]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	604b      	str	r3, [r1, #4]
 80030a8:	e006      	b.n	80030b8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030aa:	4b16      	ldr	r3, [pc, #88]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	4914      	ldr	r1, [pc, #80]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 80030b4:	4013      	ands	r3, r2
 80030b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d021      	beq.n	8003108 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	490e      	ldr	r1, [pc, #56]	@ (8003104 <HAL_GPIO_Init+0x2d0>)
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	600b      	str	r3, [r1, #0]
 80030d0:	e021      	b.n	8003116 <HAL_GPIO_Init+0x2e2>
 80030d2:	bf00      	nop
 80030d4:	10320000 	.word	0x10320000
 80030d8:	10310000 	.word	0x10310000
 80030dc:	10220000 	.word	0x10220000
 80030e0:	10210000 	.word	0x10210000
 80030e4:	10120000 	.word	0x10120000
 80030e8:	10110000 	.word	0x10110000
 80030ec:	40021000 	.word	0x40021000
 80030f0:	40010000 	.word	0x40010000
 80030f4:	40010800 	.word	0x40010800
 80030f8:	40010c00 	.word	0x40010c00
 80030fc:	40011000 	.word	0x40011000
 8003100:	40011400 	.word	0x40011400
 8003104:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003108:	4b0b      	ldr	r3, [pc, #44]	@ (8003138 <HAL_GPIO_Init+0x304>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	43db      	mvns	r3, r3
 8003110:	4909      	ldr	r1, [pc, #36]	@ (8003138 <HAL_GPIO_Init+0x304>)
 8003112:	4013      	ands	r3, r2
 8003114:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003118:	3301      	adds	r3, #1
 800311a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003122:	fa22 f303 	lsr.w	r3, r2, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	f47f ae8e 	bne.w	8002e48 <HAL_GPIO_Init+0x14>
  }
}
 800312c:	bf00      	nop
 800312e:	bf00      	nop
 8003130:	372c      	adds	r7, #44	@ 0x2c
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr
 8003138:	40010400 	.word	0x40010400

0800313c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	460b      	mov	r3, r1
 8003146:	807b      	strh	r3, [r7, #2]
 8003148:	4613      	mov	r3, r2
 800314a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800314c:	787b      	ldrb	r3, [r7, #1]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003152:	887a      	ldrh	r2, [r7, #2]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003158:	e003      	b.n	8003162 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800315a:	887b      	ldrh	r3, [r7, #2]
 800315c:	041a      	lsls	r2, r3, #16
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	611a      	str	r2, [r3, #16]
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr

0800316c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003176:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	88fb      	ldrh	r3, [r7, #6]
 800317c:	4013      	ands	r3, r2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d006      	beq.n	8003190 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003182:	4a05      	ldr	r2, [pc, #20]	@ (8003198 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	4618      	mov	r0, r3
 800318c:	f7fe f96a 	bl	8001464 <HAL_GPIO_EXTI_Callback>
  }
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40010400 	.word	0x40010400

0800319c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e272      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 8087 	beq.w	80032ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031bc:	4b92      	ldr	r3, [pc, #584]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f003 030c 	and.w	r3, r3, #12
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	d00c      	beq.n	80031e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031c8:	4b8f      	ldr	r3, [pc, #572]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 030c 	and.w	r3, r3, #12
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d112      	bne.n	80031fa <HAL_RCC_OscConfig+0x5e>
 80031d4:	4b8c      	ldr	r3, [pc, #560]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031e0:	d10b      	bne.n	80031fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e2:	4b89      	ldr	r3, [pc, #548]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d06c      	beq.n	80032c8 <HAL_RCC_OscConfig+0x12c>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d168      	bne.n	80032c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e24c      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003202:	d106      	bne.n	8003212 <HAL_RCC_OscConfig+0x76>
 8003204:	4b80      	ldr	r3, [pc, #512]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a7f      	ldr	r2, [pc, #508]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800320a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800320e:	6013      	str	r3, [r2, #0]
 8003210:	e02e      	b.n	8003270 <HAL_RCC_OscConfig+0xd4>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d10c      	bne.n	8003234 <HAL_RCC_OscConfig+0x98>
 800321a:	4b7b      	ldr	r3, [pc, #492]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a7a      	ldr	r2, [pc, #488]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003220:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	4b78      	ldr	r3, [pc, #480]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a77      	ldr	r2, [pc, #476]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800322c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	e01d      	b.n	8003270 <HAL_RCC_OscConfig+0xd4>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800323c:	d10c      	bne.n	8003258 <HAL_RCC_OscConfig+0xbc>
 800323e:	4b72      	ldr	r3, [pc, #456]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a71      	ldr	r2, [pc, #452]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	4b6f      	ldr	r3, [pc, #444]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a6e      	ldr	r2, [pc, #440]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003254:	6013      	str	r3, [r2, #0]
 8003256:	e00b      	b.n	8003270 <HAL_RCC_OscConfig+0xd4>
 8003258:	4b6b      	ldr	r3, [pc, #428]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a6a      	ldr	r2, [pc, #424]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800325e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	4b68      	ldr	r3, [pc, #416]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a67      	ldr	r2, [pc, #412]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800326a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800326e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d013      	beq.n	80032a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7fe ff36 	bl	80020e8 <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003280:	f7fe ff32 	bl	80020e8 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b64      	cmp	r3, #100	@ 0x64
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e200      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003292:	4b5d      	ldr	r3, [pc, #372]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0f0      	beq.n	8003280 <HAL_RCC_OscConfig+0xe4>
 800329e:	e014      	b.n	80032ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7fe ff22 	bl	80020e8 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a8:	f7fe ff1e 	bl	80020e8 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	@ 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e1ec      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ba:	4b53      	ldr	r3, [pc, #332]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0x10c>
 80032c6:	e000      	b.n	80032ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d063      	beq.n	800339e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032d6:	4b4c      	ldr	r3, [pc, #304]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 030c 	and.w	r3, r3, #12
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00b      	beq.n	80032fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032e2:	4b49      	ldr	r3, [pc, #292]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f003 030c 	and.w	r3, r3, #12
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d11c      	bne.n	8003328 <HAL_RCC_OscConfig+0x18c>
 80032ee:	4b46      	ldr	r3, [pc, #280]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d116      	bne.n	8003328 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032fa:	4b43      	ldr	r3, [pc, #268]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_RCC_OscConfig+0x176>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d001      	beq.n	8003312 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e1c0      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003312:	4b3d      	ldr	r3, [pc, #244]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	00db      	lsls	r3, r3, #3
 8003320:	4939      	ldr	r1, [pc, #228]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003326:	e03a      	b.n	800339e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d020      	beq.n	8003372 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003330:	4b36      	ldr	r3, [pc, #216]	@ (800340c <HAL_RCC_OscConfig+0x270>)
 8003332:	2201      	movs	r2, #1
 8003334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003336:	f7fe fed7 	bl	80020e8 <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333c:	e008      	b.n	8003350 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800333e:	f7fe fed3 	bl	80020e8 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e1a1      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003350:	4b2d      	ldr	r3, [pc, #180]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0f0      	beq.n	800333e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335c:	4b2a      	ldr	r3, [pc, #168]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	4927      	ldr	r1, [pc, #156]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 800336c:	4313      	orrs	r3, r2
 800336e:	600b      	str	r3, [r1, #0]
 8003370:	e015      	b.n	800339e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003372:	4b26      	ldr	r3, [pc, #152]	@ (800340c <HAL_RCC_OscConfig+0x270>)
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fe feb6 	bl	80020e8 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003380:	f7fe feb2 	bl	80020e8 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e180      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003392:	4b1d      	ldr	r3, [pc, #116]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d03a      	beq.n	8003420 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d019      	beq.n	80033e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033b2:	4b17      	ldr	r3, [pc, #92]	@ (8003410 <HAL_RCC_OscConfig+0x274>)
 80033b4:	2201      	movs	r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033b8:	f7fe fe96 	bl	80020e8 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033c0:	f7fe fe92 	bl	80020e8 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e160      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003408 <HAL_RCC_OscConfig+0x26c>)
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033de:	2001      	movs	r0, #1
 80033e0:	f000 fafe 	bl	80039e0 <RCC_Delay>
 80033e4:	e01c      	b.n	8003420 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003410 <HAL_RCC_OscConfig+0x274>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ec:	f7fe fe7c 	bl	80020e8 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f2:	e00f      	b.n	8003414 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f4:	f7fe fe78 	bl	80020e8 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d908      	bls.n	8003414 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e146      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
 8003406:	bf00      	nop
 8003408:	40021000 	.word	0x40021000
 800340c:	42420000 	.word	0x42420000
 8003410:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003414:	4b92      	ldr	r3, [pc, #584]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1e9      	bne.n	80033f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	f000 80a6 	beq.w	800357a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800342e:	2300      	movs	r3, #0
 8003430:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003432:	4b8b      	ldr	r3, [pc, #556]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10d      	bne.n	800345a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800343e:	4b88      	ldr	r3, [pc, #544]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	4a87      	ldr	r2, [pc, #540]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003448:	61d3      	str	r3, [r2, #28]
 800344a:	4b85      	ldr	r3, [pc, #532]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003452:	60bb      	str	r3, [r7, #8]
 8003454:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003456:	2301      	movs	r3, #1
 8003458:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800345a:	4b82      	ldr	r3, [pc, #520]	@ (8003664 <HAL_RCC_OscConfig+0x4c8>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003462:	2b00      	cmp	r3, #0
 8003464:	d118      	bne.n	8003498 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003466:	4b7f      	ldr	r3, [pc, #508]	@ (8003664 <HAL_RCC_OscConfig+0x4c8>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a7e      	ldr	r2, [pc, #504]	@ (8003664 <HAL_RCC_OscConfig+0x4c8>)
 800346c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003470:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003472:	f7fe fe39 	bl	80020e8 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800347a:	f7fe fe35 	bl	80020e8 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b64      	cmp	r3, #100	@ 0x64
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e103      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800348c:	4b75      	ldr	r3, [pc, #468]	@ (8003664 <HAL_RCC_OscConfig+0x4c8>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0f0      	beq.n	800347a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d106      	bne.n	80034ae <HAL_RCC_OscConfig+0x312>
 80034a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034a6:	f043 0301 	orr.w	r3, r3, #1
 80034aa:	6213      	str	r3, [r2, #32]
 80034ac:	e02d      	b.n	800350a <HAL_RCC_OscConfig+0x36e>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10c      	bne.n	80034d0 <HAL_RCC_OscConfig+0x334>
 80034b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	4a69      	ldr	r2, [pc, #420]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034bc:	f023 0301 	bic.w	r3, r3, #1
 80034c0:	6213      	str	r3, [r2, #32]
 80034c2:	4b67      	ldr	r3, [pc, #412]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	4a66      	ldr	r2, [pc, #408]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034c8:	f023 0304 	bic.w	r3, r3, #4
 80034cc:	6213      	str	r3, [r2, #32]
 80034ce:	e01c      	b.n	800350a <HAL_RCC_OscConfig+0x36e>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	2b05      	cmp	r3, #5
 80034d6:	d10c      	bne.n	80034f2 <HAL_RCC_OscConfig+0x356>
 80034d8:	4b61      	ldr	r3, [pc, #388]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	4a60      	ldr	r2, [pc, #384]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034de:	f043 0304 	orr.w	r3, r3, #4
 80034e2:	6213      	str	r3, [r2, #32]
 80034e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	4a5d      	ldr	r2, [pc, #372]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034ea:	f043 0301 	orr.w	r3, r3, #1
 80034ee:	6213      	str	r3, [r2, #32]
 80034f0:	e00b      	b.n	800350a <HAL_RCC_OscConfig+0x36e>
 80034f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034f4:	6a1b      	ldr	r3, [r3, #32]
 80034f6:	4a5a      	ldr	r2, [pc, #360]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80034f8:	f023 0301 	bic.w	r3, r3, #1
 80034fc:	6213      	str	r3, [r2, #32]
 80034fe:	4b58      	ldr	r3, [pc, #352]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	4a57      	ldr	r2, [pc, #348]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003504:	f023 0304 	bic.w	r3, r3, #4
 8003508:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d015      	beq.n	800353e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003512:	f7fe fde9 	bl	80020e8 <HAL_GetTick>
 8003516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003518:	e00a      	b.n	8003530 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351a:	f7fe fde5 	bl	80020e8 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003528:	4293      	cmp	r3, r2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e0b1      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003530:	4b4b      	ldr	r3, [pc, #300]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0ee      	beq.n	800351a <HAL_RCC_OscConfig+0x37e>
 800353c:	e014      	b.n	8003568 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800353e:	f7fe fdd3 	bl	80020e8 <HAL_GetTick>
 8003542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003544:	e00a      	b.n	800355c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003546:	f7fe fdcf 	bl	80020e8 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003554:	4293      	cmp	r3, r2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e09b      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800355c:	4b40      	ldr	r3, [pc, #256]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1ee      	bne.n	8003546 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003568:	7dfb      	ldrb	r3, [r7, #23]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d105      	bne.n	800357a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800356e:	4b3c      	ldr	r3, [pc, #240]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	4a3b      	ldr	r2, [pc, #236]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003578:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 8087 	beq.w	8003692 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003584:	4b36      	ldr	r3, [pc, #216]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f003 030c 	and.w	r3, r3, #12
 800358c:	2b08      	cmp	r3, #8
 800358e:	d061      	beq.n	8003654 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	2b02      	cmp	r3, #2
 8003596:	d146      	bne.n	8003626 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003598:	4b33      	ldr	r3, [pc, #204]	@ (8003668 <HAL_RCC_OscConfig+0x4cc>)
 800359a:	2200      	movs	r2, #0
 800359c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359e:	f7fe fda3 	bl	80020e8 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a6:	f7fe fd9f 	bl	80020e8 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e06d      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035b8:	4b29      	ldr	r3, [pc, #164]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1f0      	bne.n	80035a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035cc:	d108      	bne.n	80035e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035ce:	4b24      	ldr	r3, [pc, #144]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	4921      	ldr	r1, [pc, #132]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6a19      	ldr	r1, [r3, #32]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f0:	430b      	orrs	r3, r1
 80035f2:	491b      	ldr	r1, [pc, #108]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003668 <HAL_RCC_OscConfig+0x4cc>)
 80035fa:	2201      	movs	r2, #1
 80035fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fe:	f7fe fd73 	bl	80020e8 <HAL_GetTick>
 8003602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003604:	e008      	b.n	8003618 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003606:	f7fe fd6f 	bl	80020e8 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e03d      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003618:	4b11      	ldr	r3, [pc, #68]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0f0      	beq.n	8003606 <HAL_RCC_OscConfig+0x46a>
 8003624:	e035      	b.n	8003692 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003626:	4b10      	ldr	r3, [pc, #64]	@ (8003668 <HAL_RCC_OscConfig+0x4cc>)
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800362c:	f7fe fd5c 	bl	80020e8 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003634:	f7fe fd58 	bl	80020e8 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e026      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003646:	4b06      	ldr	r3, [pc, #24]	@ (8003660 <HAL_RCC_OscConfig+0x4c4>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d1f0      	bne.n	8003634 <HAL_RCC_OscConfig+0x498>
 8003652:	e01e      	b.n	8003692 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69db      	ldr	r3, [r3, #28]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d107      	bne.n	800366c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e019      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
 8003660:	40021000 	.word	0x40021000
 8003664:	40007000 	.word	0x40007000
 8003668:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800366c:	4b0b      	ldr	r3, [pc, #44]	@ (800369c <HAL_RCC_OscConfig+0x500>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	429a      	cmp	r2, r3
 800367e:	d106      	bne.n	800368e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	429a      	cmp	r2, r3
 800368c:	d001      	beq.n	8003692 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e000      	b.n	8003694 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40021000 	.word	0x40021000

080036a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0d0      	b.n	8003856 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d910      	bls.n	80036e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c2:	4b67      	ldr	r3, [pc, #412]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f023 0207 	bic.w	r2, r3, #7
 80036ca:	4965      	ldr	r1, [pc, #404]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d2:	4b63      	ldr	r3, [pc, #396]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d001      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0b8      	b.n	8003856 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d020      	beq.n	8003732 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d005      	beq.n	8003708 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036fc:	4b59      	ldr	r3, [pc, #356]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	4a58      	ldr	r2, [pc, #352]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003702:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003706:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003714:	4b53      	ldr	r3, [pc, #332]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	4a52      	ldr	r2, [pc, #328]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 800371a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800371e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003720:	4b50      	ldr	r3, [pc, #320]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	494d      	ldr	r1, [pc, #308]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 800372e:	4313      	orrs	r3, r2
 8003730:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d040      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d107      	bne.n	8003756 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003746:	4b47      	ldr	r3, [pc, #284]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d115      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e07f      	b.n	8003856 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800375e:	4b41      	ldr	r3, [pc, #260]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e073      	b.n	8003856 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376e:	4b3d      	ldr	r3, [pc, #244]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e06b      	b.n	8003856 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800377e:	4b39      	ldr	r3, [pc, #228]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f023 0203 	bic.w	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4936      	ldr	r1, [pc, #216]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 800378c:	4313      	orrs	r3, r2
 800378e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003790:	f7fe fcaa 	bl	80020e8 <HAL_GetTick>
 8003794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003796:	e00a      	b.n	80037ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003798:	f7fe fca6 	bl	80020e8 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e053      	b.n	8003856 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f003 020c 	and.w	r2, r3, #12
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	429a      	cmp	r2, r3
 80037be:	d1eb      	bne.n	8003798 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c0:	4b27      	ldr	r3, [pc, #156]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0307 	and.w	r3, r3, #7
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d210      	bcs.n	80037f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b24      	ldr	r3, [pc, #144]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f023 0207 	bic.w	r2, r3, #7
 80037d6:	4922      	ldr	r1, [pc, #136]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	4313      	orrs	r3, r2
 80037dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037de:	4b20      	ldr	r3, [pc, #128]	@ (8003860 <HAL_RCC_ClockConfig+0x1c0>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0307 	and.w	r3, r3, #7
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d001      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e032      	b.n	8003856 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037fc:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4916      	ldr	r1, [pc, #88]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 800380a:	4313      	orrs	r3, r2
 800380c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0308 	and.w	r3, r3, #8
 8003816:	2b00      	cmp	r3, #0
 8003818:	d009      	beq.n	800382e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800381a:	4b12      	ldr	r3, [pc, #72]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	490e      	ldr	r1, [pc, #56]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 800382a:	4313      	orrs	r3, r2
 800382c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800382e:	f000 f821 	bl	8003874 <HAL_RCC_GetSysClockFreq>
 8003832:	4602      	mov	r2, r0
 8003834:	4b0b      	ldr	r3, [pc, #44]	@ (8003864 <HAL_RCC_ClockConfig+0x1c4>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	091b      	lsrs	r3, r3, #4
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	490a      	ldr	r1, [pc, #40]	@ (8003868 <HAL_RCC_ClockConfig+0x1c8>)
 8003840:	5ccb      	ldrb	r3, [r1, r3]
 8003842:	fa22 f303 	lsr.w	r3, r2, r3
 8003846:	4a09      	ldr	r2, [pc, #36]	@ (800386c <HAL_RCC_ClockConfig+0x1cc>)
 8003848:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800384a:	4b09      	ldr	r3, [pc, #36]	@ (8003870 <HAL_RCC_ClockConfig+0x1d0>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f7fe fa80 	bl	8001d54 <HAL_InitTick>

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	40022000 	.word	0x40022000
 8003864:	40021000 	.word	0x40021000
 8003868:	08007eb0 	.word	0x08007eb0
 800386c:	20000008 	.word	0x20000008
 8003870:	2000000c 	.word	0x2000000c

08003874 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003874:	b480      	push	{r7}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800387a:	2300      	movs	r3, #0
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	2300      	movs	r3, #0
 8003880:	60bb      	str	r3, [r7, #8]
 8003882:	2300      	movs	r3, #0
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	2300      	movs	r3, #0
 8003888:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800388a:	2300      	movs	r3, #0
 800388c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800388e:	4b1e      	ldr	r3, [pc, #120]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x94>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f003 030c 	and.w	r3, r3, #12
 800389a:	2b04      	cmp	r3, #4
 800389c:	d002      	beq.n	80038a4 <HAL_RCC_GetSysClockFreq+0x30>
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d003      	beq.n	80038aa <HAL_RCC_GetSysClockFreq+0x36>
 80038a2:	e027      	b.n	80038f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038a4:	4b19      	ldr	r3, [pc, #100]	@ (800390c <HAL_RCC_GetSysClockFreq+0x98>)
 80038a6:	613b      	str	r3, [r7, #16]
      break;
 80038a8:	e027      	b.n	80038fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	0c9b      	lsrs	r3, r3, #18
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	4a17      	ldr	r2, [pc, #92]	@ (8003910 <HAL_RCC_GetSysClockFreq+0x9c>)
 80038b4:	5cd3      	ldrb	r3, [r2, r3]
 80038b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d010      	beq.n	80038e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038c2:	4b11      	ldr	r3, [pc, #68]	@ (8003908 <HAL_RCC_GetSysClockFreq+0x94>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	0c5b      	lsrs	r3, r3, #17
 80038c8:	f003 0301 	and.w	r3, r3, #1
 80038cc:	4a11      	ldr	r2, [pc, #68]	@ (8003914 <HAL_RCC_GetSysClockFreq+0xa0>)
 80038ce:	5cd3      	ldrb	r3, [r2, r3]
 80038d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a0d      	ldr	r2, [pc, #52]	@ (800390c <HAL_RCC_GetSysClockFreq+0x98>)
 80038d6:	fb03 f202 	mul.w	r2, r3, r2
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e0:	617b      	str	r3, [r7, #20]
 80038e2:	e004      	b.n	80038ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003918 <HAL_RCC_GetSysClockFreq+0xa4>)
 80038e8:	fb02 f303 	mul.w	r3, r2, r3
 80038ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	613b      	str	r3, [r7, #16]
      break;
 80038f2:	e002      	b.n	80038fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038f4:	4b05      	ldr	r3, [pc, #20]	@ (800390c <HAL_RCC_GetSysClockFreq+0x98>)
 80038f6:	613b      	str	r3, [r7, #16]
      break;
 80038f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038fa:	693b      	ldr	r3, [r7, #16]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	371c      	adds	r7, #28
 8003900:	46bd      	mov	sp, r7
 8003902:	bc80      	pop	{r7}
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	40021000 	.word	0x40021000
 800390c:	007a1200 	.word	0x007a1200
 8003910:	08007ec8 	.word	0x08007ec8
 8003914:	08007ed8 	.word	0x08007ed8
 8003918:	003d0900 	.word	0x003d0900

0800391c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003920:	4b02      	ldr	r3, [pc, #8]	@ (800392c <HAL_RCC_GetHCLKFreq+0x10>)
 8003922:	681b      	ldr	r3, [r3, #0]
}
 8003924:	4618      	mov	r0, r3
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr
 800392c:	20000008 	.word	0x20000008

08003930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003934:	f7ff fff2 	bl	800391c <HAL_RCC_GetHCLKFreq>
 8003938:	4602      	mov	r2, r0
 800393a:	4b05      	ldr	r3, [pc, #20]	@ (8003950 <HAL_RCC_GetPCLK1Freq+0x20>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	0a1b      	lsrs	r3, r3, #8
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	4903      	ldr	r1, [pc, #12]	@ (8003954 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003946:	5ccb      	ldrb	r3, [r1, r3]
 8003948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800394c:	4618      	mov	r0, r3
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40021000 	.word	0x40021000
 8003954:	08007ec0 	.word	0x08007ec0

08003958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800395c:	f7ff ffde 	bl	800391c <HAL_RCC_GetHCLKFreq>
 8003960:	4602      	mov	r2, r0
 8003962:	4b05      	ldr	r3, [pc, #20]	@ (8003978 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	0adb      	lsrs	r3, r3, #11
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	4903      	ldr	r1, [pc, #12]	@ (800397c <HAL_RCC_GetPCLK2Freq+0x24>)
 800396e:	5ccb      	ldrb	r3, [r1, r3]
 8003970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003974:	4618      	mov	r0, r3
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000
 800397c:	08007ec0 	.word	0x08007ec0

08003980 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	220f      	movs	r2, #15
 800398e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003990:	4b11      	ldr	r3, [pc, #68]	@ (80039d8 <HAL_RCC_GetClockConfig+0x58>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 0203 	and.w	r2, r3, #3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800399c:	4b0e      	ldr	r3, [pc, #56]	@ (80039d8 <HAL_RCC_GetClockConfig+0x58>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80039a8:	4b0b      	ldr	r3, [pc, #44]	@ (80039d8 <HAL_RCC_GetClockConfig+0x58>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80039b4:	4b08      	ldr	r3, [pc, #32]	@ (80039d8 <HAL_RCC_GetClockConfig+0x58>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	08db      	lsrs	r3, r3, #3
 80039ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80039c2:	4b06      	ldr	r3, [pc, #24]	@ (80039dc <HAL_RCC_GetClockConfig+0x5c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0207 	and.w	r2, r3, #7
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80039ce:	bf00      	nop
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr
 80039d8:	40021000 	.word	0x40021000
 80039dc:	40022000 	.word	0x40022000

080039e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b085      	sub	sp, #20
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80039e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003a14 <RCC_Delay+0x34>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003a18 <RCC_Delay+0x38>)
 80039ee:	fba2 2303 	umull	r2, r3, r2, r3
 80039f2:	0a5b      	lsrs	r3, r3, #9
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	fb02 f303 	mul.w	r3, r2, r3
 80039fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80039fc:	bf00      	nop
  }
  while (Delay --);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	1e5a      	subs	r2, r3, #1
 8003a02:	60fa      	str	r2, [r7, #12]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1f9      	bne.n	80039fc <RCC_Delay+0x1c>
}
 8003a08:	bf00      	nop
 8003a0a:	bf00      	nop
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bc80      	pop	{r7}
 8003a12:	4770      	bx	lr
 8003a14:	20000008 	.word	0x20000008
 8003a18:	10624dd3 	.word	0x10624dd3

08003a1c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	613b      	str	r3, [r7, #16]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d07d      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a3c:	4b4f      	ldr	r3, [pc, #316]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a3e:	69db      	ldr	r3, [r3, #28]
 8003a40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10d      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a48:	4b4c      	ldr	r3, [pc, #304]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	4a4b      	ldr	r2, [pc, #300]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a52:	61d3      	str	r3, [r2, #28]
 8003a54:	4b49      	ldr	r3, [pc, #292]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a56:	69db      	ldr	r3, [r3, #28]
 8003a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5c:	60bb      	str	r3, [r7, #8]
 8003a5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a60:	2301      	movs	r3, #1
 8003a62:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a64:	4b46      	ldr	r3, [pc, #280]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d118      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a70:	4b43      	ldr	r3, [pc, #268]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a42      	ldr	r2, [pc, #264]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a7a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a7c:	f7fe fb34 	bl	80020e8 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a82:	e008      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a84:	f7fe fb30 	bl	80020e8 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b64      	cmp	r3, #100	@ 0x64
 8003a90:	d901      	bls.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e06d      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a96:	4b3a      	ldr	r3, [pc, #232]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0f0      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003aa2:	4b36      	ldr	r3, [pc, #216]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aaa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d02e      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aba:	68fa      	ldr	r2, [r7, #12]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d027      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ac0:	4b2e      	ldr	r3, [pc, #184]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ac8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003aca:	4b2e      	ldr	r3, [pc, #184]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003acc:	2201      	movs	r2, #1
 8003ace:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ad0:	4b2c      	ldr	r3, [pc, #176]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003ad6:	4a29      	ldr	r2, [pc, #164]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d014      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae6:	f7fe faff 	bl	80020e8 <HAL_GetTick>
 8003aea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aec:	e00a      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aee:	f7fe fafb 	bl	80020e8 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d901      	bls.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e036      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b04:	4b1d      	ldr	r3, [pc, #116]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d0ee      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b10:	4b1a      	ldr	r3, [pc, #104]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b12:	6a1b      	ldr	r3, [r3, #32]
 8003b14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	4917      	ldr	r1, [pc, #92]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b22:	7dfb      	ldrb	r3, [r7, #23]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d105      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b28:	4b14      	ldr	r3, [pc, #80]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b2a:	69db      	ldr	r3, [r3, #28]
 8003b2c:	4a13      	ldr	r2, [pc, #76]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b32:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0302 	and.w	r3, r3, #2
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d008      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b40:	4b0e      	ldr	r3, [pc, #56]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	490b      	ldr	r1, [pc, #44]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0310 	and.w	r3, r3, #16
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d008      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b5e:	4b07      	ldr	r3, [pc, #28]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	4904      	ldr	r1, [pc, #16]	@ (8003b7c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3718      	adds	r7, #24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40021000 	.word	0x40021000
 8003b80:	40007000 	.word	0x40007000
 8003b84:	42420440 	.word	0x42420440

08003b88 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b088      	sub	sp, #32
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003b90:	2300      	movs	r3, #0
 8003b92:	617b      	str	r3, [r7, #20]
 8003b94:	2300      	movs	r3, #0
 8003b96:	61fb      	str	r3, [r7, #28]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b10      	cmp	r3, #16
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b10      	cmp	r3, #16
 8003bae:	f200 808a 	bhi.w	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d045      	beq.n	8003c44 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d075      	beq.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003bbe:	e082      	b.n	8003cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003bc0:	4b46      	ldr	r3, [pc, #280]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003bc6:	4b45      	ldr	r3, [pc, #276]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d07b      	beq.n	8003cca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	0c9b      	lsrs	r3, r3, #18
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	4a41      	ldr	r2, [pc, #260]	@ (8003ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003bdc:	5cd3      	ldrb	r3, [r2, r3]
 8003bde:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d015      	beq.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bea:	4b3c      	ldr	r3, [pc, #240]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	0c5b      	lsrs	r3, r3, #17
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003bf6:	5cd3      	ldrb	r3, [r2, r3]
 8003bf8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00d      	beq.n	8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003c04:	4a38      	ldr	r2, [pc, #224]	@ (8003ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	fb02 f303 	mul.w	r3, r2, r3
 8003c12:	61fb      	str	r3, [r7, #28]
 8003c14:	e004      	b.n	8003c20 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4a34      	ldr	r2, [pc, #208]	@ (8003cec <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003c1a:	fb02 f303 	mul.w	r3, r2, r3
 8003c1e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003c20:	4b2e      	ldr	r3, [pc, #184]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c2c:	d102      	bne.n	8003c34 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	61bb      	str	r3, [r7, #24]
      break;
 8003c32:	e04a      	b.n	8003cca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	4a2d      	ldr	r2, [pc, #180]	@ (8003cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3e:	085b      	lsrs	r3, r3, #1
 8003c40:	61bb      	str	r3, [r7, #24]
      break;
 8003c42:	e042      	b.n	8003cca <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003c44:	4b25      	ldr	r3, [pc, #148]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c54:	d108      	bne.n	8003c68 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003c60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c64:	61bb      	str	r3, [r7, #24]
 8003c66:	e01f      	b.n	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c72:	d109      	bne.n	8003c88 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003c74:	4b19      	ldr	r3, [pc, #100]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003c80:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003c84:	61bb      	str	r3, [r7, #24]
 8003c86:	e00f      	b.n	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c92:	d11c      	bne.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003c94:	4b11      	ldr	r3, [pc, #68]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d016      	beq.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003ca0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003ca4:	61bb      	str	r3, [r7, #24]
      break;
 8003ca6:	e012      	b.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003ca8:	e011      	b.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003caa:	f7ff fe55 	bl	8003958 <HAL_RCC_GetPCLK2Freq>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	0b9b      	lsrs	r3, r3, #14
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	3301      	adds	r3, #1
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc2:	61bb      	str	r3, [r7, #24]
      break;
 8003cc4:	e004      	b.n	8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003cc6:	bf00      	nop
 8003cc8:	e002      	b.n	8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003cca:	bf00      	nop
 8003ccc:	e000      	b.n	8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003cce:	bf00      	nop
    }
  }
  return (frequency);
 8003cd0:	69bb      	ldr	r3, [r7, #24]
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3720      	adds	r7, #32
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	08007edc 	.word	0x08007edc
 8003ce4:	08007eec 	.word	0x08007eec
 8003ce8:	007a1200 	.word	0x007a1200
 8003cec:	003d0900 	.word	0x003d0900
 8003cf0:	aaaaaaab 	.word	0xaaaaaaab

08003cf4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e041      	b.n	8003d8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d106      	bne.n	8003d20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7fd ff30 	bl	8001b80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	3304      	adds	r3, #4
 8003d30:	4619      	mov	r1, r3
 8003d32:	4610      	mov	r0, r2
 8003d34:	f000 fd60 	bl	80047f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
	...

08003d94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d001      	beq.n	8003dac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e03a      	b.n	8003e22 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68da      	ldr	r2, [r3, #12]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0201 	orr.w	r2, r2, #1
 8003dc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a18      	ldr	r2, [pc, #96]	@ (8003e2c <HAL_TIM_Base_Start_IT+0x98>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d00e      	beq.n	8003dec <HAL_TIM_Base_Start_IT+0x58>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dd6:	d009      	beq.n	8003dec <HAL_TIM_Base_Start_IT+0x58>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a14      	ldr	r2, [pc, #80]	@ (8003e30 <HAL_TIM_Base_Start_IT+0x9c>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d004      	beq.n	8003dec <HAL_TIM_Base_Start_IT+0x58>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a13      	ldr	r2, [pc, #76]	@ (8003e34 <HAL_TIM_Base_Start_IT+0xa0>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d111      	bne.n	8003e10 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2b06      	cmp	r3, #6
 8003dfc:	d010      	beq.n	8003e20 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f042 0201 	orr.w	r2, r2, #1
 8003e0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e0e:	e007      	b.n	8003e20 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0201 	orr.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr
 8003e2c:	40012c00 	.word	0x40012c00
 8003e30:	40000400 	.word	0x40000400
 8003e34:	40000800 	.word	0x40000800

08003e38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e041      	b.n	8003ece <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d106      	bne.n	8003e64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 f839 	bl	8003ed6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	3304      	adds	r3, #4
 8003e74:	4619      	mov	r1, r3
 8003e76:	4610      	mov	r0, r2
 8003e78:	f000 fcbe 	bl	80047f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bc80      	pop	{r7}
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d109      	bne.n	8003f0c <HAL_TIM_PWM_Start+0x24>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	bf14      	ite	ne
 8003f04:	2301      	movne	r3, #1
 8003f06:	2300      	moveq	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	e022      	b.n	8003f52 <HAL_TIM_PWM_Start+0x6a>
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d109      	bne.n	8003f26 <HAL_TIM_PWM_Start+0x3e>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	bf14      	ite	ne
 8003f1e:	2301      	movne	r3, #1
 8003f20:	2300      	moveq	r3, #0
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	e015      	b.n	8003f52 <HAL_TIM_PWM_Start+0x6a>
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	d109      	bne.n	8003f40 <HAL_TIM_PWM_Start+0x58>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	bf14      	ite	ne
 8003f38:	2301      	movne	r3, #1
 8003f3a:	2300      	moveq	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	e008      	b.n	8003f52 <HAL_TIM_PWM_Start+0x6a>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	bf14      	ite	ne
 8003f4c:	2301      	movne	r3, #1
 8003f4e:	2300      	moveq	r3, #0
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e05e      	b.n	8004018 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d104      	bne.n	8003f6a <HAL_TIM_PWM_Start+0x82>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f68:	e013      	b.n	8003f92 <HAL_TIM_PWM_Start+0xaa>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b04      	cmp	r3, #4
 8003f6e:	d104      	bne.n	8003f7a <HAL_TIM_PWM_Start+0x92>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2202      	movs	r2, #2
 8003f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f78:	e00b      	b.n	8003f92 <HAL_TIM_PWM_Start+0xaa>
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	d104      	bne.n	8003f8a <HAL_TIM_PWM_Start+0xa2>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f88:	e003      	b.n	8003f92 <HAL_TIM_PWM_Start+0xaa>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2202      	movs	r2, #2
 8003f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2201      	movs	r2, #1
 8003f98:	6839      	ldr	r1, [r7, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 feac 	bl	8004cf8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a1e      	ldr	r2, [pc, #120]	@ (8004020 <HAL_TIM_PWM_Start+0x138>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d107      	bne.n	8003fba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fb8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a18      	ldr	r2, [pc, #96]	@ (8004020 <HAL_TIM_PWM_Start+0x138>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d00e      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0xfa>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fcc:	d009      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0xfa>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <HAL_TIM_PWM_Start+0x13c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d004      	beq.n	8003fe2 <HAL_TIM_PWM_Start+0xfa>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a12      	ldr	r2, [pc, #72]	@ (8004028 <HAL_TIM_PWM_Start+0x140>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d111      	bne.n	8004006 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2b06      	cmp	r3, #6
 8003ff2:	d010      	beq.n	8004016 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004004:	e007      	b.n	8004016 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f042 0201 	orr.w	r2, r2, #1
 8004014:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40012c00 	.word	0x40012c00
 8004024:	40000400 	.word	0x40000400
 8004028:	40000800 	.word	0x40000800

0800402c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e093      	b.n	8004168 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d106      	bne.n	800405a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7fd fdc3 	bl	8001be0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2202      	movs	r2, #2
 800405e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6812      	ldr	r2, [r2, #0]
 800406c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004070:	f023 0307 	bic.w	r3, r3, #7
 8004074:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	3304      	adds	r3, #4
 800407e:	4619      	mov	r1, r3
 8004080:	4610      	mov	r0, r2
 8004082:	f000 fbb9 	bl	80047f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ae:	f023 0303 	bic.w	r3, r3, #3
 80040b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	021b      	lsls	r3, r3, #8
 80040be:	4313      	orrs	r3, r2
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80040cc:	f023 030c 	bic.w	r3, r3, #12
 80040d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80040d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	021b      	lsls	r3, r3, #8
 80040e8:	4313      	orrs	r3, r2
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	011a      	lsls	r2, r3, #4
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	031b      	lsls	r3, r3, #12
 80040fc:	4313      	orrs	r3, r2
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	4313      	orrs	r3, r2
 8004102:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800410a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	4313      	orrs	r3, r2
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004180:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004188:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004190:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004198:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d110      	bne.n	80041c2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d102      	bne.n	80041ac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80041a6:	7b7b      	ldrb	r3, [r7, #13]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d001      	beq.n	80041b0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e069      	b.n	8004284 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041c0:	e031      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d110      	bne.n	80041ea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041c8:	7bbb      	ldrb	r3, [r7, #14]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d102      	bne.n	80041d4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041ce:	7b3b      	ldrb	r3, [r7, #12]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d001      	beq.n	80041d8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e055      	b.n	8004284 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041e8:	e01d      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d108      	bne.n	8004202 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041f0:	7bbb      	ldrb	r3, [r7, #14]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d105      	bne.n	8004202 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041f6:	7b7b      	ldrb	r3, [r7, #13]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d102      	bne.n	8004202 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041fc:	7b3b      	ldrb	r3, [r7, #12]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d001      	beq.n	8004206 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e03e      	b.n	8004284 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2202      	movs	r2, #2
 8004212:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2202      	movs	r2, #2
 800421a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <HAL_TIM_Encoder_Start+0xc4>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b04      	cmp	r3, #4
 8004230:	d008      	beq.n	8004244 <HAL_TIM_Encoder_Start+0xd4>
 8004232:	e00f      	b.n	8004254 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2201      	movs	r2, #1
 800423a:	2100      	movs	r1, #0
 800423c:	4618      	mov	r0, r3
 800423e:	f000 fd5b 	bl	8004cf8 <TIM_CCxChannelCmd>
      break;
 8004242:	e016      	b.n	8004272 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2201      	movs	r2, #1
 800424a:	2104      	movs	r1, #4
 800424c:	4618      	mov	r0, r3
 800424e:	f000 fd53 	bl	8004cf8 <TIM_CCxChannelCmd>
      break;
 8004252:	e00e      	b.n	8004272 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2201      	movs	r2, #1
 800425a:	2100      	movs	r1, #0
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fd4b 	bl	8004cf8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2201      	movs	r2, #1
 8004268:	2104      	movs	r1, #4
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fd44 	bl	8004cf8 <TIM_CCxChannelCmd>
      break;
 8004270:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f042 0201 	orr.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d122      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d11b      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f06f 0202 	mvn.w	r2, #2
 80042b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fa76 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 80042d4:	e005      	b.n	80042e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 fa69 	bl	80047ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 fa78 	bl	80047d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d122      	bne.n	800433c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b04      	cmp	r3, #4
 8004302:	d11b      	bne.n	800433c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0204 	mvn.w	r2, #4
 800430c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2202      	movs	r2, #2
 8004312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fa4c 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 8004328:	e005      	b.n	8004336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fa3f 	bl	80047ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 fa4e 	bl	80047d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 0308 	and.w	r3, r3, #8
 8004346:	2b08      	cmp	r3, #8
 8004348:	d122      	bne.n	8004390 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b08      	cmp	r3, #8
 8004356:	d11b      	bne.n	8004390 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0208 	mvn.w	r2, #8
 8004360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2204      	movs	r2, #4
 8004366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fa22 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fa15 	bl	80047ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 fa24 	bl	80047d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	f003 0310 	and.w	r3, r3, #16
 800439a:	2b10      	cmp	r3, #16
 800439c:	d122      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0310 	and.w	r3, r3, #16
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d11b      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0210 	mvn.w	r2, #16
 80043b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2208      	movs	r2, #8
 80043ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f9f8 	bl	80047c0 <HAL_TIM_IC_CaptureCallback>
 80043d0:	e005      	b.n	80043de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f9eb 	bl	80047ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f9fa 	bl	80047d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d10e      	bne.n	8004410 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d107      	bne.n	8004410 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f06f 0201 	mvn.w	r2, #1
 8004408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7fd fb32 	bl	8001a74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441a:	2b80      	cmp	r3, #128	@ 0x80
 800441c:	d10e      	bne.n	800443c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004428:	2b80      	cmp	r3, #128	@ 0x80
 800442a:	d107      	bne.n	800443c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 fce9 	bl	8004e0e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004446:	2b40      	cmp	r3, #64	@ 0x40
 8004448:	d10e      	bne.n	8004468 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004454:	2b40      	cmp	r3, #64	@ 0x40
 8004456:	d107      	bne.n	8004468 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f9be 	bl	80047e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b20      	cmp	r3, #32
 8004474:	d10e      	bne.n	8004494 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	f003 0320 	and.w	r3, r3, #32
 8004480:	2b20      	cmp	r3, #32
 8004482:	d107      	bne.n	8004494 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0220 	mvn.w	r2, #32
 800448c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 fcb4 	bl	8004dfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004494:	bf00      	nop
 8004496:	3708      	adds	r7, #8
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044a8:	2300      	movs	r3, #0
 80044aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d101      	bne.n	80044ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80044b6:	2302      	movs	r3, #2
 80044b8:	e0ae      	b.n	8004618 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2b0c      	cmp	r3, #12
 80044c6:	f200 809f 	bhi.w	8004608 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80044ca:	a201      	add	r2, pc, #4	@ (adr r2, 80044d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80044cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d0:	08004505 	.word	0x08004505
 80044d4:	08004609 	.word	0x08004609
 80044d8:	08004609 	.word	0x08004609
 80044dc:	08004609 	.word	0x08004609
 80044e0:	08004545 	.word	0x08004545
 80044e4:	08004609 	.word	0x08004609
 80044e8:	08004609 	.word	0x08004609
 80044ec:	08004609 	.word	0x08004609
 80044f0:	08004587 	.word	0x08004587
 80044f4:	08004609 	.word	0x08004609
 80044f8:	08004609 	.word	0x08004609
 80044fc:	08004609 	.word	0x08004609
 8004500:	080045c7 	.word	0x080045c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68b9      	ldr	r1, [r7, #8]
 800450a:	4618      	mov	r0, r3
 800450c:	f000 f9d6 	bl	80048bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699a      	ldr	r2, [r3, #24]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0208 	orr.w	r2, r2, #8
 800451e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699a      	ldr	r2, [r3, #24]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0204 	bic.w	r2, r2, #4
 800452e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	6999      	ldr	r1, [r3, #24]
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	691a      	ldr	r2, [r3, #16]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	430a      	orrs	r2, r1
 8004540:	619a      	str	r2, [r3, #24]
      break;
 8004542:	e064      	b.n	800460e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68b9      	ldr	r1, [r7, #8]
 800454a:	4618      	mov	r0, r3
 800454c:	f000 fa1c 	bl	8004988 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	699a      	ldr	r2, [r3, #24]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800455e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699a      	ldr	r2, [r3, #24]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800456e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6999      	ldr	r1, [r3, #24]
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	021a      	lsls	r2, r3, #8
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	430a      	orrs	r2, r1
 8004582:	619a      	str	r2, [r3, #24]
      break;
 8004584:	e043      	b.n	800460e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68b9      	ldr	r1, [r7, #8]
 800458c:	4618      	mov	r0, r3
 800458e:	f000 fa65 	bl	8004a5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	69da      	ldr	r2, [r3, #28]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f042 0208 	orr.w	r2, r2, #8
 80045a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	69da      	ldr	r2, [r3, #28]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 0204 	bic.w	r2, r2, #4
 80045b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	69d9      	ldr	r1, [r3, #28]
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	691a      	ldr	r2, [r3, #16]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	61da      	str	r2, [r3, #28]
      break;
 80045c4:	e023      	b.n	800460e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68b9      	ldr	r1, [r7, #8]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f000 faaf 	bl	8004b30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	69da      	ldr	r2, [r3, #28]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80045e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	69da      	ldr	r2, [r3, #28]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	69d9      	ldr	r1, [r3, #28]
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	691b      	ldr	r3, [r3, #16]
 80045fc:	021a      	lsls	r2, r3, #8
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	430a      	orrs	r2, r1
 8004604:	61da      	str	r2, [r3, #28]
      break;
 8004606:	e002      	b.n	800460e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	75fb      	strb	r3, [r7, #23]
      break;
 800460c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004616:	7dfb      	ldrb	r3, [r7, #23]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3718      	adds	r7, #24
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800462a:	2300      	movs	r3, #0
 800462c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_TIM_ConfigClockSource+0x1c>
 8004638:	2302      	movs	r3, #2
 800463a:	e0b4      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x186>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2202      	movs	r2, #2
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800465a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004662:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004674:	d03e      	beq.n	80046f4 <HAL_TIM_ConfigClockSource+0xd4>
 8004676:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800467a:	f200 8087 	bhi.w	800478c <HAL_TIM_ConfigClockSource+0x16c>
 800467e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004682:	f000 8086 	beq.w	8004792 <HAL_TIM_ConfigClockSource+0x172>
 8004686:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800468a:	d87f      	bhi.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
 800468c:	2b70      	cmp	r3, #112	@ 0x70
 800468e:	d01a      	beq.n	80046c6 <HAL_TIM_ConfigClockSource+0xa6>
 8004690:	2b70      	cmp	r3, #112	@ 0x70
 8004692:	d87b      	bhi.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
 8004694:	2b60      	cmp	r3, #96	@ 0x60
 8004696:	d050      	beq.n	800473a <HAL_TIM_ConfigClockSource+0x11a>
 8004698:	2b60      	cmp	r3, #96	@ 0x60
 800469a:	d877      	bhi.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
 800469c:	2b50      	cmp	r3, #80	@ 0x50
 800469e:	d03c      	beq.n	800471a <HAL_TIM_ConfigClockSource+0xfa>
 80046a0:	2b50      	cmp	r3, #80	@ 0x50
 80046a2:	d873      	bhi.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
 80046a4:	2b40      	cmp	r3, #64	@ 0x40
 80046a6:	d058      	beq.n	800475a <HAL_TIM_ConfigClockSource+0x13a>
 80046a8:	2b40      	cmp	r3, #64	@ 0x40
 80046aa:	d86f      	bhi.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
 80046ac:	2b30      	cmp	r3, #48	@ 0x30
 80046ae:	d064      	beq.n	800477a <HAL_TIM_ConfigClockSource+0x15a>
 80046b0:	2b30      	cmp	r3, #48	@ 0x30
 80046b2:	d86b      	bhi.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d060      	beq.n	800477a <HAL_TIM_ConfigClockSource+0x15a>
 80046b8:	2b20      	cmp	r3, #32
 80046ba:	d867      	bhi.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d05c      	beq.n	800477a <HAL_TIM_ConfigClockSource+0x15a>
 80046c0:	2b10      	cmp	r3, #16
 80046c2:	d05a      	beq.n	800477a <HAL_TIM_ConfigClockSource+0x15a>
 80046c4:	e062      	b.n	800478c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046d6:	f000 faf0 	bl	8004cba <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	609a      	str	r2, [r3, #8]
      break;
 80046f2:	e04f      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004704:	f000 fad9 	bl	8004cba <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689a      	ldr	r2, [r3, #8]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004716:	609a      	str	r2, [r3, #8]
      break;
 8004718:	e03c      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004726:	461a      	mov	r2, r3
 8004728:	f000 fa50 	bl	8004bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2150      	movs	r1, #80	@ 0x50
 8004732:	4618      	mov	r0, r3
 8004734:	f000 faa7 	bl	8004c86 <TIM_ITRx_SetConfig>
      break;
 8004738:	e02c      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004746:	461a      	mov	r2, r3
 8004748:	f000 fa6e 	bl	8004c28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2160      	movs	r1, #96	@ 0x60
 8004752:	4618      	mov	r0, r3
 8004754:	f000 fa97 	bl	8004c86 <TIM_ITRx_SetConfig>
      break;
 8004758:	e01c      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004766:	461a      	mov	r2, r3
 8004768:	f000 fa30 	bl	8004bcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2140      	movs	r1, #64	@ 0x40
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fa87 	bl	8004c86 <TIM_ITRx_SetConfig>
      break;
 8004778:	e00c      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4619      	mov	r1, r3
 8004784:	4610      	mov	r0, r2
 8004786:	f000 fa7e 	bl	8004c86 <TIM_ITRx_SetConfig>
      break;
 800478a:	e003      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	73fb      	strb	r3, [r7, #15]
      break;
 8004790:	e000      	b.n	8004794 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004792:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3710      	adds	r7, #16
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b083      	sub	sp, #12
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047b6:	bf00      	nop
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr

080047c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bc80      	pop	{r7}
 80047d0:	4770      	bx	lr

080047d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b083      	sub	sp, #12
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	bc80      	pop	{r7}
 80047e2:	4770      	bx	lr

080047e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bc80      	pop	{r7}
 80047f4:	4770      	bx	lr
	...

080047f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a29      	ldr	r2, [pc, #164]	@ (80048b0 <TIM_Base_SetConfig+0xb8>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d00b      	beq.n	8004828 <TIM_Base_SetConfig+0x30>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004816:	d007      	beq.n	8004828 <TIM_Base_SetConfig+0x30>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a26      	ldr	r2, [pc, #152]	@ (80048b4 <TIM_Base_SetConfig+0xbc>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d003      	beq.n	8004828 <TIM_Base_SetConfig+0x30>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a25      	ldr	r2, [pc, #148]	@ (80048b8 <TIM_Base_SetConfig+0xc0>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d108      	bne.n	800483a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800482e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	68fa      	ldr	r2, [r7, #12]
 8004836:	4313      	orrs	r3, r2
 8004838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a1c      	ldr	r2, [pc, #112]	@ (80048b0 <TIM_Base_SetConfig+0xb8>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00b      	beq.n	800485a <TIM_Base_SetConfig+0x62>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004848:	d007      	beq.n	800485a <TIM_Base_SetConfig+0x62>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a19      	ldr	r2, [pc, #100]	@ (80048b4 <TIM_Base_SetConfig+0xbc>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d003      	beq.n	800485a <TIM_Base_SetConfig+0x62>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a18      	ldr	r2, [pc, #96]	@ (80048b8 <TIM_Base_SetConfig+0xc0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d108      	bne.n	800486c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	4313      	orrs	r3, r2
 800486a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a07      	ldr	r2, [pc, #28]	@ (80048b0 <TIM_Base_SetConfig+0xb8>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d103      	bne.n	80048a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	691a      	ldr	r2, [r3, #16]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	615a      	str	r2, [r3, #20]
}
 80048a6:	bf00      	nop
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr
 80048b0:	40012c00 	.word	0x40012c00
 80048b4:	40000400 	.word	0x40000400
 80048b8:	40000800 	.word	0x40000800

080048bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048bc:	b480      	push	{r7}
 80048be:	b087      	sub	sp, #28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	f023 0201 	bic.w	r2, r3, #1
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f023 0303 	bic.w	r3, r3, #3
 80048f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	f023 0302 	bic.w	r3, r3, #2
 8004904:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4313      	orrs	r3, r2
 800490e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a1c      	ldr	r2, [pc, #112]	@ (8004984 <TIM_OC1_SetConfig+0xc8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d10c      	bne.n	8004932 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	f023 0308 	bic.w	r3, r3, #8
 800491e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	4313      	orrs	r3, r2
 8004928:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f023 0304 	bic.w	r3, r3, #4
 8004930:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a13      	ldr	r2, [pc, #76]	@ (8004984 <TIM_OC1_SetConfig+0xc8>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d111      	bne.n	800495e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	693a      	ldr	r2, [r7, #16]
 8004950:	4313      	orrs	r3, r2
 8004952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	693a      	ldr	r2, [r7, #16]
 800495a:	4313      	orrs	r3, r2
 800495c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	621a      	str	r2, [r3, #32]
}
 8004978:	bf00      	nop
 800497a:	371c      	adds	r7, #28
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40012c00 	.word	0x40012c00

08004988 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a1b      	ldr	r3, [r3, #32]
 800499c:	f023 0210 	bic.w	r2, r3, #16
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	699b      	ldr	r3, [r3, #24]
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	021b      	lsls	r3, r3, #8
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f023 0320 	bic.w	r3, r3, #32
 80049d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	011b      	lsls	r3, r3, #4
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	4313      	orrs	r3, r2
 80049de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a1d      	ldr	r2, [pc, #116]	@ (8004a58 <TIM_OC2_SetConfig+0xd0>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d10d      	bne.n	8004a04 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a14      	ldr	r2, [pc, #80]	@ (8004a58 <TIM_OC2_SetConfig+0xd0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d113      	bne.n	8004a34 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685a      	ldr	r2, [r3, #4]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	621a      	str	r2, [r3, #32]
}
 8004a4e:	bf00      	nop
 8004a50:	371c      	adds	r7, #28
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bc80      	pop	{r7}
 8004a56:	4770      	bx	lr
 8004a58:	40012c00 	.word	0x40012c00

08004a5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b087      	sub	sp, #28
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0303 	bic.w	r3, r3, #3
 8004a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	021b      	lsls	r3, r3, #8
 8004aac:	697a      	ldr	r2, [r7, #20]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8004b2c <TIM_OC3_SetConfig+0xd0>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d10d      	bne.n	8004ad6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ac0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	021b      	lsls	r3, r3, #8
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a14      	ldr	r2, [pc, #80]	@ (8004b2c <TIM_OC3_SetConfig+0xd0>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d113      	bne.n	8004b06 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ae4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004aec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	685a      	ldr	r2, [r3, #4]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	621a      	str	r2, [r3, #32]
}
 8004b20:	bf00      	nop
 8004b22:	371c      	adds	r7, #28
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bc80      	pop	{r7}
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	40012c00 	.word	0x40012c00

08004b30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	021b      	lsls	r3, r3, #8
 8004b6e:	68fa      	ldr	r2, [r7, #12]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	031b      	lsls	r3, r3, #12
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a0f      	ldr	r2, [pc, #60]	@ (8004bc8 <TIM_OC4_SetConfig+0x98>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d109      	bne.n	8004ba4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	019b      	lsls	r3, r3, #6
 8004b9e:	697a      	ldr	r2, [r7, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	621a      	str	r2, [r3, #32]
}
 8004bbe:	bf00      	nop
 8004bc0:	371c      	adds	r7, #28
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr
 8004bc8:	40012c00 	.word	0x40012c00

08004bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b087      	sub	sp, #28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	f023 0201 	bic.w	r2, r3, #1
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f023 030a 	bic.w	r3, r3, #10
 8004c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bc80      	pop	{r7}
 8004c26:	4770      	bx	lr

08004c28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	f023 0210 	bic.w	r2, r3, #16
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	031b      	lsls	r3, r3, #12
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c64:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	011b      	lsls	r3, r3, #4
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	621a      	str	r2, [r3, #32]
}
 8004c7c:	bf00      	nop
 8004c7e:	371c      	adds	r7, #28
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bc80      	pop	{r7}
 8004c84:	4770      	bx	lr

08004c86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c86:	b480      	push	{r7}
 8004c88:	b085      	sub	sp, #20
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
 8004c8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f043 0307 	orr.w	r3, r3, #7
 8004ca8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	609a      	str	r2, [r3, #8]
}
 8004cb0:	bf00      	nop
 8004cb2:	3714      	adds	r7, #20
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc80      	pop	{r7}
 8004cb8:	4770      	bx	lr

08004cba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b087      	sub	sp, #28
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	60f8      	str	r0, [r7, #12]
 8004cc2:	60b9      	str	r1, [r7, #8]
 8004cc4:	607a      	str	r2, [r7, #4]
 8004cc6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cd4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	021a      	lsls	r2, r3, #8
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	609a      	str	r2, [r3, #8]
}
 8004cee:	bf00      	nop
 8004cf0:	371c      	adds	r7, #28
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr

08004cf8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b087      	sub	sp, #28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f003 031f 	and.w	r3, r3, #31
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6a1a      	ldr	r2, [r3, #32]
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	43db      	mvns	r3, r3
 8004d1a:	401a      	ands	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a1a      	ldr	r2, [r3, #32]
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f003 031f 	and.w	r3, r3, #31
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d30:	431a      	orrs	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	621a      	str	r2, [r3, #32]
}
 8004d36:	bf00      	nop
 8004d38:	371c      	adds	r7, #28
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr

08004d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e046      	b.n	8004de6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a16      	ldr	r2, [pc, #88]	@ (8004df0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d00e      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da4:	d009      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a12      	ldr	r2, [pc, #72]	@ (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d004      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a10      	ldr	r2, [pc, #64]	@ (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d10c      	bne.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3714      	adds	r7, #20
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bc80      	pop	{r7}
 8004dee:	4770      	bx	lr
 8004df0:	40012c00 	.word	0x40012c00
 8004df4:	40000400 	.word	0x40000400
 8004df8:	40000800 	.word	0x40000800

08004dfc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bc80      	pop	{r7}
 8004e0c:	4770      	bx	lr

08004e0e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bc80      	pop	{r7}
 8004e1e:	4770      	bx	lr

08004e20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e042      	b.n	8004eb8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d106      	bne.n	8004e4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fc ff3a 	bl	8001cc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2224      	movs	r2, #36	@ 0x24
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f91d 	bl	80050a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	691a      	ldr	r2, [r3, #16]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	695a      	ldr	r2, [r3, #20]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68da      	ldr	r2, [r3, #12]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2220      	movs	r2, #32
 8004ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2220      	movs	r2, #32
 8004eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b08a      	sub	sp, #40	@ 0x28
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	603b      	str	r3, [r7, #0]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b20      	cmp	r3, #32
 8004ede:	d16d      	bne.n	8004fbc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <HAL_UART_Transmit+0x2c>
 8004ee6:	88fb      	ldrh	r3, [r7, #6]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e066      	b.n	8004fbe <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2221      	movs	r2, #33	@ 0x21
 8004efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004efe:	f7fd f8f3 	bl	80020e8 <HAL_GetTick>
 8004f02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	88fa      	ldrh	r2, [r7, #6]
 8004f08:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	88fa      	ldrh	r2, [r7, #6]
 8004f0e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f18:	d108      	bne.n	8004f2c <HAL_UART_Transmit+0x6c>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d104      	bne.n	8004f2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f22:	2300      	movs	r3, #0
 8004f24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	e003      	b.n	8004f34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f30:	2300      	movs	r3, #0
 8004f32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f34:	e02a      	b.n	8004f8c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	9300      	str	r3, [sp, #0]
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2180      	movs	r1, #128	@ 0x80
 8004f40:	68f8      	ldr	r0, [r7, #12]
 8004f42:	f000 f840 	bl	8004fc6 <UART_WaitOnFlagUntilTimeout>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	e036      	b.n	8004fbe <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10b      	bne.n	8004f6e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	881b      	ldrh	r3, [r3, #0]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	3302      	adds	r3, #2
 8004f6a:	61bb      	str	r3, [r7, #24]
 8004f6c:	e007      	b.n	8004f7e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	781a      	ldrb	r2, [r3, #0]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	3b01      	subs	r3, #1
 8004f86:	b29a      	uxth	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f90:	b29b      	uxth	r3, r3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1cf      	bne.n	8004f36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	9300      	str	r3, [sp, #0]
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	2140      	movs	r1, #64	@ 0x40
 8004fa0:	68f8      	ldr	r0, [r7, #12]
 8004fa2:	f000 f810 	bl	8004fc6 <UART_WaitOnFlagUntilTimeout>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	e006      	b.n	8004fbe <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	e000      	b.n	8004fbe <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004fbc:	2302      	movs	r3, #2
  }
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3720      	adds	r7, #32
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b090      	sub	sp, #64	@ 0x40
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	60f8      	str	r0, [r7, #12]
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	603b      	str	r3, [r7, #0]
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fd6:	e050      	b.n	800507a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fde:	d04c      	beq.n	800507a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004fe0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d007      	beq.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fe6:	f7fd f87f 	bl	80020e8 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d241      	bcs.n	800507a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	330c      	adds	r3, #12
 8004ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005000:	e853 3f00 	ldrex	r3, [r3]
 8005004:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800500c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	330c      	adds	r3, #12
 8005014:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005016:	637a      	str	r2, [r7, #52]	@ 0x34
 8005018:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800501c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800501e:	e841 2300 	strex	r3, r2, [r1]
 8005022:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1e5      	bne.n	8004ff6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	3314      	adds	r3, #20
 8005030:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	e853 3f00 	ldrex	r3, [r3]
 8005038:	613b      	str	r3, [r7, #16]
   return(result);
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	f023 0301 	bic.w	r3, r3, #1
 8005040:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	3314      	adds	r3, #20
 8005048:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800504a:	623a      	str	r2, [r7, #32]
 800504c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504e:	69f9      	ldr	r1, [r7, #28]
 8005050:	6a3a      	ldr	r2, [r7, #32]
 8005052:	e841 2300 	strex	r3, r2, [r1]
 8005056:	61bb      	str	r3, [r7, #24]
   return(result);
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1e5      	bne.n	800502a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2220      	movs	r2, #32
 8005062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2220      	movs	r2, #32
 800506a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e00f      	b.n	800509a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	4013      	ands	r3, r2
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	429a      	cmp	r2, r3
 8005088:	bf0c      	ite	eq
 800508a:	2301      	moveq	r3, #1
 800508c:	2300      	movne	r3, #0
 800508e:	b2db      	uxtb	r3, r3
 8005090:	461a      	mov	r2, r3
 8005092:	79fb      	ldrb	r3, [r7, #7]
 8005094:	429a      	cmp	r2, r3
 8005096:	d09f      	beq.n	8004fd8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3740      	adds	r7, #64	@ 0x40
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
	...

080050a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	695b      	ldr	r3, [r3, #20]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80050de:	f023 030c 	bic.w	r3, r3, #12
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	68b9      	ldr	r1, [r7, #8]
 80050e8:	430b      	orrs	r3, r1
 80050ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699a      	ldr	r2, [r3, #24]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a2c      	ldr	r2, [pc, #176]	@ (80051b8 <UART_SetConfig+0x114>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d103      	bne.n	8005114 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800510c:	f7fe fc24 	bl	8003958 <HAL_RCC_GetPCLK2Freq>
 8005110:	60f8      	str	r0, [r7, #12]
 8005112:	e002      	b.n	800511a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005114:	f7fe fc0c 	bl	8003930 <HAL_RCC_GetPCLK1Freq>
 8005118:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	4613      	mov	r3, r2
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	4413      	add	r3, r2
 8005122:	009a      	lsls	r2, r3, #2
 8005124:	441a      	add	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005130:	4a22      	ldr	r2, [pc, #136]	@ (80051bc <UART_SetConfig+0x118>)
 8005132:	fba2 2303 	umull	r2, r3, r2, r3
 8005136:	095b      	lsrs	r3, r3, #5
 8005138:	0119      	lsls	r1, r3, #4
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	4613      	mov	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	009a      	lsls	r2, r3, #2
 8005144:	441a      	add	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005150:	4b1a      	ldr	r3, [pc, #104]	@ (80051bc <UART_SetConfig+0x118>)
 8005152:	fba3 0302 	umull	r0, r3, r3, r2
 8005156:	095b      	lsrs	r3, r3, #5
 8005158:	2064      	movs	r0, #100	@ 0x64
 800515a:	fb00 f303 	mul.w	r3, r0, r3
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	3332      	adds	r3, #50	@ 0x32
 8005164:	4a15      	ldr	r2, [pc, #84]	@ (80051bc <UART_SetConfig+0x118>)
 8005166:	fba2 2303 	umull	r2, r3, r2, r3
 800516a:	095b      	lsrs	r3, r3, #5
 800516c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005170:	4419      	add	r1, r3
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	4613      	mov	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4413      	add	r3, r2
 800517a:	009a      	lsls	r2, r3, #2
 800517c:	441a      	add	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	fbb2 f2f3 	udiv	r2, r2, r3
 8005188:	4b0c      	ldr	r3, [pc, #48]	@ (80051bc <UART_SetConfig+0x118>)
 800518a:	fba3 0302 	umull	r0, r3, r3, r2
 800518e:	095b      	lsrs	r3, r3, #5
 8005190:	2064      	movs	r0, #100	@ 0x64
 8005192:	fb00 f303 	mul.w	r3, r0, r3
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	011b      	lsls	r3, r3, #4
 800519a:	3332      	adds	r3, #50	@ 0x32
 800519c:	4a07      	ldr	r2, [pc, #28]	@ (80051bc <UART_SetConfig+0x118>)
 800519e:	fba2 2303 	umull	r2, r3, r2, r3
 80051a2:	095b      	lsrs	r3, r3, #5
 80051a4:	f003 020f 	and.w	r2, r3, #15
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	440a      	add	r2, r1
 80051ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80051b0:	bf00      	nop
 80051b2:	3710      	adds	r7, #16
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	40013800 	.word	0x40013800
 80051bc:	51eb851f 	.word	0x51eb851f

080051c0 <__cvt>:
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051c6:	461d      	mov	r5, r3
 80051c8:	bfbb      	ittet	lt
 80051ca:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80051ce:	461d      	movlt	r5, r3
 80051d0:	2300      	movge	r3, #0
 80051d2:	232d      	movlt	r3, #45	@ 0x2d
 80051d4:	b088      	sub	sp, #32
 80051d6:	4614      	mov	r4, r2
 80051d8:	bfb8      	it	lt
 80051da:	4614      	movlt	r4, r2
 80051dc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80051de:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80051e0:	7013      	strb	r3, [r2, #0]
 80051e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80051e4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80051e8:	f023 0820 	bic.w	r8, r3, #32
 80051ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051f0:	d005      	beq.n	80051fe <__cvt+0x3e>
 80051f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80051f6:	d100      	bne.n	80051fa <__cvt+0x3a>
 80051f8:	3601      	adds	r6, #1
 80051fa:	2302      	movs	r3, #2
 80051fc:	e000      	b.n	8005200 <__cvt+0x40>
 80051fe:	2303      	movs	r3, #3
 8005200:	aa07      	add	r2, sp, #28
 8005202:	9204      	str	r2, [sp, #16]
 8005204:	aa06      	add	r2, sp, #24
 8005206:	e9cd a202 	strd	sl, r2, [sp, #8]
 800520a:	e9cd 3600 	strd	r3, r6, [sp]
 800520e:	4622      	mov	r2, r4
 8005210:	462b      	mov	r3, r5
 8005212:	f000 fe6d 	bl	8005ef0 <_dtoa_r>
 8005216:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800521a:	4607      	mov	r7, r0
 800521c:	d119      	bne.n	8005252 <__cvt+0x92>
 800521e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005220:	07db      	lsls	r3, r3, #31
 8005222:	d50e      	bpl.n	8005242 <__cvt+0x82>
 8005224:	eb00 0906 	add.w	r9, r0, r6
 8005228:	2200      	movs	r2, #0
 800522a:	2300      	movs	r3, #0
 800522c:	4620      	mov	r0, r4
 800522e:	4629      	mov	r1, r5
 8005230:	f7fb fbba 	bl	80009a8 <__aeabi_dcmpeq>
 8005234:	b108      	cbz	r0, 800523a <__cvt+0x7a>
 8005236:	f8cd 901c 	str.w	r9, [sp, #28]
 800523a:	2230      	movs	r2, #48	@ 0x30
 800523c:	9b07      	ldr	r3, [sp, #28]
 800523e:	454b      	cmp	r3, r9
 8005240:	d31e      	bcc.n	8005280 <__cvt+0xc0>
 8005242:	4638      	mov	r0, r7
 8005244:	9b07      	ldr	r3, [sp, #28]
 8005246:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005248:	1bdb      	subs	r3, r3, r7
 800524a:	6013      	str	r3, [r2, #0]
 800524c:	b008      	add	sp, #32
 800524e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005252:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005256:	eb00 0906 	add.w	r9, r0, r6
 800525a:	d1e5      	bne.n	8005228 <__cvt+0x68>
 800525c:	7803      	ldrb	r3, [r0, #0]
 800525e:	2b30      	cmp	r3, #48	@ 0x30
 8005260:	d10a      	bne.n	8005278 <__cvt+0xb8>
 8005262:	2200      	movs	r2, #0
 8005264:	2300      	movs	r3, #0
 8005266:	4620      	mov	r0, r4
 8005268:	4629      	mov	r1, r5
 800526a:	f7fb fb9d 	bl	80009a8 <__aeabi_dcmpeq>
 800526e:	b918      	cbnz	r0, 8005278 <__cvt+0xb8>
 8005270:	f1c6 0601 	rsb	r6, r6, #1
 8005274:	f8ca 6000 	str.w	r6, [sl]
 8005278:	f8da 3000 	ldr.w	r3, [sl]
 800527c:	4499      	add	r9, r3
 800527e:	e7d3      	b.n	8005228 <__cvt+0x68>
 8005280:	1c59      	adds	r1, r3, #1
 8005282:	9107      	str	r1, [sp, #28]
 8005284:	701a      	strb	r2, [r3, #0]
 8005286:	e7d9      	b.n	800523c <__cvt+0x7c>

08005288 <__exponent>:
 8005288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800528a:	2900      	cmp	r1, #0
 800528c:	bfb6      	itet	lt
 800528e:	232d      	movlt	r3, #45	@ 0x2d
 8005290:	232b      	movge	r3, #43	@ 0x2b
 8005292:	4249      	neglt	r1, r1
 8005294:	2909      	cmp	r1, #9
 8005296:	7002      	strb	r2, [r0, #0]
 8005298:	7043      	strb	r3, [r0, #1]
 800529a:	dd29      	ble.n	80052f0 <__exponent+0x68>
 800529c:	f10d 0307 	add.w	r3, sp, #7
 80052a0:	461d      	mov	r5, r3
 80052a2:	270a      	movs	r7, #10
 80052a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80052a8:	461a      	mov	r2, r3
 80052aa:	fb07 1416 	mls	r4, r7, r6, r1
 80052ae:	3430      	adds	r4, #48	@ 0x30
 80052b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80052b4:	460c      	mov	r4, r1
 80052b6:	2c63      	cmp	r4, #99	@ 0x63
 80052b8:	4631      	mov	r1, r6
 80052ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80052be:	dcf1      	bgt.n	80052a4 <__exponent+0x1c>
 80052c0:	3130      	adds	r1, #48	@ 0x30
 80052c2:	1e94      	subs	r4, r2, #2
 80052c4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80052c8:	4623      	mov	r3, r4
 80052ca:	1c41      	adds	r1, r0, #1
 80052cc:	42ab      	cmp	r3, r5
 80052ce:	d30a      	bcc.n	80052e6 <__exponent+0x5e>
 80052d0:	f10d 0309 	add.w	r3, sp, #9
 80052d4:	1a9b      	subs	r3, r3, r2
 80052d6:	42ac      	cmp	r4, r5
 80052d8:	bf88      	it	hi
 80052da:	2300      	movhi	r3, #0
 80052dc:	3302      	adds	r3, #2
 80052de:	4403      	add	r3, r0
 80052e0:	1a18      	subs	r0, r3, r0
 80052e2:	b003      	add	sp, #12
 80052e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052e6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80052ea:	f801 6f01 	strb.w	r6, [r1, #1]!
 80052ee:	e7ed      	b.n	80052cc <__exponent+0x44>
 80052f0:	2330      	movs	r3, #48	@ 0x30
 80052f2:	3130      	adds	r1, #48	@ 0x30
 80052f4:	7083      	strb	r3, [r0, #2]
 80052f6:	70c1      	strb	r1, [r0, #3]
 80052f8:	1d03      	adds	r3, r0, #4
 80052fa:	e7f1      	b.n	80052e0 <__exponent+0x58>

080052fc <_printf_float>:
 80052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005300:	b091      	sub	sp, #68	@ 0x44
 8005302:	460c      	mov	r4, r1
 8005304:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005308:	4616      	mov	r6, r2
 800530a:	461f      	mov	r7, r3
 800530c:	4605      	mov	r5, r0
 800530e:	f000 fce1 	bl	8005cd4 <_localeconv_r>
 8005312:	6803      	ldr	r3, [r0, #0]
 8005314:	4618      	mov	r0, r3
 8005316:	9308      	str	r3, [sp, #32]
 8005318:	f7fa ff1a 	bl	8000150 <strlen>
 800531c:	2300      	movs	r3, #0
 800531e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005320:	f8d8 3000 	ldr.w	r3, [r8]
 8005324:	9009      	str	r0, [sp, #36]	@ 0x24
 8005326:	3307      	adds	r3, #7
 8005328:	f023 0307 	bic.w	r3, r3, #7
 800532c:	f103 0208 	add.w	r2, r3, #8
 8005330:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005334:	f8d4 b000 	ldr.w	fp, [r4]
 8005338:	f8c8 2000 	str.w	r2, [r8]
 800533c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005340:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005344:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005346:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800534a:	f04f 32ff 	mov.w	r2, #4294967295
 800534e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005352:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005356:	4b9c      	ldr	r3, [pc, #624]	@ (80055c8 <_printf_float+0x2cc>)
 8005358:	f7fb fb58 	bl	8000a0c <__aeabi_dcmpun>
 800535c:	bb70      	cbnz	r0, 80053bc <_printf_float+0xc0>
 800535e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005362:	f04f 32ff 	mov.w	r2, #4294967295
 8005366:	4b98      	ldr	r3, [pc, #608]	@ (80055c8 <_printf_float+0x2cc>)
 8005368:	f7fb fb32 	bl	80009d0 <__aeabi_dcmple>
 800536c:	bb30      	cbnz	r0, 80053bc <_printf_float+0xc0>
 800536e:	2200      	movs	r2, #0
 8005370:	2300      	movs	r3, #0
 8005372:	4640      	mov	r0, r8
 8005374:	4649      	mov	r1, r9
 8005376:	f7fb fb21 	bl	80009bc <__aeabi_dcmplt>
 800537a:	b110      	cbz	r0, 8005382 <_printf_float+0x86>
 800537c:	232d      	movs	r3, #45	@ 0x2d
 800537e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005382:	4a92      	ldr	r2, [pc, #584]	@ (80055cc <_printf_float+0x2d0>)
 8005384:	4b92      	ldr	r3, [pc, #584]	@ (80055d0 <_printf_float+0x2d4>)
 8005386:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800538a:	bf94      	ite	ls
 800538c:	4690      	movls	r8, r2
 800538e:	4698      	movhi	r8, r3
 8005390:	2303      	movs	r3, #3
 8005392:	f04f 0900 	mov.w	r9, #0
 8005396:	6123      	str	r3, [r4, #16]
 8005398:	f02b 0304 	bic.w	r3, fp, #4
 800539c:	6023      	str	r3, [r4, #0]
 800539e:	4633      	mov	r3, r6
 80053a0:	4621      	mov	r1, r4
 80053a2:	4628      	mov	r0, r5
 80053a4:	9700      	str	r7, [sp, #0]
 80053a6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80053a8:	f000 f9d4 	bl	8005754 <_printf_common>
 80053ac:	3001      	adds	r0, #1
 80053ae:	f040 8090 	bne.w	80054d2 <_printf_float+0x1d6>
 80053b2:	f04f 30ff 	mov.w	r0, #4294967295
 80053b6:	b011      	add	sp, #68	@ 0x44
 80053b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053bc:	4642      	mov	r2, r8
 80053be:	464b      	mov	r3, r9
 80053c0:	4640      	mov	r0, r8
 80053c2:	4649      	mov	r1, r9
 80053c4:	f7fb fb22 	bl	8000a0c <__aeabi_dcmpun>
 80053c8:	b148      	cbz	r0, 80053de <_printf_float+0xe2>
 80053ca:	464b      	mov	r3, r9
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	bfb8      	it	lt
 80053d0:	232d      	movlt	r3, #45	@ 0x2d
 80053d2:	4a80      	ldr	r2, [pc, #512]	@ (80055d4 <_printf_float+0x2d8>)
 80053d4:	bfb8      	it	lt
 80053d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80053da:	4b7f      	ldr	r3, [pc, #508]	@ (80055d8 <_printf_float+0x2dc>)
 80053dc:	e7d3      	b.n	8005386 <_printf_float+0x8a>
 80053de:	6863      	ldr	r3, [r4, #4]
 80053e0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	d13f      	bne.n	8005468 <_printf_float+0x16c>
 80053e8:	2306      	movs	r3, #6
 80053ea:	6063      	str	r3, [r4, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80053f2:	6023      	str	r3, [r4, #0]
 80053f4:	9206      	str	r2, [sp, #24]
 80053f6:	aa0e      	add	r2, sp, #56	@ 0x38
 80053f8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80053fc:	aa0d      	add	r2, sp, #52	@ 0x34
 80053fe:	9203      	str	r2, [sp, #12]
 8005400:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005404:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005408:	6863      	ldr	r3, [r4, #4]
 800540a:	4642      	mov	r2, r8
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	4628      	mov	r0, r5
 8005410:	464b      	mov	r3, r9
 8005412:	910a      	str	r1, [sp, #40]	@ 0x28
 8005414:	f7ff fed4 	bl	80051c0 <__cvt>
 8005418:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800541a:	4680      	mov	r8, r0
 800541c:	2947      	cmp	r1, #71	@ 0x47
 800541e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005420:	d128      	bne.n	8005474 <_printf_float+0x178>
 8005422:	1cc8      	adds	r0, r1, #3
 8005424:	db02      	blt.n	800542c <_printf_float+0x130>
 8005426:	6863      	ldr	r3, [r4, #4]
 8005428:	4299      	cmp	r1, r3
 800542a:	dd40      	ble.n	80054ae <_printf_float+0x1b2>
 800542c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005430:	fa5f fa8a 	uxtb.w	sl, sl
 8005434:	4652      	mov	r2, sl
 8005436:	3901      	subs	r1, #1
 8005438:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800543c:	910d      	str	r1, [sp, #52]	@ 0x34
 800543e:	f7ff ff23 	bl	8005288 <__exponent>
 8005442:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005444:	4681      	mov	r9, r0
 8005446:	1813      	adds	r3, r2, r0
 8005448:	2a01      	cmp	r2, #1
 800544a:	6123      	str	r3, [r4, #16]
 800544c:	dc02      	bgt.n	8005454 <_printf_float+0x158>
 800544e:	6822      	ldr	r2, [r4, #0]
 8005450:	07d2      	lsls	r2, r2, #31
 8005452:	d501      	bpl.n	8005458 <_printf_float+0x15c>
 8005454:	3301      	adds	r3, #1
 8005456:	6123      	str	r3, [r4, #16]
 8005458:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800545c:	2b00      	cmp	r3, #0
 800545e:	d09e      	beq.n	800539e <_printf_float+0xa2>
 8005460:	232d      	movs	r3, #45	@ 0x2d
 8005462:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005466:	e79a      	b.n	800539e <_printf_float+0xa2>
 8005468:	2947      	cmp	r1, #71	@ 0x47
 800546a:	d1bf      	bne.n	80053ec <_printf_float+0xf0>
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1bd      	bne.n	80053ec <_printf_float+0xf0>
 8005470:	2301      	movs	r3, #1
 8005472:	e7ba      	b.n	80053ea <_printf_float+0xee>
 8005474:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005478:	d9dc      	bls.n	8005434 <_printf_float+0x138>
 800547a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800547e:	d118      	bne.n	80054b2 <_printf_float+0x1b6>
 8005480:	2900      	cmp	r1, #0
 8005482:	6863      	ldr	r3, [r4, #4]
 8005484:	dd0b      	ble.n	800549e <_printf_float+0x1a2>
 8005486:	6121      	str	r1, [r4, #16]
 8005488:	b913      	cbnz	r3, 8005490 <_printf_float+0x194>
 800548a:	6822      	ldr	r2, [r4, #0]
 800548c:	07d0      	lsls	r0, r2, #31
 800548e:	d502      	bpl.n	8005496 <_printf_float+0x19a>
 8005490:	3301      	adds	r3, #1
 8005492:	440b      	add	r3, r1
 8005494:	6123      	str	r3, [r4, #16]
 8005496:	f04f 0900 	mov.w	r9, #0
 800549a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800549c:	e7dc      	b.n	8005458 <_printf_float+0x15c>
 800549e:	b913      	cbnz	r3, 80054a6 <_printf_float+0x1aa>
 80054a0:	6822      	ldr	r2, [r4, #0]
 80054a2:	07d2      	lsls	r2, r2, #31
 80054a4:	d501      	bpl.n	80054aa <_printf_float+0x1ae>
 80054a6:	3302      	adds	r3, #2
 80054a8:	e7f4      	b.n	8005494 <_printf_float+0x198>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e7f2      	b.n	8005494 <_printf_float+0x198>
 80054ae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80054b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80054b4:	4299      	cmp	r1, r3
 80054b6:	db05      	blt.n	80054c4 <_printf_float+0x1c8>
 80054b8:	6823      	ldr	r3, [r4, #0]
 80054ba:	6121      	str	r1, [r4, #16]
 80054bc:	07d8      	lsls	r0, r3, #31
 80054be:	d5ea      	bpl.n	8005496 <_printf_float+0x19a>
 80054c0:	1c4b      	adds	r3, r1, #1
 80054c2:	e7e7      	b.n	8005494 <_printf_float+0x198>
 80054c4:	2900      	cmp	r1, #0
 80054c6:	bfcc      	ite	gt
 80054c8:	2201      	movgt	r2, #1
 80054ca:	f1c1 0202 	rsble	r2, r1, #2
 80054ce:	4413      	add	r3, r2
 80054d0:	e7e0      	b.n	8005494 <_printf_float+0x198>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	055a      	lsls	r2, r3, #21
 80054d6:	d407      	bmi.n	80054e8 <_printf_float+0x1ec>
 80054d8:	6923      	ldr	r3, [r4, #16]
 80054da:	4642      	mov	r2, r8
 80054dc:	4631      	mov	r1, r6
 80054de:	4628      	mov	r0, r5
 80054e0:	47b8      	blx	r7
 80054e2:	3001      	adds	r0, #1
 80054e4:	d12b      	bne.n	800553e <_printf_float+0x242>
 80054e6:	e764      	b.n	80053b2 <_printf_float+0xb6>
 80054e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054ec:	f240 80dc 	bls.w	80056a8 <_printf_float+0x3ac>
 80054f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054f4:	2200      	movs	r2, #0
 80054f6:	2300      	movs	r3, #0
 80054f8:	f7fb fa56 	bl	80009a8 <__aeabi_dcmpeq>
 80054fc:	2800      	cmp	r0, #0
 80054fe:	d033      	beq.n	8005568 <_printf_float+0x26c>
 8005500:	2301      	movs	r3, #1
 8005502:	4631      	mov	r1, r6
 8005504:	4628      	mov	r0, r5
 8005506:	4a35      	ldr	r2, [pc, #212]	@ (80055dc <_printf_float+0x2e0>)
 8005508:	47b8      	blx	r7
 800550a:	3001      	adds	r0, #1
 800550c:	f43f af51 	beq.w	80053b2 <_printf_float+0xb6>
 8005510:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005514:	4543      	cmp	r3, r8
 8005516:	db02      	blt.n	800551e <_printf_float+0x222>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	07d8      	lsls	r0, r3, #31
 800551c:	d50f      	bpl.n	800553e <_printf_float+0x242>
 800551e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005522:	4631      	mov	r1, r6
 8005524:	4628      	mov	r0, r5
 8005526:	47b8      	blx	r7
 8005528:	3001      	adds	r0, #1
 800552a:	f43f af42 	beq.w	80053b2 <_printf_float+0xb6>
 800552e:	f04f 0900 	mov.w	r9, #0
 8005532:	f108 38ff 	add.w	r8, r8, #4294967295
 8005536:	f104 0a1a 	add.w	sl, r4, #26
 800553a:	45c8      	cmp	r8, r9
 800553c:	dc09      	bgt.n	8005552 <_printf_float+0x256>
 800553e:	6823      	ldr	r3, [r4, #0]
 8005540:	079b      	lsls	r3, r3, #30
 8005542:	f100 8102 	bmi.w	800574a <_printf_float+0x44e>
 8005546:	68e0      	ldr	r0, [r4, #12]
 8005548:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800554a:	4298      	cmp	r0, r3
 800554c:	bfb8      	it	lt
 800554e:	4618      	movlt	r0, r3
 8005550:	e731      	b.n	80053b6 <_printf_float+0xba>
 8005552:	2301      	movs	r3, #1
 8005554:	4652      	mov	r2, sl
 8005556:	4631      	mov	r1, r6
 8005558:	4628      	mov	r0, r5
 800555a:	47b8      	blx	r7
 800555c:	3001      	adds	r0, #1
 800555e:	f43f af28 	beq.w	80053b2 <_printf_float+0xb6>
 8005562:	f109 0901 	add.w	r9, r9, #1
 8005566:	e7e8      	b.n	800553a <_printf_float+0x23e>
 8005568:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800556a:	2b00      	cmp	r3, #0
 800556c:	dc38      	bgt.n	80055e0 <_printf_float+0x2e4>
 800556e:	2301      	movs	r3, #1
 8005570:	4631      	mov	r1, r6
 8005572:	4628      	mov	r0, r5
 8005574:	4a19      	ldr	r2, [pc, #100]	@ (80055dc <_printf_float+0x2e0>)
 8005576:	47b8      	blx	r7
 8005578:	3001      	adds	r0, #1
 800557a:	f43f af1a 	beq.w	80053b2 <_printf_float+0xb6>
 800557e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005582:	ea59 0303 	orrs.w	r3, r9, r3
 8005586:	d102      	bne.n	800558e <_printf_float+0x292>
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	07d9      	lsls	r1, r3, #31
 800558c:	d5d7      	bpl.n	800553e <_printf_float+0x242>
 800558e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005592:	4631      	mov	r1, r6
 8005594:	4628      	mov	r0, r5
 8005596:	47b8      	blx	r7
 8005598:	3001      	adds	r0, #1
 800559a:	f43f af0a 	beq.w	80053b2 <_printf_float+0xb6>
 800559e:	f04f 0a00 	mov.w	sl, #0
 80055a2:	f104 0b1a 	add.w	fp, r4, #26
 80055a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055a8:	425b      	negs	r3, r3
 80055aa:	4553      	cmp	r3, sl
 80055ac:	dc01      	bgt.n	80055b2 <_printf_float+0x2b6>
 80055ae:	464b      	mov	r3, r9
 80055b0:	e793      	b.n	80054da <_printf_float+0x1de>
 80055b2:	2301      	movs	r3, #1
 80055b4:	465a      	mov	r2, fp
 80055b6:	4631      	mov	r1, r6
 80055b8:	4628      	mov	r0, r5
 80055ba:	47b8      	blx	r7
 80055bc:	3001      	adds	r0, #1
 80055be:	f43f aef8 	beq.w	80053b2 <_printf_float+0xb6>
 80055c2:	f10a 0a01 	add.w	sl, sl, #1
 80055c6:	e7ee      	b.n	80055a6 <_printf_float+0x2aa>
 80055c8:	7fefffff 	.word	0x7fefffff
 80055cc:	08007eee 	.word	0x08007eee
 80055d0:	08007ef2 	.word	0x08007ef2
 80055d4:	08007ef6 	.word	0x08007ef6
 80055d8:	08007efa 	.word	0x08007efa
 80055dc:	08007efe 	.word	0x08007efe
 80055e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055e2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80055e6:	4553      	cmp	r3, sl
 80055e8:	bfa8      	it	ge
 80055ea:	4653      	movge	r3, sl
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	4699      	mov	r9, r3
 80055f0:	dc36      	bgt.n	8005660 <_printf_float+0x364>
 80055f2:	f04f 0b00 	mov.w	fp, #0
 80055f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055fa:	f104 021a 	add.w	r2, r4, #26
 80055fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005600:	930a      	str	r3, [sp, #40]	@ 0x28
 8005602:	eba3 0309 	sub.w	r3, r3, r9
 8005606:	455b      	cmp	r3, fp
 8005608:	dc31      	bgt.n	800566e <_printf_float+0x372>
 800560a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800560c:	459a      	cmp	sl, r3
 800560e:	dc3a      	bgt.n	8005686 <_printf_float+0x38a>
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	07da      	lsls	r2, r3, #31
 8005614:	d437      	bmi.n	8005686 <_printf_float+0x38a>
 8005616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005618:	ebaa 0903 	sub.w	r9, sl, r3
 800561c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800561e:	ebaa 0303 	sub.w	r3, sl, r3
 8005622:	4599      	cmp	r9, r3
 8005624:	bfa8      	it	ge
 8005626:	4699      	movge	r9, r3
 8005628:	f1b9 0f00 	cmp.w	r9, #0
 800562c:	dc33      	bgt.n	8005696 <_printf_float+0x39a>
 800562e:	f04f 0800 	mov.w	r8, #0
 8005632:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005636:	f104 0b1a 	add.w	fp, r4, #26
 800563a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800563c:	ebaa 0303 	sub.w	r3, sl, r3
 8005640:	eba3 0309 	sub.w	r3, r3, r9
 8005644:	4543      	cmp	r3, r8
 8005646:	f77f af7a 	ble.w	800553e <_printf_float+0x242>
 800564a:	2301      	movs	r3, #1
 800564c:	465a      	mov	r2, fp
 800564e:	4631      	mov	r1, r6
 8005650:	4628      	mov	r0, r5
 8005652:	47b8      	blx	r7
 8005654:	3001      	adds	r0, #1
 8005656:	f43f aeac 	beq.w	80053b2 <_printf_float+0xb6>
 800565a:	f108 0801 	add.w	r8, r8, #1
 800565e:	e7ec      	b.n	800563a <_printf_float+0x33e>
 8005660:	4642      	mov	r2, r8
 8005662:	4631      	mov	r1, r6
 8005664:	4628      	mov	r0, r5
 8005666:	47b8      	blx	r7
 8005668:	3001      	adds	r0, #1
 800566a:	d1c2      	bne.n	80055f2 <_printf_float+0x2f6>
 800566c:	e6a1      	b.n	80053b2 <_printf_float+0xb6>
 800566e:	2301      	movs	r3, #1
 8005670:	4631      	mov	r1, r6
 8005672:	4628      	mov	r0, r5
 8005674:	920a      	str	r2, [sp, #40]	@ 0x28
 8005676:	47b8      	blx	r7
 8005678:	3001      	adds	r0, #1
 800567a:	f43f ae9a 	beq.w	80053b2 <_printf_float+0xb6>
 800567e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005680:	f10b 0b01 	add.w	fp, fp, #1
 8005684:	e7bb      	b.n	80055fe <_printf_float+0x302>
 8005686:	4631      	mov	r1, r6
 8005688:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800568c:	4628      	mov	r0, r5
 800568e:	47b8      	blx	r7
 8005690:	3001      	adds	r0, #1
 8005692:	d1c0      	bne.n	8005616 <_printf_float+0x31a>
 8005694:	e68d      	b.n	80053b2 <_printf_float+0xb6>
 8005696:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005698:	464b      	mov	r3, r9
 800569a:	4631      	mov	r1, r6
 800569c:	4628      	mov	r0, r5
 800569e:	4442      	add	r2, r8
 80056a0:	47b8      	blx	r7
 80056a2:	3001      	adds	r0, #1
 80056a4:	d1c3      	bne.n	800562e <_printf_float+0x332>
 80056a6:	e684      	b.n	80053b2 <_printf_float+0xb6>
 80056a8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80056ac:	f1ba 0f01 	cmp.w	sl, #1
 80056b0:	dc01      	bgt.n	80056b6 <_printf_float+0x3ba>
 80056b2:	07db      	lsls	r3, r3, #31
 80056b4:	d536      	bpl.n	8005724 <_printf_float+0x428>
 80056b6:	2301      	movs	r3, #1
 80056b8:	4642      	mov	r2, r8
 80056ba:	4631      	mov	r1, r6
 80056bc:	4628      	mov	r0, r5
 80056be:	47b8      	blx	r7
 80056c0:	3001      	adds	r0, #1
 80056c2:	f43f ae76 	beq.w	80053b2 <_printf_float+0xb6>
 80056c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80056ca:	4631      	mov	r1, r6
 80056cc:	4628      	mov	r0, r5
 80056ce:	47b8      	blx	r7
 80056d0:	3001      	adds	r0, #1
 80056d2:	f43f ae6e 	beq.w	80053b2 <_printf_float+0xb6>
 80056d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80056da:	2200      	movs	r2, #0
 80056dc:	2300      	movs	r3, #0
 80056de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056e2:	f7fb f961 	bl	80009a8 <__aeabi_dcmpeq>
 80056e6:	b9c0      	cbnz	r0, 800571a <_printf_float+0x41e>
 80056e8:	4653      	mov	r3, sl
 80056ea:	f108 0201 	add.w	r2, r8, #1
 80056ee:	4631      	mov	r1, r6
 80056f0:	4628      	mov	r0, r5
 80056f2:	47b8      	blx	r7
 80056f4:	3001      	adds	r0, #1
 80056f6:	d10c      	bne.n	8005712 <_printf_float+0x416>
 80056f8:	e65b      	b.n	80053b2 <_printf_float+0xb6>
 80056fa:	2301      	movs	r3, #1
 80056fc:	465a      	mov	r2, fp
 80056fe:	4631      	mov	r1, r6
 8005700:	4628      	mov	r0, r5
 8005702:	47b8      	blx	r7
 8005704:	3001      	adds	r0, #1
 8005706:	f43f ae54 	beq.w	80053b2 <_printf_float+0xb6>
 800570a:	f108 0801 	add.w	r8, r8, #1
 800570e:	45d0      	cmp	r8, sl
 8005710:	dbf3      	blt.n	80056fa <_printf_float+0x3fe>
 8005712:	464b      	mov	r3, r9
 8005714:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005718:	e6e0      	b.n	80054dc <_printf_float+0x1e0>
 800571a:	f04f 0800 	mov.w	r8, #0
 800571e:	f104 0b1a 	add.w	fp, r4, #26
 8005722:	e7f4      	b.n	800570e <_printf_float+0x412>
 8005724:	2301      	movs	r3, #1
 8005726:	4642      	mov	r2, r8
 8005728:	e7e1      	b.n	80056ee <_printf_float+0x3f2>
 800572a:	2301      	movs	r3, #1
 800572c:	464a      	mov	r2, r9
 800572e:	4631      	mov	r1, r6
 8005730:	4628      	mov	r0, r5
 8005732:	47b8      	blx	r7
 8005734:	3001      	adds	r0, #1
 8005736:	f43f ae3c 	beq.w	80053b2 <_printf_float+0xb6>
 800573a:	f108 0801 	add.w	r8, r8, #1
 800573e:	68e3      	ldr	r3, [r4, #12]
 8005740:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005742:	1a5b      	subs	r3, r3, r1
 8005744:	4543      	cmp	r3, r8
 8005746:	dcf0      	bgt.n	800572a <_printf_float+0x42e>
 8005748:	e6fd      	b.n	8005546 <_printf_float+0x24a>
 800574a:	f04f 0800 	mov.w	r8, #0
 800574e:	f104 0919 	add.w	r9, r4, #25
 8005752:	e7f4      	b.n	800573e <_printf_float+0x442>

08005754 <_printf_common>:
 8005754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005758:	4616      	mov	r6, r2
 800575a:	4698      	mov	r8, r3
 800575c:	688a      	ldr	r2, [r1, #8]
 800575e:	690b      	ldr	r3, [r1, #16]
 8005760:	4607      	mov	r7, r0
 8005762:	4293      	cmp	r3, r2
 8005764:	bfb8      	it	lt
 8005766:	4613      	movlt	r3, r2
 8005768:	6033      	str	r3, [r6, #0]
 800576a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800576e:	460c      	mov	r4, r1
 8005770:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005774:	b10a      	cbz	r2, 800577a <_printf_common+0x26>
 8005776:	3301      	adds	r3, #1
 8005778:	6033      	str	r3, [r6, #0]
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	0699      	lsls	r1, r3, #26
 800577e:	bf42      	ittt	mi
 8005780:	6833      	ldrmi	r3, [r6, #0]
 8005782:	3302      	addmi	r3, #2
 8005784:	6033      	strmi	r3, [r6, #0]
 8005786:	6825      	ldr	r5, [r4, #0]
 8005788:	f015 0506 	ands.w	r5, r5, #6
 800578c:	d106      	bne.n	800579c <_printf_common+0x48>
 800578e:	f104 0a19 	add.w	sl, r4, #25
 8005792:	68e3      	ldr	r3, [r4, #12]
 8005794:	6832      	ldr	r2, [r6, #0]
 8005796:	1a9b      	subs	r3, r3, r2
 8005798:	42ab      	cmp	r3, r5
 800579a:	dc2b      	bgt.n	80057f4 <_printf_common+0xa0>
 800579c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80057a0:	6822      	ldr	r2, [r4, #0]
 80057a2:	3b00      	subs	r3, #0
 80057a4:	bf18      	it	ne
 80057a6:	2301      	movne	r3, #1
 80057a8:	0692      	lsls	r2, r2, #26
 80057aa:	d430      	bmi.n	800580e <_printf_common+0xba>
 80057ac:	4641      	mov	r1, r8
 80057ae:	4638      	mov	r0, r7
 80057b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80057b4:	47c8      	blx	r9
 80057b6:	3001      	adds	r0, #1
 80057b8:	d023      	beq.n	8005802 <_printf_common+0xae>
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	6922      	ldr	r2, [r4, #16]
 80057be:	f003 0306 	and.w	r3, r3, #6
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	bf14      	ite	ne
 80057c6:	2500      	movne	r5, #0
 80057c8:	6833      	ldreq	r3, [r6, #0]
 80057ca:	f04f 0600 	mov.w	r6, #0
 80057ce:	bf08      	it	eq
 80057d0:	68e5      	ldreq	r5, [r4, #12]
 80057d2:	f104 041a 	add.w	r4, r4, #26
 80057d6:	bf08      	it	eq
 80057d8:	1aed      	subeq	r5, r5, r3
 80057da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80057de:	bf08      	it	eq
 80057e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057e4:	4293      	cmp	r3, r2
 80057e6:	bfc4      	itt	gt
 80057e8:	1a9b      	subgt	r3, r3, r2
 80057ea:	18ed      	addgt	r5, r5, r3
 80057ec:	42b5      	cmp	r5, r6
 80057ee:	d11a      	bne.n	8005826 <_printf_common+0xd2>
 80057f0:	2000      	movs	r0, #0
 80057f2:	e008      	b.n	8005806 <_printf_common+0xb2>
 80057f4:	2301      	movs	r3, #1
 80057f6:	4652      	mov	r2, sl
 80057f8:	4641      	mov	r1, r8
 80057fa:	4638      	mov	r0, r7
 80057fc:	47c8      	blx	r9
 80057fe:	3001      	adds	r0, #1
 8005800:	d103      	bne.n	800580a <_printf_common+0xb6>
 8005802:	f04f 30ff 	mov.w	r0, #4294967295
 8005806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800580a:	3501      	adds	r5, #1
 800580c:	e7c1      	b.n	8005792 <_printf_common+0x3e>
 800580e:	2030      	movs	r0, #48	@ 0x30
 8005810:	18e1      	adds	r1, r4, r3
 8005812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005816:	1c5a      	adds	r2, r3, #1
 8005818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800581c:	4422      	add	r2, r4
 800581e:	3302      	adds	r3, #2
 8005820:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005824:	e7c2      	b.n	80057ac <_printf_common+0x58>
 8005826:	2301      	movs	r3, #1
 8005828:	4622      	mov	r2, r4
 800582a:	4641      	mov	r1, r8
 800582c:	4638      	mov	r0, r7
 800582e:	47c8      	blx	r9
 8005830:	3001      	adds	r0, #1
 8005832:	d0e6      	beq.n	8005802 <_printf_common+0xae>
 8005834:	3601      	adds	r6, #1
 8005836:	e7d9      	b.n	80057ec <_printf_common+0x98>

08005838 <_printf_i>:
 8005838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800583c:	7e0f      	ldrb	r7, [r1, #24]
 800583e:	4691      	mov	r9, r2
 8005840:	2f78      	cmp	r7, #120	@ 0x78
 8005842:	4680      	mov	r8, r0
 8005844:	460c      	mov	r4, r1
 8005846:	469a      	mov	sl, r3
 8005848:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800584a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800584e:	d807      	bhi.n	8005860 <_printf_i+0x28>
 8005850:	2f62      	cmp	r7, #98	@ 0x62
 8005852:	d80a      	bhi.n	800586a <_printf_i+0x32>
 8005854:	2f00      	cmp	r7, #0
 8005856:	f000 80d3 	beq.w	8005a00 <_printf_i+0x1c8>
 800585a:	2f58      	cmp	r7, #88	@ 0x58
 800585c:	f000 80ba 	beq.w	80059d4 <_printf_i+0x19c>
 8005860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005868:	e03a      	b.n	80058e0 <_printf_i+0xa8>
 800586a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800586e:	2b15      	cmp	r3, #21
 8005870:	d8f6      	bhi.n	8005860 <_printf_i+0x28>
 8005872:	a101      	add	r1, pc, #4	@ (adr r1, 8005878 <_printf_i+0x40>)
 8005874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005878:	080058d1 	.word	0x080058d1
 800587c:	080058e5 	.word	0x080058e5
 8005880:	08005861 	.word	0x08005861
 8005884:	08005861 	.word	0x08005861
 8005888:	08005861 	.word	0x08005861
 800588c:	08005861 	.word	0x08005861
 8005890:	080058e5 	.word	0x080058e5
 8005894:	08005861 	.word	0x08005861
 8005898:	08005861 	.word	0x08005861
 800589c:	08005861 	.word	0x08005861
 80058a0:	08005861 	.word	0x08005861
 80058a4:	080059e7 	.word	0x080059e7
 80058a8:	0800590f 	.word	0x0800590f
 80058ac:	080059a1 	.word	0x080059a1
 80058b0:	08005861 	.word	0x08005861
 80058b4:	08005861 	.word	0x08005861
 80058b8:	08005a09 	.word	0x08005a09
 80058bc:	08005861 	.word	0x08005861
 80058c0:	0800590f 	.word	0x0800590f
 80058c4:	08005861 	.word	0x08005861
 80058c8:	08005861 	.word	0x08005861
 80058cc:	080059a9 	.word	0x080059a9
 80058d0:	6833      	ldr	r3, [r6, #0]
 80058d2:	1d1a      	adds	r2, r3, #4
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	6032      	str	r2, [r6, #0]
 80058d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058e0:	2301      	movs	r3, #1
 80058e2:	e09e      	b.n	8005a22 <_printf_i+0x1ea>
 80058e4:	6833      	ldr	r3, [r6, #0]
 80058e6:	6820      	ldr	r0, [r4, #0]
 80058e8:	1d19      	adds	r1, r3, #4
 80058ea:	6031      	str	r1, [r6, #0]
 80058ec:	0606      	lsls	r6, r0, #24
 80058ee:	d501      	bpl.n	80058f4 <_printf_i+0xbc>
 80058f0:	681d      	ldr	r5, [r3, #0]
 80058f2:	e003      	b.n	80058fc <_printf_i+0xc4>
 80058f4:	0645      	lsls	r5, r0, #25
 80058f6:	d5fb      	bpl.n	80058f0 <_printf_i+0xb8>
 80058f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058fc:	2d00      	cmp	r5, #0
 80058fe:	da03      	bge.n	8005908 <_printf_i+0xd0>
 8005900:	232d      	movs	r3, #45	@ 0x2d
 8005902:	426d      	negs	r5, r5
 8005904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005908:	230a      	movs	r3, #10
 800590a:	4859      	ldr	r0, [pc, #356]	@ (8005a70 <_printf_i+0x238>)
 800590c:	e011      	b.n	8005932 <_printf_i+0xfa>
 800590e:	6821      	ldr	r1, [r4, #0]
 8005910:	6833      	ldr	r3, [r6, #0]
 8005912:	0608      	lsls	r0, r1, #24
 8005914:	f853 5b04 	ldr.w	r5, [r3], #4
 8005918:	d402      	bmi.n	8005920 <_printf_i+0xe8>
 800591a:	0649      	lsls	r1, r1, #25
 800591c:	bf48      	it	mi
 800591e:	b2ad      	uxthmi	r5, r5
 8005920:	2f6f      	cmp	r7, #111	@ 0x6f
 8005922:	6033      	str	r3, [r6, #0]
 8005924:	bf14      	ite	ne
 8005926:	230a      	movne	r3, #10
 8005928:	2308      	moveq	r3, #8
 800592a:	4851      	ldr	r0, [pc, #324]	@ (8005a70 <_printf_i+0x238>)
 800592c:	2100      	movs	r1, #0
 800592e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005932:	6866      	ldr	r6, [r4, #4]
 8005934:	2e00      	cmp	r6, #0
 8005936:	bfa8      	it	ge
 8005938:	6821      	ldrge	r1, [r4, #0]
 800593a:	60a6      	str	r6, [r4, #8]
 800593c:	bfa4      	itt	ge
 800593e:	f021 0104 	bicge.w	r1, r1, #4
 8005942:	6021      	strge	r1, [r4, #0]
 8005944:	b90d      	cbnz	r5, 800594a <_printf_i+0x112>
 8005946:	2e00      	cmp	r6, #0
 8005948:	d04b      	beq.n	80059e2 <_printf_i+0x1aa>
 800594a:	4616      	mov	r6, r2
 800594c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005950:	fb03 5711 	mls	r7, r3, r1, r5
 8005954:	5dc7      	ldrb	r7, [r0, r7]
 8005956:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800595a:	462f      	mov	r7, r5
 800595c:	42bb      	cmp	r3, r7
 800595e:	460d      	mov	r5, r1
 8005960:	d9f4      	bls.n	800594c <_printf_i+0x114>
 8005962:	2b08      	cmp	r3, #8
 8005964:	d10b      	bne.n	800597e <_printf_i+0x146>
 8005966:	6823      	ldr	r3, [r4, #0]
 8005968:	07df      	lsls	r7, r3, #31
 800596a:	d508      	bpl.n	800597e <_printf_i+0x146>
 800596c:	6923      	ldr	r3, [r4, #16]
 800596e:	6861      	ldr	r1, [r4, #4]
 8005970:	4299      	cmp	r1, r3
 8005972:	bfde      	ittt	le
 8005974:	2330      	movle	r3, #48	@ 0x30
 8005976:	f806 3c01 	strble.w	r3, [r6, #-1]
 800597a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800597e:	1b92      	subs	r2, r2, r6
 8005980:	6122      	str	r2, [r4, #16]
 8005982:	464b      	mov	r3, r9
 8005984:	4621      	mov	r1, r4
 8005986:	4640      	mov	r0, r8
 8005988:	f8cd a000 	str.w	sl, [sp]
 800598c:	aa03      	add	r2, sp, #12
 800598e:	f7ff fee1 	bl	8005754 <_printf_common>
 8005992:	3001      	adds	r0, #1
 8005994:	d14a      	bne.n	8005a2c <_printf_i+0x1f4>
 8005996:	f04f 30ff 	mov.w	r0, #4294967295
 800599a:	b004      	add	sp, #16
 800599c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a0:	6823      	ldr	r3, [r4, #0]
 80059a2:	f043 0320 	orr.w	r3, r3, #32
 80059a6:	6023      	str	r3, [r4, #0]
 80059a8:	2778      	movs	r7, #120	@ 0x78
 80059aa:	4832      	ldr	r0, [pc, #200]	@ (8005a74 <_printf_i+0x23c>)
 80059ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	6831      	ldr	r1, [r6, #0]
 80059b4:	061f      	lsls	r7, r3, #24
 80059b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80059ba:	d402      	bmi.n	80059c2 <_printf_i+0x18a>
 80059bc:	065f      	lsls	r7, r3, #25
 80059be:	bf48      	it	mi
 80059c0:	b2ad      	uxthmi	r5, r5
 80059c2:	6031      	str	r1, [r6, #0]
 80059c4:	07d9      	lsls	r1, r3, #31
 80059c6:	bf44      	itt	mi
 80059c8:	f043 0320 	orrmi.w	r3, r3, #32
 80059cc:	6023      	strmi	r3, [r4, #0]
 80059ce:	b11d      	cbz	r5, 80059d8 <_printf_i+0x1a0>
 80059d0:	2310      	movs	r3, #16
 80059d2:	e7ab      	b.n	800592c <_printf_i+0xf4>
 80059d4:	4826      	ldr	r0, [pc, #152]	@ (8005a70 <_printf_i+0x238>)
 80059d6:	e7e9      	b.n	80059ac <_printf_i+0x174>
 80059d8:	6823      	ldr	r3, [r4, #0]
 80059da:	f023 0320 	bic.w	r3, r3, #32
 80059de:	6023      	str	r3, [r4, #0]
 80059e0:	e7f6      	b.n	80059d0 <_printf_i+0x198>
 80059e2:	4616      	mov	r6, r2
 80059e4:	e7bd      	b.n	8005962 <_printf_i+0x12a>
 80059e6:	6833      	ldr	r3, [r6, #0]
 80059e8:	6825      	ldr	r5, [r4, #0]
 80059ea:	1d18      	adds	r0, r3, #4
 80059ec:	6961      	ldr	r1, [r4, #20]
 80059ee:	6030      	str	r0, [r6, #0]
 80059f0:	062e      	lsls	r6, r5, #24
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	d501      	bpl.n	80059fa <_printf_i+0x1c2>
 80059f6:	6019      	str	r1, [r3, #0]
 80059f8:	e002      	b.n	8005a00 <_printf_i+0x1c8>
 80059fa:	0668      	lsls	r0, r5, #25
 80059fc:	d5fb      	bpl.n	80059f6 <_printf_i+0x1be>
 80059fe:	8019      	strh	r1, [r3, #0]
 8005a00:	2300      	movs	r3, #0
 8005a02:	4616      	mov	r6, r2
 8005a04:	6123      	str	r3, [r4, #16]
 8005a06:	e7bc      	b.n	8005982 <_printf_i+0x14a>
 8005a08:	6833      	ldr	r3, [r6, #0]
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	1d1a      	adds	r2, r3, #4
 8005a0e:	6032      	str	r2, [r6, #0]
 8005a10:	681e      	ldr	r6, [r3, #0]
 8005a12:	6862      	ldr	r2, [r4, #4]
 8005a14:	4630      	mov	r0, r6
 8005a16:	f000 f9d4 	bl	8005dc2 <memchr>
 8005a1a:	b108      	cbz	r0, 8005a20 <_printf_i+0x1e8>
 8005a1c:	1b80      	subs	r0, r0, r6
 8005a1e:	6060      	str	r0, [r4, #4]
 8005a20:	6863      	ldr	r3, [r4, #4]
 8005a22:	6123      	str	r3, [r4, #16]
 8005a24:	2300      	movs	r3, #0
 8005a26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a2a:	e7aa      	b.n	8005982 <_printf_i+0x14a>
 8005a2c:	4632      	mov	r2, r6
 8005a2e:	4649      	mov	r1, r9
 8005a30:	4640      	mov	r0, r8
 8005a32:	6923      	ldr	r3, [r4, #16]
 8005a34:	47d0      	blx	sl
 8005a36:	3001      	adds	r0, #1
 8005a38:	d0ad      	beq.n	8005996 <_printf_i+0x15e>
 8005a3a:	6823      	ldr	r3, [r4, #0]
 8005a3c:	079b      	lsls	r3, r3, #30
 8005a3e:	d413      	bmi.n	8005a68 <_printf_i+0x230>
 8005a40:	68e0      	ldr	r0, [r4, #12]
 8005a42:	9b03      	ldr	r3, [sp, #12]
 8005a44:	4298      	cmp	r0, r3
 8005a46:	bfb8      	it	lt
 8005a48:	4618      	movlt	r0, r3
 8005a4a:	e7a6      	b.n	800599a <_printf_i+0x162>
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	4632      	mov	r2, r6
 8005a50:	4649      	mov	r1, r9
 8005a52:	4640      	mov	r0, r8
 8005a54:	47d0      	blx	sl
 8005a56:	3001      	adds	r0, #1
 8005a58:	d09d      	beq.n	8005996 <_printf_i+0x15e>
 8005a5a:	3501      	adds	r5, #1
 8005a5c:	68e3      	ldr	r3, [r4, #12]
 8005a5e:	9903      	ldr	r1, [sp, #12]
 8005a60:	1a5b      	subs	r3, r3, r1
 8005a62:	42ab      	cmp	r3, r5
 8005a64:	dcf2      	bgt.n	8005a4c <_printf_i+0x214>
 8005a66:	e7eb      	b.n	8005a40 <_printf_i+0x208>
 8005a68:	2500      	movs	r5, #0
 8005a6a:	f104 0619 	add.w	r6, r4, #25
 8005a6e:	e7f5      	b.n	8005a5c <_printf_i+0x224>
 8005a70:	08007f00 	.word	0x08007f00
 8005a74:	08007f11 	.word	0x08007f11

08005a78 <std>:
 8005a78:	2300      	movs	r3, #0
 8005a7a:	b510      	push	{r4, lr}
 8005a7c:	4604      	mov	r4, r0
 8005a7e:	e9c0 3300 	strd	r3, r3, [r0]
 8005a82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a86:	6083      	str	r3, [r0, #8]
 8005a88:	8181      	strh	r1, [r0, #12]
 8005a8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a8c:	81c2      	strh	r2, [r0, #14]
 8005a8e:	6183      	str	r3, [r0, #24]
 8005a90:	4619      	mov	r1, r3
 8005a92:	2208      	movs	r2, #8
 8005a94:	305c      	adds	r0, #92	@ 0x5c
 8005a96:	f000 f914 	bl	8005cc2 <memset>
 8005a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad0 <std+0x58>)
 8005a9c:	6224      	str	r4, [r4, #32]
 8005a9e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad4 <std+0x5c>)
 8005aa2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad8 <std+0x60>)
 8005aa6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8005adc <std+0x64>)
 8005aaa:	6323      	str	r3, [r4, #48]	@ 0x30
 8005aac:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae0 <std+0x68>)
 8005aae:	429c      	cmp	r4, r3
 8005ab0:	d006      	beq.n	8005ac0 <std+0x48>
 8005ab2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005ab6:	4294      	cmp	r4, r2
 8005ab8:	d002      	beq.n	8005ac0 <std+0x48>
 8005aba:	33d0      	adds	r3, #208	@ 0xd0
 8005abc:	429c      	cmp	r4, r3
 8005abe:	d105      	bne.n	8005acc <std+0x54>
 8005ac0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac8:	f000 b978 	b.w	8005dbc <__retarget_lock_init_recursive>
 8005acc:	bd10      	pop	{r4, pc}
 8005ace:	bf00      	nop
 8005ad0:	08005c3d 	.word	0x08005c3d
 8005ad4:	08005c5f 	.word	0x08005c5f
 8005ad8:	08005c97 	.word	0x08005c97
 8005adc:	08005cbb 	.word	0x08005cbb
 8005ae0:	200003f0 	.word	0x200003f0

08005ae4 <stdio_exit_handler>:
 8005ae4:	4a02      	ldr	r2, [pc, #8]	@ (8005af0 <stdio_exit_handler+0xc>)
 8005ae6:	4903      	ldr	r1, [pc, #12]	@ (8005af4 <stdio_exit_handler+0x10>)
 8005ae8:	4803      	ldr	r0, [pc, #12]	@ (8005af8 <stdio_exit_handler+0x14>)
 8005aea:	f000 b869 	b.w	8005bc0 <_fwalk_sglue>
 8005aee:	bf00      	nop
 8005af0:	20000014 	.word	0x20000014
 8005af4:	0800772d 	.word	0x0800772d
 8005af8:	20000024 	.word	0x20000024

08005afc <cleanup_stdio>:
 8005afc:	6841      	ldr	r1, [r0, #4]
 8005afe:	4b0c      	ldr	r3, [pc, #48]	@ (8005b30 <cleanup_stdio+0x34>)
 8005b00:	b510      	push	{r4, lr}
 8005b02:	4299      	cmp	r1, r3
 8005b04:	4604      	mov	r4, r0
 8005b06:	d001      	beq.n	8005b0c <cleanup_stdio+0x10>
 8005b08:	f001 fe10 	bl	800772c <_fflush_r>
 8005b0c:	68a1      	ldr	r1, [r4, #8]
 8005b0e:	4b09      	ldr	r3, [pc, #36]	@ (8005b34 <cleanup_stdio+0x38>)
 8005b10:	4299      	cmp	r1, r3
 8005b12:	d002      	beq.n	8005b1a <cleanup_stdio+0x1e>
 8005b14:	4620      	mov	r0, r4
 8005b16:	f001 fe09 	bl	800772c <_fflush_r>
 8005b1a:	68e1      	ldr	r1, [r4, #12]
 8005b1c:	4b06      	ldr	r3, [pc, #24]	@ (8005b38 <cleanup_stdio+0x3c>)
 8005b1e:	4299      	cmp	r1, r3
 8005b20:	d004      	beq.n	8005b2c <cleanup_stdio+0x30>
 8005b22:	4620      	mov	r0, r4
 8005b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b28:	f001 be00 	b.w	800772c <_fflush_r>
 8005b2c:	bd10      	pop	{r4, pc}
 8005b2e:	bf00      	nop
 8005b30:	200003f0 	.word	0x200003f0
 8005b34:	20000458 	.word	0x20000458
 8005b38:	200004c0 	.word	0x200004c0

08005b3c <global_stdio_init.part.0>:
 8005b3c:	b510      	push	{r4, lr}
 8005b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b6c <global_stdio_init.part.0+0x30>)
 8005b40:	4c0b      	ldr	r4, [pc, #44]	@ (8005b70 <global_stdio_init.part.0+0x34>)
 8005b42:	4a0c      	ldr	r2, [pc, #48]	@ (8005b74 <global_stdio_init.part.0+0x38>)
 8005b44:	4620      	mov	r0, r4
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	2104      	movs	r1, #4
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f7ff ff94 	bl	8005a78 <std>
 8005b50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b54:	2201      	movs	r2, #1
 8005b56:	2109      	movs	r1, #9
 8005b58:	f7ff ff8e 	bl	8005a78 <std>
 8005b5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b60:	2202      	movs	r2, #2
 8005b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b66:	2112      	movs	r1, #18
 8005b68:	f7ff bf86 	b.w	8005a78 <std>
 8005b6c:	20000528 	.word	0x20000528
 8005b70:	200003f0 	.word	0x200003f0
 8005b74:	08005ae5 	.word	0x08005ae5

08005b78 <__sfp_lock_acquire>:
 8005b78:	4801      	ldr	r0, [pc, #4]	@ (8005b80 <__sfp_lock_acquire+0x8>)
 8005b7a:	f000 b920 	b.w	8005dbe <__retarget_lock_acquire_recursive>
 8005b7e:	bf00      	nop
 8005b80:	20000531 	.word	0x20000531

08005b84 <__sfp_lock_release>:
 8005b84:	4801      	ldr	r0, [pc, #4]	@ (8005b8c <__sfp_lock_release+0x8>)
 8005b86:	f000 b91b 	b.w	8005dc0 <__retarget_lock_release_recursive>
 8005b8a:	bf00      	nop
 8005b8c:	20000531 	.word	0x20000531

08005b90 <__sinit>:
 8005b90:	b510      	push	{r4, lr}
 8005b92:	4604      	mov	r4, r0
 8005b94:	f7ff fff0 	bl	8005b78 <__sfp_lock_acquire>
 8005b98:	6a23      	ldr	r3, [r4, #32]
 8005b9a:	b11b      	cbz	r3, 8005ba4 <__sinit+0x14>
 8005b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ba0:	f7ff bff0 	b.w	8005b84 <__sfp_lock_release>
 8005ba4:	4b04      	ldr	r3, [pc, #16]	@ (8005bb8 <__sinit+0x28>)
 8005ba6:	6223      	str	r3, [r4, #32]
 8005ba8:	4b04      	ldr	r3, [pc, #16]	@ (8005bbc <__sinit+0x2c>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1f5      	bne.n	8005b9c <__sinit+0xc>
 8005bb0:	f7ff ffc4 	bl	8005b3c <global_stdio_init.part.0>
 8005bb4:	e7f2      	b.n	8005b9c <__sinit+0xc>
 8005bb6:	bf00      	nop
 8005bb8:	08005afd 	.word	0x08005afd
 8005bbc:	20000528 	.word	0x20000528

08005bc0 <_fwalk_sglue>:
 8005bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bc4:	4607      	mov	r7, r0
 8005bc6:	4688      	mov	r8, r1
 8005bc8:	4614      	mov	r4, r2
 8005bca:	2600      	movs	r6, #0
 8005bcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bd0:	f1b9 0901 	subs.w	r9, r9, #1
 8005bd4:	d505      	bpl.n	8005be2 <_fwalk_sglue+0x22>
 8005bd6:	6824      	ldr	r4, [r4, #0]
 8005bd8:	2c00      	cmp	r4, #0
 8005bda:	d1f7      	bne.n	8005bcc <_fwalk_sglue+0xc>
 8005bdc:	4630      	mov	r0, r6
 8005bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005be2:	89ab      	ldrh	r3, [r5, #12]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d907      	bls.n	8005bf8 <_fwalk_sglue+0x38>
 8005be8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bec:	3301      	adds	r3, #1
 8005bee:	d003      	beq.n	8005bf8 <_fwalk_sglue+0x38>
 8005bf0:	4629      	mov	r1, r5
 8005bf2:	4638      	mov	r0, r7
 8005bf4:	47c0      	blx	r8
 8005bf6:	4306      	orrs	r6, r0
 8005bf8:	3568      	adds	r5, #104	@ 0x68
 8005bfa:	e7e9      	b.n	8005bd0 <_fwalk_sglue+0x10>

08005bfc <siprintf>:
 8005bfc:	b40e      	push	{r1, r2, r3}
 8005bfe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005c02:	b500      	push	{lr}
 8005c04:	b09c      	sub	sp, #112	@ 0x70
 8005c06:	ab1d      	add	r3, sp, #116	@ 0x74
 8005c08:	9002      	str	r0, [sp, #8]
 8005c0a:	9006      	str	r0, [sp, #24]
 8005c0c:	9107      	str	r1, [sp, #28]
 8005c0e:	9104      	str	r1, [sp, #16]
 8005c10:	4808      	ldr	r0, [pc, #32]	@ (8005c34 <siprintf+0x38>)
 8005c12:	4909      	ldr	r1, [pc, #36]	@ (8005c38 <siprintf+0x3c>)
 8005c14:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c18:	9105      	str	r1, [sp, #20]
 8005c1a:	6800      	ldr	r0, [r0, #0]
 8005c1c:	a902      	add	r1, sp, #8
 8005c1e:	9301      	str	r3, [sp, #4]
 8005c20:	f001 fc08 	bl	8007434 <_svfiprintf_r>
 8005c24:	2200      	movs	r2, #0
 8005c26:	9b02      	ldr	r3, [sp, #8]
 8005c28:	701a      	strb	r2, [r3, #0]
 8005c2a:	b01c      	add	sp, #112	@ 0x70
 8005c2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c30:	b003      	add	sp, #12
 8005c32:	4770      	bx	lr
 8005c34:	20000020 	.word	0x20000020
 8005c38:	ffff0208 	.word	0xffff0208

08005c3c <__sread>:
 8005c3c:	b510      	push	{r4, lr}
 8005c3e:	460c      	mov	r4, r1
 8005c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c44:	f000 f86c 	bl	8005d20 <_read_r>
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	bfab      	itete	ge
 8005c4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c4e:	89a3      	ldrhlt	r3, [r4, #12]
 8005c50:	181b      	addge	r3, r3, r0
 8005c52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c56:	bfac      	ite	ge
 8005c58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c5a:	81a3      	strhlt	r3, [r4, #12]
 8005c5c:	bd10      	pop	{r4, pc}

08005c5e <__swrite>:
 8005c5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c62:	461f      	mov	r7, r3
 8005c64:	898b      	ldrh	r3, [r1, #12]
 8005c66:	4605      	mov	r5, r0
 8005c68:	05db      	lsls	r3, r3, #23
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	4616      	mov	r6, r2
 8005c6e:	d505      	bpl.n	8005c7c <__swrite+0x1e>
 8005c70:	2302      	movs	r3, #2
 8005c72:	2200      	movs	r2, #0
 8005c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c78:	f000 f840 	bl	8005cfc <_lseek_r>
 8005c7c:	89a3      	ldrh	r3, [r4, #12]
 8005c7e:	4632      	mov	r2, r6
 8005c80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c84:	81a3      	strh	r3, [r4, #12]
 8005c86:	4628      	mov	r0, r5
 8005c88:	463b      	mov	r3, r7
 8005c8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c92:	f000 b857 	b.w	8005d44 <_write_r>

08005c96 <__sseek>:
 8005c96:	b510      	push	{r4, lr}
 8005c98:	460c      	mov	r4, r1
 8005c9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c9e:	f000 f82d 	bl	8005cfc <_lseek_r>
 8005ca2:	1c43      	adds	r3, r0, #1
 8005ca4:	89a3      	ldrh	r3, [r4, #12]
 8005ca6:	bf15      	itete	ne
 8005ca8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005caa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005cae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005cb2:	81a3      	strheq	r3, [r4, #12]
 8005cb4:	bf18      	it	ne
 8005cb6:	81a3      	strhne	r3, [r4, #12]
 8005cb8:	bd10      	pop	{r4, pc}

08005cba <__sclose>:
 8005cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cbe:	f000 b80d 	b.w	8005cdc <_close_r>

08005cc2 <memset>:
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	4402      	add	r2, r0
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d100      	bne.n	8005ccc <memset+0xa>
 8005cca:	4770      	bx	lr
 8005ccc:	f803 1b01 	strb.w	r1, [r3], #1
 8005cd0:	e7f9      	b.n	8005cc6 <memset+0x4>
	...

08005cd4 <_localeconv_r>:
 8005cd4:	4800      	ldr	r0, [pc, #0]	@ (8005cd8 <_localeconv_r+0x4>)
 8005cd6:	4770      	bx	lr
 8005cd8:	20000160 	.word	0x20000160

08005cdc <_close_r>:
 8005cdc:	b538      	push	{r3, r4, r5, lr}
 8005cde:	2300      	movs	r3, #0
 8005ce0:	4d05      	ldr	r5, [pc, #20]	@ (8005cf8 <_close_r+0x1c>)
 8005ce2:	4604      	mov	r4, r0
 8005ce4:	4608      	mov	r0, r1
 8005ce6:	602b      	str	r3, [r5, #0]
 8005ce8:	f7fc f943 	bl	8001f72 <_close>
 8005cec:	1c43      	adds	r3, r0, #1
 8005cee:	d102      	bne.n	8005cf6 <_close_r+0x1a>
 8005cf0:	682b      	ldr	r3, [r5, #0]
 8005cf2:	b103      	cbz	r3, 8005cf6 <_close_r+0x1a>
 8005cf4:	6023      	str	r3, [r4, #0]
 8005cf6:	bd38      	pop	{r3, r4, r5, pc}
 8005cf8:	2000052c 	.word	0x2000052c

08005cfc <_lseek_r>:
 8005cfc:	b538      	push	{r3, r4, r5, lr}
 8005cfe:	4604      	mov	r4, r0
 8005d00:	4608      	mov	r0, r1
 8005d02:	4611      	mov	r1, r2
 8005d04:	2200      	movs	r2, #0
 8005d06:	4d05      	ldr	r5, [pc, #20]	@ (8005d1c <_lseek_r+0x20>)
 8005d08:	602a      	str	r2, [r5, #0]
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	f7fc f955 	bl	8001fba <_lseek>
 8005d10:	1c43      	adds	r3, r0, #1
 8005d12:	d102      	bne.n	8005d1a <_lseek_r+0x1e>
 8005d14:	682b      	ldr	r3, [r5, #0]
 8005d16:	b103      	cbz	r3, 8005d1a <_lseek_r+0x1e>
 8005d18:	6023      	str	r3, [r4, #0]
 8005d1a:	bd38      	pop	{r3, r4, r5, pc}
 8005d1c:	2000052c 	.word	0x2000052c

08005d20 <_read_r>:
 8005d20:	b538      	push	{r3, r4, r5, lr}
 8005d22:	4604      	mov	r4, r0
 8005d24:	4608      	mov	r0, r1
 8005d26:	4611      	mov	r1, r2
 8005d28:	2200      	movs	r2, #0
 8005d2a:	4d05      	ldr	r5, [pc, #20]	@ (8005d40 <_read_r+0x20>)
 8005d2c:	602a      	str	r2, [r5, #0]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	f7fc f8e6 	bl	8001f00 <_read>
 8005d34:	1c43      	adds	r3, r0, #1
 8005d36:	d102      	bne.n	8005d3e <_read_r+0x1e>
 8005d38:	682b      	ldr	r3, [r5, #0]
 8005d3a:	b103      	cbz	r3, 8005d3e <_read_r+0x1e>
 8005d3c:	6023      	str	r3, [r4, #0]
 8005d3e:	bd38      	pop	{r3, r4, r5, pc}
 8005d40:	2000052c 	.word	0x2000052c

08005d44 <_write_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	4604      	mov	r4, r0
 8005d48:	4608      	mov	r0, r1
 8005d4a:	4611      	mov	r1, r2
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	4d05      	ldr	r5, [pc, #20]	@ (8005d64 <_write_r+0x20>)
 8005d50:	602a      	str	r2, [r5, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	f7fc f8f1 	bl	8001f3a <_write>
 8005d58:	1c43      	adds	r3, r0, #1
 8005d5a:	d102      	bne.n	8005d62 <_write_r+0x1e>
 8005d5c:	682b      	ldr	r3, [r5, #0]
 8005d5e:	b103      	cbz	r3, 8005d62 <_write_r+0x1e>
 8005d60:	6023      	str	r3, [r4, #0]
 8005d62:	bd38      	pop	{r3, r4, r5, pc}
 8005d64:	2000052c 	.word	0x2000052c

08005d68 <__errno>:
 8005d68:	4b01      	ldr	r3, [pc, #4]	@ (8005d70 <__errno+0x8>)
 8005d6a:	6818      	ldr	r0, [r3, #0]
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	20000020 	.word	0x20000020

08005d74 <__libc_init_array>:
 8005d74:	b570      	push	{r4, r5, r6, lr}
 8005d76:	2600      	movs	r6, #0
 8005d78:	4d0c      	ldr	r5, [pc, #48]	@ (8005dac <__libc_init_array+0x38>)
 8005d7a:	4c0d      	ldr	r4, [pc, #52]	@ (8005db0 <__libc_init_array+0x3c>)
 8005d7c:	1b64      	subs	r4, r4, r5
 8005d7e:	10a4      	asrs	r4, r4, #2
 8005d80:	42a6      	cmp	r6, r4
 8005d82:	d109      	bne.n	8005d98 <__libc_init_array+0x24>
 8005d84:	f002 f86e 	bl	8007e64 <_init>
 8005d88:	2600      	movs	r6, #0
 8005d8a:	4d0a      	ldr	r5, [pc, #40]	@ (8005db4 <__libc_init_array+0x40>)
 8005d8c:	4c0a      	ldr	r4, [pc, #40]	@ (8005db8 <__libc_init_array+0x44>)
 8005d8e:	1b64      	subs	r4, r4, r5
 8005d90:	10a4      	asrs	r4, r4, #2
 8005d92:	42a6      	cmp	r6, r4
 8005d94:	d105      	bne.n	8005da2 <__libc_init_array+0x2e>
 8005d96:	bd70      	pop	{r4, r5, r6, pc}
 8005d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d9c:	4798      	blx	r3
 8005d9e:	3601      	adds	r6, #1
 8005da0:	e7ee      	b.n	8005d80 <__libc_init_array+0xc>
 8005da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da6:	4798      	blx	r3
 8005da8:	3601      	adds	r6, #1
 8005daa:	e7f2      	b.n	8005d92 <__libc_init_array+0x1e>
 8005dac:	08008268 	.word	0x08008268
 8005db0:	08008268 	.word	0x08008268
 8005db4:	08008268 	.word	0x08008268
 8005db8:	0800826c 	.word	0x0800826c

08005dbc <__retarget_lock_init_recursive>:
 8005dbc:	4770      	bx	lr

08005dbe <__retarget_lock_acquire_recursive>:
 8005dbe:	4770      	bx	lr

08005dc0 <__retarget_lock_release_recursive>:
 8005dc0:	4770      	bx	lr

08005dc2 <memchr>:
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	b510      	push	{r4, lr}
 8005dc6:	b2c9      	uxtb	r1, r1
 8005dc8:	4402      	add	r2, r0
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	4618      	mov	r0, r3
 8005dce:	d101      	bne.n	8005dd4 <memchr+0x12>
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	e003      	b.n	8005ddc <memchr+0x1a>
 8005dd4:	7804      	ldrb	r4, [r0, #0]
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	428c      	cmp	r4, r1
 8005dda:	d1f6      	bne.n	8005dca <memchr+0x8>
 8005ddc:	bd10      	pop	{r4, pc}

08005dde <quorem>:
 8005dde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de2:	6903      	ldr	r3, [r0, #16]
 8005de4:	690c      	ldr	r4, [r1, #16]
 8005de6:	4607      	mov	r7, r0
 8005de8:	42a3      	cmp	r3, r4
 8005dea:	db7e      	blt.n	8005eea <quorem+0x10c>
 8005dec:	3c01      	subs	r4, #1
 8005dee:	00a3      	lsls	r3, r4, #2
 8005df0:	f100 0514 	add.w	r5, r0, #20
 8005df4:	f101 0814 	add.w	r8, r1, #20
 8005df8:	9300      	str	r3, [sp, #0]
 8005dfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dfe:	9301      	str	r3, [sp, #4]
 8005e00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e14:	d32e      	bcc.n	8005e74 <quorem+0x96>
 8005e16:	f04f 0a00 	mov.w	sl, #0
 8005e1a:	46c4      	mov	ip, r8
 8005e1c:	46ae      	mov	lr, r5
 8005e1e:	46d3      	mov	fp, sl
 8005e20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e24:	b298      	uxth	r0, r3
 8005e26:	fb06 a000 	mla	r0, r6, r0, sl
 8005e2a:	0c1b      	lsrs	r3, r3, #16
 8005e2c:	0c02      	lsrs	r2, r0, #16
 8005e2e:	fb06 2303 	mla	r3, r6, r3, r2
 8005e32:	f8de 2000 	ldr.w	r2, [lr]
 8005e36:	b280      	uxth	r0, r0
 8005e38:	b292      	uxth	r2, r2
 8005e3a:	1a12      	subs	r2, r2, r0
 8005e3c:	445a      	add	r2, fp
 8005e3e:	f8de 0000 	ldr.w	r0, [lr]
 8005e42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e4c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e50:	b292      	uxth	r2, r2
 8005e52:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e56:	45e1      	cmp	r9, ip
 8005e58:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e5c:	f84e 2b04 	str.w	r2, [lr], #4
 8005e60:	d2de      	bcs.n	8005e20 <quorem+0x42>
 8005e62:	9b00      	ldr	r3, [sp, #0]
 8005e64:	58eb      	ldr	r3, [r5, r3]
 8005e66:	b92b      	cbnz	r3, 8005e74 <quorem+0x96>
 8005e68:	9b01      	ldr	r3, [sp, #4]
 8005e6a:	3b04      	subs	r3, #4
 8005e6c:	429d      	cmp	r5, r3
 8005e6e:	461a      	mov	r2, r3
 8005e70:	d32f      	bcc.n	8005ed2 <quorem+0xf4>
 8005e72:	613c      	str	r4, [r7, #16]
 8005e74:	4638      	mov	r0, r7
 8005e76:	f001 f979 	bl	800716c <__mcmp>
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	db25      	blt.n	8005eca <quorem+0xec>
 8005e7e:	4629      	mov	r1, r5
 8005e80:	2000      	movs	r0, #0
 8005e82:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e86:	f8d1 c000 	ldr.w	ip, [r1]
 8005e8a:	fa1f fe82 	uxth.w	lr, r2
 8005e8e:	fa1f f38c 	uxth.w	r3, ip
 8005e92:	eba3 030e 	sub.w	r3, r3, lr
 8005e96:	4403      	add	r3, r0
 8005e98:	0c12      	lsrs	r2, r2, #16
 8005e9a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005e9e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ea8:	45c1      	cmp	r9, r8
 8005eaa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005eae:	f841 3b04 	str.w	r3, [r1], #4
 8005eb2:	d2e6      	bcs.n	8005e82 <quorem+0xa4>
 8005eb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005eb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ebc:	b922      	cbnz	r2, 8005ec8 <quorem+0xea>
 8005ebe:	3b04      	subs	r3, #4
 8005ec0:	429d      	cmp	r5, r3
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	d30b      	bcc.n	8005ede <quorem+0x100>
 8005ec6:	613c      	str	r4, [r7, #16]
 8005ec8:	3601      	adds	r6, #1
 8005eca:	4630      	mov	r0, r6
 8005ecc:	b003      	add	sp, #12
 8005ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed2:	6812      	ldr	r2, [r2, #0]
 8005ed4:	3b04      	subs	r3, #4
 8005ed6:	2a00      	cmp	r2, #0
 8005ed8:	d1cb      	bne.n	8005e72 <quorem+0x94>
 8005eda:	3c01      	subs	r4, #1
 8005edc:	e7c6      	b.n	8005e6c <quorem+0x8e>
 8005ede:	6812      	ldr	r2, [r2, #0]
 8005ee0:	3b04      	subs	r3, #4
 8005ee2:	2a00      	cmp	r2, #0
 8005ee4:	d1ef      	bne.n	8005ec6 <quorem+0xe8>
 8005ee6:	3c01      	subs	r4, #1
 8005ee8:	e7ea      	b.n	8005ec0 <quorem+0xe2>
 8005eea:	2000      	movs	r0, #0
 8005eec:	e7ee      	b.n	8005ecc <quorem+0xee>
	...

08005ef0 <_dtoa_r>:
 8005ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	461d      	mov	r5, r3
 8005ef8:	69c7      	ldr	r7, [r0, #28]
 8005efa:	b097      	sub	sp, #92	@ 0x5c
 8005efc:	4683      	mov	fp, r0
 8005efe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005f02:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005f04:	b97f      	cbnz	r7, 8005f26 <_dtoa_r+0x36>
 8005f06:	2010      	movs	r0, #16
 8005f08:	f000 fe02 	bl	8006b10 <malloc>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	f8cb 001c 	str.w	r0, [fp, #28]
 8005f12:	b920      	cbnz	r0, 8005f1e <_dtoa_r+0x2e>
 8005f14:	21ef      	movs	r1, #239	@ 0xef
 8005f16:	4ba8      	ldr	r3, [pc, #672]	@ (80061b8 <_dtoa_r+0x2c8>)
 8005f18:	48a8      	ldr	r0, [pc, #672]	@ (80061bc <_dtoa_r+0x2cc>)
 8005f1a:	f001 fc67 	bl	80077ec <__assert_func>
 8005f1e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f22:	6007      	str	r7, [r0, #0]
 8005f24:	60c7      	str	r7, [r0, #12]
 8005f26:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f2a:	6819      	ldr	r1, [r3, #0]
 8005f2c:	b159      	cbz	r1, 8005f46 <_dtoa_r+0x56>
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	2301      	movs	r3, #1
 8005f32:	4093      	lsls	r3, r2
 8005f34:	604a      	str	r2, [r1, #4]
 8005f36:	608b      	str	r3, [r1, #8]
 8005f38:	4658      	mov	r0, fp
 8005f3a:	f000 fedf 	bl	8006cfc <_Bfree>
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	1e2b      	subs	r3, r5, #0
 8005f48:	bfaf      	iteee	ge
 8005f4a:	2300      	movge	r3, #0
 8005f4c:	2201      	movlt	r2, #1
 8005f4e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f52:	9303      	strlt	r3, [sp, #12]
 8005f54:	bfa8      	it	ge
 8005f56:	6033      	strge	r3, [r6, #0]
 8005f58:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f5c:	4b98      	ldr	r3, [pc, #608]	@ (80061c0 <_dtoa_r+0x2d0>)
 8005f5e:	bfb8      	it	lt
 8005f60:	6032      	strlt	r2, [r6, #0]
 8005f62:	ea33 0308 	bics.w	r3, r3, r8
 8005f66:	d112      	bne.n	8005f8e <_dtoa_r+0x9e>
 8005f68:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f6c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f74:	4323      	orrs	r3, r4
 8005f76:	f000 8550 	beq.w	8006a1a <_dtoa_r+0xb2a>
 8005f7a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f7c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80061c4 <_dtoa_r+0x2d4>
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 8552 	beq.w	8006a2a <_dtoa_r+0xb3a>
 8005f86:	f10a 0303 	add.w	r3, sl, #3
 8005f8a:	f000 bd4c 	b.w	8006a26 <_dtoa_r+0xb36>
 8005f8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f92:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005f96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	f7fa fd03 	bl	80009a8 <__aeabi_dcmpeq>
 8005fa2:	4607      	mov	r7, r0
 8005fa4:	b158      	cbz	r0, 8005fbe <_dtoa_r+0xce>
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005faa:	6013      	str	r3, [r2, #0]
 8005fac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005fae:	b113      	cbz	r3, 8005fb6 <_dtoa_r+0xc6>
 8005fb0:	4b85      	ldr	r3, [pc, #532]	@ (80061c8 <_dtoa_r+0x2d8>)
 8005fb2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80061cc <_dtoa_r+0x2dc>
 8005fba:	f000 bd36 	b.w	8006a2a <_dtoa_r+0xb3a>
 8005fbe:	ab14      	add	r3, sp, #80	@ 0x50
 8005fc0:	9301      	str	r3, [sp, #4]
 8005fc2:	ab15      	add	r3, sp, #84	@ 0x54
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	4658      	mov	r0, fp
 8005fc8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005fcc:	f001 f97e 	bl	80072cc <__d2b>
 8005fd0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005fd4:	4681      	mov	r9, r0
 8005fd6:	2e00      	cmp	r6, #0
 8005fd8:	d077      	beq.n	80060ca <_dtoa_r+0x1da>
 8005fda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fe0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fe8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005fec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005ff0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	4b76      	ldr	r3, [pc, #472]	@ (80061d0 <_dtoa_r+0x2e0>)
 8005ff8:	f7fa f8b6 	bl	8000168 <__aeabi_dsub>
 8005ffc:	a368      	add	r3, pc, #416	@ (adr r3, 80061a0 <_dtoa_r+0x2b0>)
 8005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006002:	f7fa fa69 	bl	80004d8 <__aeabi_dmul>
 8006006:	a368      	add	r3, pc, #416	@ (adr r3, 80061a8 <_dtoa_r+0x2b8>)
 8006008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600c:	f7fa f8ae 	bl	800016c <__adddf3>
 8006010:	4604      	mov	r4, r0
 8006012:	4630      	mov	r0, r6
 8006014:	460d      	mov	r5, r1
 8006016:	f7fa f9f5 	bl	8000404 <__aeabi_i2d>
 800601a:	a365      	add	r3, pc, #404	@ (adr r3, 80061b0 <_dtoa_r+0x2c0>)
 800601c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006020:	f7fa fa5a 	bl	80004d8 <__aeabi_dmul>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4620      	mov	r0, r4
 800602a:	4629      	mov	r1, r5
 800602c:	f7fa f89e 	bl	800016c <__adddf3>
 8006030:	4604      	mov	r4, r0
 8006032:	460d      	mov	r5, r1
 8006034:	f7fa fd00 	bl	8000a38 <__aeabi_d2iz>
 8006038:	2200      	movs	r2, #0
 800603a:	4607      	mov	r7, r0
 800603c:	2300      	movs	r3, #0
 800603e:	4620      	mov	r0, r4
 8006040:	4629      	mov	r1, r5
 8006042:	f7fa fcbb 	bl	80009bc <__aeabi_dcmplt>
 8006046:	b140      	cbz	r0, 800605a <_dtoa_r+0x16a>
 8006048:	4638      	mov	r0, r7
 800604a:	f7fa f9db 	bl	8000404 <__aeabi_i2d>
 800604e:	4622      	mov	r2, r4
 8006050:	462b      	mov	r3, r5
 8006052:	f7fa fca9 	bl	80009a8 <__aeabi_dcmpeq>
 8006056:	b900      	cbnz	r0, 800605a <_dtoa_r+0x16a>
 8006058:	3f01      	subs	r7, #1
 800605a:	2f16      	cmp	r7, #22
 800605c:	d853      	bhi.n	8006106 <_dtoa_r+0x216>
 800605e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006062:	4b5c      	ldr	r3, [pc, #368]	@ (80061d4 <_dtoa_r+0x2e4>)
 8006064:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f7fa fca6 	bl	80009bc <__aeabi_dcmplt>
 8006070:	2800      	cmp	r0, #0
 8006072:	d04a      	beq.n	800610a <_dtoa_r+0x21a>
 8006074:	2300      	movs	r3, #0
 8006076:	3f01      	subs	r7, #1
 8006078:	930f      	str	r3, [sp, #60]	@ 0x3c
 800607a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800607c:	1b9b      	subs	r3, r3, r6
 800607e:	1e5a      	subs	r2, r3, #1
 8006080:	bf46      	itte	mi
 8006082:	f1c3 0801 	rsbmi	r8, r3, #1
 8006086:	2300      	movmi	r3, #0
 8006088:	f04f 0800 	movpl.w	r8, #0
 800608c:	9209      	str	r2, [sp, #36]	@ 0x24
 800608e:	bf48      	it	mi
 8006090:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006092:	2f00      	cmp	r7, #0
 8006094:	db3b      	blt.n	800610e <_dtoa_r+0x21e>
 8006096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006098:	970e      	str	r7, [sp, #56]	@ 0x38
 800609a:	443b      	add	r3, r7
 800609c:	9309      	str	r3, [sp, #36]	@ 0x24
 800609e:	2300      	movs	r3, #0
 80060a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060a4:	2b09      	cmp	r3, #9
 80060a6:	d866      	bhi.n	8006176 <_dtoa_r+0x286>
 80060a8:	2b05      	cmp	r3, #5
 80060aa:	bfc4      	itt	gt
 80060ac:	3b04      	subgt	r3, #4
 80060ae:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80060b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060b2:	bfc8      	it	gt
 80060b4:	2400      	movgt	r4, #0
 80060b6:	f1a3 0302 	sub.w	r3, r3, #2
 80060ba:	bfd8      	it	le
 80060bc:	2401      	movle	r4, #1
 80060be:	2b03      	cmp	r3, #3
 80060c0:	d864      	bhi.n	800618c <_dtoa_r+0x29c>
 80060c2:	e8df f003 	tbb	[pc, r3]
 80060c6:	382b      	.short	0x382b
 80060c8:	5636      	.short	0x5636
 80060ca:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80060ce:	441e      	add	r6, r3
 80060d0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80060d4:	2b20      	cmp	r3, #32
 80060d6:	bfc1      	itttt	gt
 80060d8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80060dc:	fa08 f803 	lslgt.w	r8, r8, r3
 80060e0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80060e4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80060e8:	bfd6      	itet	le
 80060ea:	f1c3 0320 	rsble	r3, r3, #32
 80060ee:	ea48 0003 	orrgt.w	r0, r8, r3
 80060f2:	fa04 f003 	lslle.w	r0, r4, r3
 80060f6:	f7fa f975 	bl	80003e4 <__aeabi_ui2d>
 80060fa:	2201      	movs	r2, #1
 80060fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006100:	3e01      	subs	r6, #1
 8006102:	9212      	str	r2, [sp, #72]	@ 0x48
 8006104:	e775      	b.n	8005ff2 <_dtoa_r+0x102>
 8006106:	2301      	movs	r3, #1
 8006108:	e7b6      	b.n	8006078 <_dtoa_r+0x188>
 800610a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800610c:	e7b5      	b.n	800607a <_dtoa_r+0x18a>
 800610e:	427b      	negs	r3, r7
 8006110:	930a      	str	r3, [sp, #40]	@ 0x28
 8006112:	2300      	movs	r3, #0
 8006114:	eba8 0807 	sub.w	r8, r8, r7
 8006118:	930e      	str	r3, [sp, #56]	@ 0x38
 800611a:	e7c2      	b.n	80060a2 <_dtoa_r+0x1b2>
 800611c:	2300      	movs	r3, #0
 800611e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006120:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006122:	2b00      	cmp	r3, #0
 8006124:	dc35      	bgt.n	8006192 <_dtoa_r+0x2a2>
 8006126:	2301      	movs	r3, #1
 8006128:	461a      	mov	r2, r3
 800612a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800612e:	9221      	str	r2, [sp, #132]	@ 0x84
 8006130:	e00b      	b.n	800614a <_dtoa_r+0x25a>
 8006132:	2301      	movs	r3, #1
 8006134:	e7f3      	b.n	800611e <_dtoa_r+0x22e>
 8006136:	2300      	movs	r3, #0
 8006138:	930b      	str	r3, [sp, #44]	@ 0x2c
 800613a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800613c:	18fb      	adds	r3, r7, r3
 800613e:	9308      	str	r3, [sp, #32]
 8006140:	3301      	adds	r3, #1
 8006142:	2b01      	cmp	r3, #1
 8006144:	9307      	str	r3, [sp, #28]
 8006146:	bfb8      	it	lt
 8006148:	2301      	movlt	r3, #1
 800614a:	2100      	movs	r1, #0
 800614c:	2204      	movs	r2, #4
 800614e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006152:	f102 0514 	add.w	r5, r2, #20
 8006156:	429d      	cmp	r5, r3
 8006158:	d91f      	bls.n	800619a <_dtoa_r+0x2aa>
 800615a:	6041      	str	r1, [r0, #4]
 800615c:	4658      	mov	r0, fp
 800615e:	f000 fd8d 	bl	8006c7c <_Balloc>
 8006162:	4682      	mov	sl, r0
 8006164:	2800      	cmp	r0, #0
 8006166:	d139      	bne.n	80061dc <_dtoa_r+0x2ec>
 8006168:	4602      	mov	r2, r0
 800616a:	f240 11af 	movw	r1, #431	@ 0x1af
 800616e:	4b1a      	ldr	r3, [pc, #104]	@ (80061d8 <_dtoa_r+0x2e8>)
 8006170:	e6d2      	b.n	8005f18 <_dtoa_r+0x28>
 8006172:	2301      	movs	r3, #1
 8006174:	e7e0      	b.n	8006138 <_dtoa_r+0x248>
 8006176:	2401      	movs	r4, #1
 8006178:	2300      	movs	r3, #0
 800617a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800617c:	9320      	str	r3, [sp, #128]	@ 0x80
 800617e:	f04f 33ff 	mov.w	r3, #4294967295
 8006182:	2200      	movs	r2, #0
 8006184:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006188:	2312      	movs	r3, #18
 800618a:	e7d0      	b.n	800612e <_dtoa_r+0x23e>
 800618c:	2301      	movs	r3, #1
 800618e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006190:	e7f5      	b.n	800617e <_dtoa_r+0x28e>
 8006192:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006194:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006198:	e7d7      	b.n	800614a <_dtoa_r+0x25a>
 800619a:	3101      	adds	r1, #1
 800619c:	0052      	lsls	r2, r2, #1
 800619e:	e7d8      	b.n	8006152 <_dtoa_r+0x262>
 80061a0:	636f4361 	.word	0x636f4361
 80061a4:	3fd287a7 	.word	0x3fd287a7
 80061a8:	8b60c8b3 	.word	0x8b60c8b3
 80061ac:	3fc68a28 	.word	0x3fc68a28
 80061b0:	509f79fb 	.word	0x509f79fb
 80061b4:	3fd34413 	.word	0x3fd34413
 80061b8:	08007f2f 	.word	0x08007f2f
 80061bc:	08007f46 	.word	0x08007f46
 80061c0:	7ff00000 	.word	0x7ff00000
 80061c4:	08007f2b 	.word	0x08007f2b
 80061c8:	08007eff 	.word	0x08007eff
 80061cc:	08007efe 	.word	0x08007efe
 80061d0:	3ff80000 	.word	0x3ff80000
 80061d4:	08008040 	.word	0x08008040
 80061d8:	08007f9e 	.word	0x08007f9e
 80061dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80061e0:	6018      	str	r0, [r3, #0]
 80061e2:	9b07      	ldr	r3, [sp, #28]
 80061e4:	2b0e      	cmp	r3, #14
 80061e6:	f200 80a4 	bhi.w	8006332 <_dtoa_r+0x442>
 80061ea:	2c00      	cmp	r4, #0
 80061ec:	f000 80a1 	beq.w	8006332 <_dtoa_r+0x442>
 80061f0:	2f00      	cmp	r7, #0
 80061f2:	dd33      	ble.n	800625c <_dtoa_r+0x36c>
 80061f4:	4b86      	ldr	r3, [pc, #536]	@ (8006410 <_dtoa_r+0x520>)
 80061f6:	f007 020f 	and.w	r2, r7, #15
 80061fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061fe:	05f8      	lsls	r0, r7, #23
 8006200:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006204:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006208:	ea4f 1427 	mov.w	r4, r7, asr #4
 800620c:	d516      	bpl.n	800623c <_dtoa_r+0x34c>
 800620e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006212:	4b80      	ldr	r3, [pc, #512]	@ (8006414 <_dtoa_r+0x524>)
 8006214:	2603      	movs	r6, #3
 8006216:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800621a:	f7fa fa87 	bl	800072c <__aeabi_ddiv>
 800621e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006222:	f004 040f 	and.w	r4, r4, #15
 8006226:	4d7b      	ldr	r5, [pc, #492]	@ (8006414 <_dtoa_r+0x524>)
 8006228:	b954      	cbnz	r4, 8006240 <_dtoa_r+0x350>
 800622a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800622e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006232:	f7fa fa7b 	bl	800072c <__aeabi_ddiv>
 8006236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800623a:	e028      	b.n	800628e <_dtoa_r+0x39e>
 800623c:	2602      	movs	r6, #2
 800623e:	e7f2      	b.n	8006226 <_dtoa_r+0x336>
 8006240:	07e1      	lsls	r1, r4, #31
 8006242:	d508      	bpl.n	8006256 <_dtoa_r+0x366>
 8006244:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006248:	e9d5 2300 	ldrd	r2, r3, [r5]
 800624c:	f7fa f944 	bl	80004d8 <__aeabi_dmul>
 8006250:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006254:	3601      	adds	r6, #1
 8006256:	1064      	asrs	r4, r4, #1
 8006258:	3508      	adds	r5, #8
 800625a:	e7e5      	b.n	8006228 <_dtoa_r+0x338>
 800625c:	f000 80d2 	beq.w	8006404 <_dtoa_r+0x514>
 8006260:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006264:	427c      	negs	r4, r7
 8006266:	4b6a      	ldr	r3, [pc, #424]	@ (8006410 <_dtoa_r+0x520>)
 8006268:	f004 020f 	and.w	r2, r4, #15
 800626c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006274:	f7fa f930 	bl	80004d8 <__aeabi_dmul>
 8006278:	2602      	movs	r6, #2
 800627a:	2300      	movs	r3, #0
 800627c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006280:	4d64      	ldr	r5, [pc, #400]	@ (8006414 <_dtoa_r+0x524>)
 8006282:	1124      	asrs	r4, r4, #4
 8006284:	2c00      	cmp	r4, #0
 8006286:	f040 80b2 	bne.w	80063ee <_dtoa_r+0x4fe>
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1d3      	bne.n	8006236 <_dtoa_r+0x346>
 800628e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006292:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006294:	2b00      	cmp	r3, #0
 8006296:	f000 80b7 	beq.w	8006408 <_dtoa_r+0x518>
 800629a:	2200      	movs	r2, #0
 800629c:	4620      	mov	r0, r4
 800629e:	4629      	mov	r1, r5
 80062a0:	4b5d      	ldr	r3, [pc, #372]	@ (8006418 <_dtoa_r+0x528>)
 80062a2:	f7fa fb8b 	bl	80009bc <__aeabi_dcmplt>
 80062a6:	2800      	cmp	r0, #0
 80062a8:	f000 80ae 	beq.w	8006408 <_dtoa_r+0x518>
 80062ac:	9b07      	ldr	r3, [sp, #28]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 80aa 	beq.w	8006408 <_dtoa_r+0x518>
 80062b4:	9b08      	ldr	r3, [sp, #32]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	dd37      	ble.n	800632a <_dtoa_r+0x43a>
 80062ba:	1e7b      	subs	r3, r7, #1
 80062bc:	4620      	mov	r0, r4
 80062be:	9304      	str	r3, [sp, #16]
 80062c0:	2200      	movs	r2, #0
 80062c2:	4629      	mov	r1, r5
 80062c4:	4b55      	ldr	r3, [pc, #340]	@ (800641c <_dtoa_r+0x52c>)
 80062c6:	f7fa f907 	bl	80004d8 <__aeabi_dmul>
 80062ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062ce:	9c08      	ldr	r4, [sp, #32]
 80062d0:	3601      	adds	r6, #1
 80062d2:	4630      	mov	r0, r6
 80062d4:	f7fa f896 	bl	8000404 <__aeabi_i2d>
 80062d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062dc:	f7fa f8fc 	bl	80004d8 <__aeabi_dmul>
 80062e0:	2200      	movs	r2, #0
 80062e2:	4b4f      	ldr	r3, [pc, #316]	@ (8006420 <_dtoa_r+0x530>)
 80062e4:	f7f9 ff42 	bl	800016c <__adddf3>
 80062e8:	4605      	mov	r5, r0
 80062ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80062ee:	2c00      	cmp	r4, #0
 80062f0:	f040 809a 	bne.w	8006428 <_dtoa_r+0x538>
 80062f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062f8:	2200      	movs	r2, #0
 80062fa:	4b4a      	ldr	r3, [pc, #296]	@ (8006424 <_dtoa_r+0x534>)
 80062fc:	f7f9 ff34 	bl	8000168 <__aeabi_dsub>
 8006300:	4602      	mov	r2, r0
 8006302:	460b      	mov	r3, r1
 8006304:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006308:	462a      	mov	r2, r5
 800630a:	4633      	mov	r3, r6
 800630c:	f7fa fb74 	bl	80009f8 <__aeabi_dcmpgt>
 8006310:	2800      	cmp	r0, #0
 8006312:	f040 828e 	bne.w	8006832 <_dtoa_r+0x942>
 8006316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800631a:	462a      	mov	r2, r5
 800631c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006320:	f7fa fb4c 	bl	80009bc <__aeabi_dcmplt>
 8006324:	2800      	cmp	r0, #0
 8006326:	f040 8127 	bne.w	8006578 <_dtoa_r+0x688>
 800632a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800632e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006332:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006334:	2b00      	cmp	r3, #0
 8006336:	f2c0 8163 	blt.w	8006600 <_dtoa_r+0x710>
 800633a:	2f0e      	cmp	r7, #14
 800633c:	f300 8160 	bgt.w	8006600 <_dtoa_r+0x710>
 8006340:	4b33      	ldr	r3, [pc, #204]	@ (8006410 <_dtoa_r+0x520>)
 8006342:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006346:	e9d3 3400 	ldrd	r3, r4, [r3]
 800634a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800634e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006350:	2b00      	cmp	r3, #0
 8006352:	da03      	bge.n	800635c <_dtoa_r+0x46c>
 8006354:	9b07      	ldr	r3, [sp, #28]
 8006356:	2b00      	cmp	r3, #0
 8006358:	f340 8100 	ble.w	800655c <_dtoa_r+0x66c>
 800635c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006360:	4656      	mov	r6, sl
 8006362:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006366:	4620      	mov	r0, r4
 8006368:	4629      	mov	r1, r5
 800636a:	f7fa f9df 	bl	800072c <__aeabi_ddiv>
 800636e:	f7fa fb63 	bl	8000a38 <__aeabi_d2iz>
 8006372:	4680      	mov	r8, r0
 8006374:	f7fa f846 	bl	8000404 <__aeabi_i2d>
 8006378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800637c:	f7fa f8ac 	bl	80004d8 <__aeabi_dmul>
 8006380:	4602      	mov	r2, r0
 8006382:	460b      	mov	r3, r1
 8006384:	4620      	mov	r0, r4
 8006386:	4629      	mov	r1, r5
 8006388:	f7f9 feee 	bl	8000168 <__aeabi_dsub>
 800638c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006390:	9d07      	ldr	r5, [sp, #28]
 8006392:	f806 4b01 	strb.w	r4, [r6], #1
 8006396:	eba6 040a 	sub.w	r4, r6, sl
 800639a:	42a5      	cmp	r5, r4
 800639c:	4602      	mov	r2, r0
 800639e:	460b      	mov	r3, r1
 80063a0:	f040 8116 	bne.w	80065d0 <_dtoa_r+0x6e0>
 80063a4:	f7f9 fee2 	bl	800016c <__adddf3>
 80063a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063ac:	4604      	mov	r4, r0
 80063ae:	460d      	mov	r5, r1
 80063b0:	f7fa fb22 	bl	80009f8 <__aeabi_dcmpgt>
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f040 80f8 	bne.w	80065aa <_dtoa_r+0x6ba>
 80063ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063be:	4620      	mov	r0, r4
 80063c0:	4629      	mov	r1, r5
 80063c2:	f7fa faf1 	bl	80009a8 <__aeabi_dcmpeq>
 80063c6:	b118      	cbz	r0, 80063d0 <_dtoa_r+0x4e0>
 80063c8:	f018 0f01 	tst.w	r8, #1
 80063cc:	f040 80ed 	bne.w	80065aa <_dtoa_r+0x6ba>
 80063d0:	4649      	mov	r1, r9
 80063d2:	4658      	mov	r0, fp
 80063d4:	f000 fc92 	bl	8006cfc <_Bfree>
 80063d8:	2300      	movs	r3, #0
 80063da:	7033      	strb	r3, [r6, #0]
 80063dc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80063de:	3701      	adds	r7, #1
 80063e0:	601f      	str	r7, [r3, #0]
 80063e2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 8320 	beq.w	8006a2a <_dtoa_r+0xb3a>
 80063ea:	601e      	str	r6, [r3, #0]
 80063ec:	e31d      	b.n	8006a2a <_dtoa_r+0xb3a>
 80063ee:	07e2      	lsls	r2, r4, #31
 80063f0:	d505      	bpl.n	80063fe <_dtoa_r+0x50e>
 80063f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063f6:	f7fa f86f 	bl	80004d8 <__aeabi_dmul>
 80063fa:	2301      	movs	r3, #1
 80063fc:	3601      	adds	r6, #1
 80063fe:	1064      	asrs	r4, r4, #1
 8006400:	3508      	adds	r5, #8
 8006402:	e73f      	b.n	8006284 <_dtoa_r+0x394>
 8006404:	2602      	movs	r6, #2
 8006406:	e742      	b.n	800628e <_dtoa_r+0x39e>
 8006408:	9c07      	ldr	r4, [sp, #28]
 800640a:	9704      	str	r7, [sp, #16]
 800640c:	e761      	b.n	80062d2 <_dtoa_r+0x3e2>
 800640e:	bf00      	nop
 8006410:	08008040 	.word	0x08008040
 8006414:	08008018 	.word	0x08008018
 8006418:	3ff00000 	.word	0x3ff00000
 800641c:	40240000 	.word	0x40240000
 8006420:	401c0000 	.word	0x401c0000
 8006424:	40140000 	.word	0x40140000
 8006428:	4b70      	ldr	r3, [pc, #448]	@ (80065ec <_dtoa_r+0x6fc>)
 800642a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800642c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006430:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006434:	4454      	add	r4, sl
 8006436:	2900      	cmp	r1, #0
 8006438:	d045      	beq.n	80064c6 <_dtoa_r+0x5d6>
 800643a:	2000      	movs	r0, #0
 800643c:	496c      	ldr	r1, [pc, #432]	@ (80065f0 <_dtoa_r+0x700>)
 800643e:	f7fa f975 	bl	800072c <__aeabi_ddiv>
 8006442:	4633      	mov	r3, r6
 8006444:	462a      	mov	r2, r5
 8006446:	f7f9 fe8f 	bl	8000168 <__aeabi_dsub>
 800644a:	4656      	mov	r6, sl
 800644c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006450:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006454:	f7fa faf0 	bl	8000a38 <__aeabi_d2iz>
 8006458:	4605      	mov	r5, r0
 800645a:	f7f9 ffd3 	bl	8000404 <__aeabi_i2d>
 800645e:	4602      	mov	r2, r0
 8006460:	460b      	mov	r3, r1
 8006462:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006466:	f7f9 fe7f 	bl	8000168 <__aeabi_dsub>
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	3530      	adds	r5, #48	@ 0x30
 8006470:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006474:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006478:	f806 5b01 	strb.w	r5, [r6], #1
 800647c:	f7fa fa9e 	bl	80009bc <__aeabi_dcmplt>
 8006480:	2800      	cmp	r0, #0
 8006482:	d163      	bne.n	800654c <_dtoa_r+0x65c>
 8006484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006488:	2000      	movs	r0, #0
 800648a:	495a      	ldr	r1, [pc, #360]	@ (80065f4 <_dtoa_r+0x704>)
 800648c:	f7f9 fe6c 	bl	8000168 <__aeabi_dsub>
 8006490:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006494:	f7fa fa92 	bl	80009bc <__aeabi_dcmplt>
 8006498:	2800      	cmp	r0, #0
 800649a:	f040 8087 	bne.w	80065ac <_dtoa_r+0x6bc>
 800649e:	42a6      	cmp	r6, r4
 80064a0:	f43f af43 	beq.w	800632a <_dtoa_r+0x43a>
 80064a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80064a8:	2200      	movs	r2, #0
 80064aa:	4b53      	ldr	r3, [pc, #332]	@ (80065f8 <_dtoa_r+0x708>)
 80064ac:	f7fa f814 	bl	80004d8 <__aeabi_dmul>
 80064b0:	2200      	movs	r2, #0
 80064b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80064b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ba:	4b4f      	ldr	r3, [pc, #316]	@ (80065f8 <_dtoa_r+0x708>)
 80064bc:	f7fa f80c 	bl	80004d8 <__aeabi_dmul>
 80064c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064c4:	e7c4      	b.n	8006450 <_dtoa_r+0x560>
 80064c6:	4631      	mov	r1, r6
 80064c8:	4628      	mov	r0, r5
 80064ca:	f7fa f805 	bl	80004d8 <__aeabi_dmul>
 80064ce:	4656      	mov	r6, sl
 80064d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80064d4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80064d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064da:	f7fa faad 	bl	8000a38 <__aeabi_d2iz>
 80064de:	4605      	mov	r5, r0
 80064e0:	f7f9 ff90 	bl	8000404 <__aeabi_i2d>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ec:	f7f9 fe3c 	bl	8000168 <__aeabi_dsub>
 80064f0:	4602      	mov	r2, r0
 80064f2:	460b      	mov	r3, r1
 80064f4:	3530      	adds	r5, #48	@ 0x30
 80064f6:	f806 5b01 	strb.w	r5, [r6], #1
 80064fa:	42a6      	cmp	r6, r4
 80064fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006500:	f04f 0200 	mov.w	r2, #0
 8006504:	d124      	bne.n	8006550 <_dtoa_r+0x660>
 8006506:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800650a:	4b39      	ldr	r3, [pc, #228]	@ (80065f0 <_dtoa_r+0x700>)
 800650c:	f7f9 fe2e 	bl	800016c <__adddf3>
 8006510:	4602      	mov	r2, r0
 8006512:	460b      	mov	r3, r1
 8006514:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006518:	f7fa fa6e 	bl	80009f8 <__aeabi_dcmpgt>
 800651c:	2800      	cmp	r0, #0
 800651e:	d145      	bne.n	80065ac <_dtoa_r+0x6bc>
 8006520:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006524:	2000      	movs	r0, #0
 8006526:	4932      	ldr	r1, [pc, #200]	@ (80065f0 <_dtoa_r+0x700>)
 8006528:	f7f9 fe1e 	bl	8000168 <__aeabi_dsub>
 800652c:	4602      	mov	r2, r0
 800652e:	460b      	mov	r3, r1
 8006530:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006534:	f7fa fa42 	bl	80009bc <__aeabi_dcmplt>
 8006538:	2800      	cmp	r0, #0
 800653a:	f43f aef6 	beq.w	800632a <_dtoa_r+0x43a>
 800653e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006540:	1e73      	subs	r3, r6, #1
 8006542:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006544:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006548:	2b30      	cmp	r3, #48	@ 0x30
 800654a:	d0f8      	beq.n	800653e <_dtoa_r+0x64e>
 800654c:	9f04      	ldr	r7, [sp, #16]
 800654e:	e73f      	b.n	80063d0 <_dtoa_r+0x4e0>
 8006550:	4b29      	ldr	r3, [pc, #164]	@ (80065f8 <_dtoa_r+0x708>)
 8006552:	f7f9 ffc1 	bl	80004d8 <__aeabi_dmul>
 8006556:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800655a:	e7bc      	b.n	80064d6 <_dtoa_r+0x5e6>
 800655c:	d10c      	bne.n	8006578 <_dtoa_r+0x688>
 800655e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006562:	2200      	movs	r2, #0
 8006564:	4b25      	ldr	r3, [pc, #148]	@ (80065fc <_dtoa_r+0x70c>)
 8006566:	f7f9 ffb7 	bl	80004d8 <__aeabi_dmul>
 800656a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800656e:	f7fa fa39 	bl	80009e4 <__aeabi_dcmpge>
 8006572:	2800      	cmp	r0, #0
 8006574:	f000 815b 	beq.w	800682e <_dtoa_r+0x93e>
 8006578:	2400      	movs	r4, #0
 800657a:	4625      	mov	r5, r4
 800657c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800657e:	4656      	mov	r6, sl
 8006580:	43db      	mvns	r3, r3
 8006582:	9304      	str	r3, [sp, #16]
 8006584:	2700      	movs	r7, #0
 8006586:	4621      	mov	r1, r4
 8006588:	4658      	mov	r0, fp
 800658a:	f000 fbb7 	bl	8006cfc <_Bfree>
 800658e:	2d00      	cmp	r5, #0
 8006590:	d0dc      	beq.n	800654c <_dtoa_r+0x65c>
 8006592:	b12f      	cbz	r7, 80065a0 <_dtoa_r+0x6b0>
 8006594:	42af      	cmp	r7, r5
 8006596:	d003      	beq.n	80065a0 <_dtoa_r+0x6b0>
 8006598:	4639      	mov	r1, r7
 800659a:	4658      	mov	r0, fp
 800659c:	f000 fbae 	bl	8006cfc <_Bfree>
 80065a0:	4629      	mov	r1, r5
 80065a2:	4658      	mov	r0, fp
 80065a4:	f000 fbaa 	bl	8006cfc <_Bfree>
 80065a8:	e7d0      	b.n	800654c <_dtoa_r+0x65c>
 80065aa:	9704      	str	r7, [sp, #16]
 80065ac:	4633      	mov	r3, r6
 80065ae:	461e      	mov	r6, r3
 80065b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065b4:	2a39      	cmp	r2, #57	@ 0x39
 80065b6:	d107      	bne.n	80065c8 <_dtoa_r+0x6d8>
 80065b8:	459a      	cmp	sl, r3
 80065ba:	d1f8      	bne.n	80065ae <_dtoa_r+0x6be>
 80065bc:	9a04      	ldr	r2, [sp, #16]
 80065be:	3201      	adds	r2, #1
 80065c0:	9204      	str	r2, [sp, #16]
 80065c2:	2230      	movs	r2, #48	@ 0x30
 80065c4:	f88a 2000 	strb.w	r2, [sl]
 80065c8:	781a      	ldrb	r2, [r3, #0]
 80065ca:	3201      	adds	r2, #1
 80065cc:	701a      	strb	r2, [r3, #0]
 80065ce:	e7bd      	b.n	800654c <_dtoa_r+0x65c>
 80065d0:	2200      	movs	r2, #0
 80065d2:	4b09      	ldr	r3, [pc, #36]	@ (80065f8 <_dtoa_r+0x708>)
 80065d4:	f7f9 ff80 	bl	80004d8 <__aeabi_dmul>
 80065d8:	2200      	movs	r2, #0
 80065da:	2300      	movs	r3, #0
 80065dc:	4604      	mov	r4, r0
 80065de:	460d      	mov	r5, r1
 80065e0:	f7fa f9e2 	bl	80009a8 <__aeabi_dcmpeq>
 80065e4:	2800      	cmp	r0, #0
 80065e6:	f43f aebc 	beq.w	8006362 <_dtoa_r+0x472>
 80065ea:	e6f1      	b.n	80063d0 <_dtoa_r+0x4e0>
 80065ec:	08008040 	.word	0x08008040
 80065f0:	3fe00000 	.word	0x3fe00000
 80065f4:	3ff00000 	.word	0x3ff00000
 80065f8:	40240000 	.word	0x40240000
 80065fc:	40140000 	.word	0x40140000
 8006600:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006602:	2a00      	cmp	r2, #0
 8006604:	f000 80db 	beq.w	80067be <_dtoa_r+0x8ce>
 8006608:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800660a:	2a01      	cmp	r2, #1
 800660c:	f300 80bf 	bgt.w	800678e <_dtoa_r+0x89e>
 8006610:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006612:	2a00      	cmp	r2, #0
 8006614:	f000 80b7 	beq.w	8006786 <_dtoa_r+0x896>
 8006618:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800661c:	4646      	mov	r6, r8
 800661e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006620:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006622:	2101      	movs	r1, #1
 8006624:	441a      	add	r2, r3
 8006626:	4658      	mov	r0, fp
 8006628:	4498      	add	r8, r3
 800662a:	9209      	str	r2, [sp, #36]	@ 0x24
 800662c:	f000 fc1a 	bl	8006e64 <__i2b>
 8006630:	4605      	mov	r5, r0
 8006632:	b15e      	cbz	r6, 800664c <_dtoa_r+0x75c>
 8006634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006636:	2b00      	cmp	r3, #0
 8006638:	dd08      	ble.n	800664c <_dtoa_r+0x75c>
 800663a:	42b3      	cmp	r3, r6
 800663c:	bfa8      	it	ge
 800663e:	4633      	movge	r3, r6
 8006640:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006642:	eba8 0803 	sub.w	r8, r8, r3
 8006646:	1af6      	subs	r6, r6, r3
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	9309      	str	r3, [sp, #36]	@ 0x24
 800664c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800664e:	b1f3      	cbz	r3, 800668e <_dtoa_r+0x79e>
 8006650:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006652:	2b00      	cmp	r3, #0
 8006654:	f000 80b7 	beq.w	80067c6 <_dtoa_r+0x8d6>
 8006658:	b18c      	cbz	r4, 800667e <_dtoa_r+0x78e>
 800665a:	4629      	mov	r1, r5
 800665c:	4622      	mov	r2, r4
 800665e:	4658      	mov	r0, fp
 8006660:	f000 fcbe 	bl	8006fe0 <__pow5mult>
 8006664:	464a      	mov	r2, r9
 8006666:	4601      	mov	r1, r0
 8006668:	4605      	mov	r5, r0
 800666a:	4658      	mov	r0, fp
 800666c:	f000 fc10 	bl	8006e90 <__multiply>
 8006670:	4649      	mov	r1, r9
 8006672:	9004      	str	r0, [sp, #16]
 8006674:	4658      	mov	r0, fp
 8006676:	f000 fb41 	bl	8006cfc <_Bfree>
 800667a:	9b04      	ldr	r3, [sp, #16]
 800667c:	4699      	mov	r9, r3
 800667e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006680:	1b1a      	subs	r2, r3, r4
 8006682:	d004      	beq.n	800668e <_dtoa_r+0x79e>
 8006684:	4649      	mov	r1, r9
 8006686:	4658      	mov	r0, fp
 8006688:	f000 fcaa 	bl	8006fe0 <__pow5mult>
 800668c:	4681      	mov	r9, r0
 800668e:	2101      	movs	r1, #1
 8006690:	4658      	mov	r0, fp
 8006692:	f000 fbe7 	bl	8006e64 <__i2b>
 8006696:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006698:	4604      	mov	r4, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 81c9 	beq.w	8006a32 <_dtoa_r+0xb42>
 80066a0:	461a      	mov	r2, r3
 80066a2:	4601      	mov	r1, r0
 80066a4:	4658      	mov	r0, fp
 80066a6:	f000 fc9b 	bl	8006fe0 <__pow5mult>
 80066aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066ac:	4604      	mov	r4, r0
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	f300 808f 	bgt.w	80067d2 <_dtoa_r+0x8e2>
 80066b4:	9b02      	ldr	r3, [sp, #8]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f040 8087 	bne.w	80067ca <_dtoa_r+0x8da>
 80066bc:	9b03      	ldr	r3, [sp, #12]
 80066be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f040 8083 	bne.w	80067ce <_dtoa_r+0x8de>
 80066c8:	9b03      	ldr	r3, [sp, #12]
 80066ca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066ce:	0d1b      	lsrs	r3, r3, #20
 80066d0:	051b      	lsls	r3, r3, #20
 80066d2:	b12b      	cbz	r3, 80066e0 <_dtoa_r+0x7f0>
 80066d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066d6:	f108 0801 	add.w	r8, r8, #1
 80066da:	3301      	adds	r3, #1
 80066dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80066de:	2301      	movs	r3, #1
 80066e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80066e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 81aa 	beq.w	8006a3e <_dtoa_r+0xb4e>
 80066ea:	6923      	ldr	r3, [r4, #16]
 80066ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066f0:	6918      	ldr	r0, [r3, #16]
 80066f2:	f000 fb6b 	bl	8006dcc <__hi0bits>
 80066f6:	f1c0 0020 	rsb	r0, r0, #32
 80066fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066fc:	4418      	add	r0, r3
 80066fe:	f010 001f 	ands.w	r0, r0, #31
 8006702:	d071      	beq.n	80067e8 <_dtoa_r+0x8f8>
 8006704:	f1c0 0320 	rsb	r3, r0, #32
 8006708:	2b04      	cmp	r3, #4
 800670a:	dd65      	ble.n	80067d8 <_dtoa_r+0x8e8>
 800670c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800670e:	f1c0 001c 	rsb	r0, r0, #28
 8006712:	4403      	add	r3, r0
 8006714:	4480      	add	r8, r0
 8006716:	4406      	add	r6, r0
 8006718:	9309      	str	r3, [sp, #36]	@ 0x24
 800671a:	f1b8 0f00 	cmp.w	r8, #0
 800671e:	dd05      	ble.n	800672c <_dtoa_r+0x83c>
 8006720:	4649      	mov	r1, r9
 8006722:	4642      	mov	r2, r8
 8006724:	4658      	mov	r0, fp
 8006726:	f000 fcb5 	bl	8007094 <__lshift>
 800672a:	4681      	mov	r9, r0
 800672c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800672e:	2b00      	cmp	r3, #0
 8006730:	dd05      	ble.n	800673e <_dtoa_r+0x84e>
 8006732:	4621      	mov	r1, r4
 8006734:	461a      	mov	r2, r3
 8006736:	4658      	mov	r0, fp
 8006738:	f000 fcac 	bl	8007094 <__lshift>
 800673c:	4604      	mov	r4, r0
 800673e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006740:	2b00      	cmp	r3, #0
 8006742:	d053      	beq.n	80067ec <_dtoa_r+0x8fc>
 8006744:	4621      	mov	r1, r4
 8006746:	4648      	mov	r0, r9
 8006748:	f000 fd10 	bl	800716c <__mcmp>
 800674c:	2800      	cmp	r0, #0
 800674e:	da4d      	bge.n	80067ec <_dtoa_r+0x8fc>
 8006750:	1e7b      	subs	r3, r7, #1
 8006752:	4649      	mov	r1, r9
 8006754:	9304      	str	r3, [sp, #16]
 8006756:	220a      	movs	r2, #10
 8006758:	2300      	movs	r3, #0
 800675a:	4658      	mov	r0, fp
 800675c:	f000 faf0 	bl	8006d40 <__multadd>
 8006760:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006762:	4681      	mov	r9, r0
 8006764:	2b00      	cmp	r3, #0
 8006766:	f000 816c 	beq.w	8006a42 <_dtoa_r+0xb52>
 800676a:	2300      	movs	r3, #0
 800676c:	4629      	mov	r1, r5
 800676e:	220a      	movs	r2, #10
 8006770:	4658      	mov	r0, fp
 8006772:	f000 fae5 	bl	8006d40 <__multadd>
 8006776:	9b08      	ldr	r3, [sp, #32]
 8006778:	4605      	mov	r5, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	dc61      	bgt.n	8006842 <_dtoa_r+0x952>
 800677e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006780:	2b02      	cmp	r3, #2
 8006782:	dc3b      	bgt.n	80067fc <_dtoa_r+0x90c>
 8006784:	e05d      	b.n	8006842 <_dtoa_r+0x952>
 8006786:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006788:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800678c:	e746      	b.n	800661c <_dtoa_r+0x72c>
 800678e:	9b07      	ldr	r3, [sp, #28]
 8006790:	1e5c      	subs	r4, r3, #1
 8006792:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006794:	42a3      	cmp	r3, r4
 8006796:	bfbf      	itttt	lt
 8006798:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800679a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800679c:	1ae3      	sublt	r3, r4, r3
 800679e:	18d2      	addlt	r2, r2, r3
 80067a0:	bfa8      	it	ge
 80067a2:	1b1c      	subge	r4, r3, r4
 80067a4:	9b07      	ldr	r3, [sp, #28]
 80067a6:	bfbe      	ittt	lt
 80067a8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80067aa:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80067ac:	2400      	movlt	r4, #0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	bfb5      	itete	lt
 80067b2:	eba8 0603 	sublt.w	r6, r8, r3
 80067b6:	4646      	movge	r6, r8
 80067b8:	2300      	movlt	r3, #0
 80067ba:	9b07      	ldrge	r3, [sp, #28]
 80067bc:	e730      	b.n	8006620 <_dtoa_r+0x730>
 80067be:	4646      	mov	r6, r8
 80067c0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80067c2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80067c4:	e735      	b.n	8006632 <_dtoa_r+0x742>
 80067c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067c8:	e75c      	b.n	8006684 <_dtoa_r+0x794>
 80067ca:	2300      	movs	r3, #0
 80067cc:	e788      	b.n	80066e0 <_dtoa_r+0x7f0>
 80067ce:	9b02      	ldr	r3, [sp, #8]
 80067d0:	e786      	b.n	80066e0 <_dtoa_r+0x7f0>
 80067d2:	2300      	movs	r3, #0
 80067d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80067d6:	e788      	b.n	80066ea <_dtoa_r+0x7fa>
 80067d8:	d09f      	beq.n	800671a <_dtoa_r+0x82a>
 80067da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067dc:	331c      	adds	r3, #28
 80067de:	441a      	add	r2, r3
 80067e0:	4498      	add	r8, r3
 80067e2:	441e      	add	r6, r3
 80067e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80067e6:	e798      	b.n	800671a <_dtoa_r+0x82a>
 80067e8:	4603      	mov	r3, r0
 80067ea:	e7f6      	b.n	80067da <_dtoa_r+0x8ea>
 80067ec:	9b07      	ldr	r3, [sp, #28]
 80067ee:	9704      	str	r7, [sp, #16]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	dc20      	bgt.n	8006836 <_dtoa_r+0x946>
 80067f4:	9308      	str	r3, [sp, #32]
 80067f6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	dd1e      	ble.n	800683a <_dtoa_r+0x94a>
 80067fc:	9b08      	ldr	r3, [sp, #32]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f47f aebc 	bne.w	800657c <_dtoa_r+0x68c>
 8006804:	4621      	mov	r1, r4
 8006806:	2205      	movs	r2, #5
 8006808:	4658      	mov	r0, fp
 800680a:	f000 fa99 	bl	8006d40 <__multadd>
 800680e:	4601      	mov	r1, r0
 8006810:	4604      	mov	r4, r0
 8006812:	4648      	mov	r0, r9
 8006814:	f000 fcaa 	bl	800716c <__mcmp>
 8006818:	2800      	cmp	r0, #0
 800681a:	f77f aeaf 	ble.w	800657c <_dtoa_r+0x68c>
 800681e:	2331      	movs	r3, #49	@ 0x31
 8006820:	4656      	mov	r6, sl
 8006822:	f806 3b01 	strb.w	r3, [r6], #1
 8006826:	9b04      	ldr	r3, [sp, #16]
 8006828:	3301      	adds	r3, #1
 800682a:	9304      	str	r3, [sp, #16]
 800682c:	e6aa      	b.n	8006584 <_dtoa_r+0x694>
 800682e:	9c07      	ldr	r4, [sp, #28]
 8006830:	9704      	str	r7, [sp, #16]
 8006832:	4625      	mov	r5, r4
 8006834:	e7f3      	b.n	800681e <_dtoa_r+0x92e>
 8006836:	9b07      	ldr	r3, [sp, #28]
 8006838:	9308      	str	r3, [sp, #32]
 800683a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 8104 	beq.w	8006a4a <_dtoa_r+0xb5a>
 8006842:	2e00      	cmp	r6, #0
 8006844:	dd05      	ble.n	8006852 <_dtoa_r+0x962>
 8006846:	4629      	mov	r1, r5
 8006848:	4632      	mov	r2, r6
 800684a:	4658      	mov	r0, fp
 800684c:	f000 fc22 	bl	8007094 <__lshift>
 8006850:	4605      	mov	r5, r0
 8006852:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006854:	2b00      	cmp	r3, #0
 8006856:	d05a      	beq.n	800690e <_dtoa_r+0xa1e>
 8006858:	4658      	mov	r0, fp
 800685a:	6869      	ldr	r1, [r5, #4]
 800685c:	f000 fa0e 	bl	8006c7c <_Balloc>
 8006860:	4606      	mov	r6, r0
 8006862:	b928      	cbnz	r0, 8006870 <_dtoa_r+0x980>
 8006864:	4602      	mov	r2, r0
 8006866:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800686a:	4b83      	ldr	r3, [pc, #524]	@ (8006a78 <_dtoa_r+0xb88>)
 800686c:	f7ff bb54 	b.w	8005f18 <_dtoa_r+0x28>
 8006870:	692a      	ldr	r2, [r5, #16]
 8006872:	f105 010c 	add.w	r1, r5, #12
 8006876:	3202      	adds	r2, #2
 8006878:	0092      	lsls	r2, r2, #2
 800687a:	300c      	adds	r0, #12
 800687c:	f000 ffa8 	bl	80077d0 <memcpy>
 8006880:	2201      	movs	r2, #1
 8006882:	4631      	mov	r1, r6
 8006884:	4658      	mov	r0, fp
 8006886:	f000 fc05 	bl	8007094 <__lshift>
 800688a:	462f      	mov	r7, r5
 800688c:	4605      	mov	r5, r0
 800688e:	f10a 0301 	add.w	r3, sl, #1
 8006892:	9307      	str	r3, [sp, #28]
 8006894:	9b08      	ldr	r3, [sp, #32]
 8006896:	4453      	add	r3, sl
 8006898:	930b      	str	r3, [sp, #44]	@ 0x2c
 800689a:	9b02      	ldr	r3, [sp, #8]
 800689c:	f003 0301 	and.w	r3, r3, #1
 80068a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80068a2:	9b07      	ldr	r3, [sp, #28]
 80068a4:	4621      	mov	r1, r4
 80068a6:	3b01      	subs	r3, #1
 80068a8:	4648      	mov	r0, r9
 80068aa:	9302      	str	r3, [sp, #8]
 80068ac:	f7ff fa97 	bl	8005dde <quorem>
 80068b0:	4639      	mov	r1, r7
 80068b2:	9008      	str	r0, [sp, #32]
 80068b4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80068b8:	4648      	mov	r0, r9
 80068ba:	f000 fc57 	bl	800716c <__mcmp>
 80068be:	462a      	mov	r2, r5
 80068c0:	9009      	str	r0, [sp, #36]	@ 0x24
 80068c2:	4621      	mov	r1, r4
 80068c4:	4658      	mov	r0, fp
 80068c6:	f000 fc6d 	bl	80071a4 <__mdiff>
 80068ca:	68c2      	ldr	r2, [r0, #12]
 80068cc:	4606      	mov	r6, r0
 80068ce:	bb02      	cbnz	r2, 8006912 <_dtoa_r+0xa22>
 80068d0:	4601      	mov	r1, r0
 80068d2:	4648      	mov	r0, r9
 80068d4:	f000 fc4a 	bl	800716c <__mcmp>
 80068d8:	4602      	mov	r2, r0
 80068da:	4631      	mov	r1, r6
 80068dc:	4658      	mov	r0, fp
 80068de:	920c      	str	r2, [sp, #48]	@ 0x30
 80068e0:	f000 fa0c 	bl	8006cfc <_Bfree>
 80068e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80068e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80068e8:	9e07      	ldr	r6, [sp, #28]
 80068ea:	ea43 0102 	orr.w	r1, r3, r2
 80068ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068f0:	4319      	orrs	r1, r3
 80068f2:	d110      	bne.n	8006916 <_dtoa_r+0xa26>
 80068f4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80068f8:	d029      	beq.n	800694e <_dtoa_r+0xa5e>
 80068fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	dd02      	ble.n	8006906 <_dtoa_r+0xa16>
 8006900:	9b08      	ldr	r3, [sp, #32]
 8006902:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006906:	9b02      	ldr	r3, [sp, #8]
 8006908:	f883 8000 	strb.w	r8, [r3]
 800690c:	e63b      	b.n	8006586 <_dtoa_r+0x696>
 800690e:	4628      	mov	r0, r5
 8006910:	e7bb      	b.n	800688a <_dtoa_r+0x99a>
 8006912:	2201      	movs	r2, #1
 8006914:	e7e1      	b.n	80068da <_dtoa_r+0x9ea>
 8006916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006918:	2b00      	cmp	r3, #0
 800691a:	db04      	blt.n	8006926 <_dtoa_r+0xa36>
 800691c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800691e:	430b      	orrs	r3, r1
 8006920:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006922:	430b      	orrs	r3, r1
 8006924:	d120      	bne.n	8006968 <_dtoa_r+0xa78>
 8006926:	2a00      	cmp	r2, #0
 8006928:	dded      	ble.n	8006906 <_dtoa_r+0xa16>
 800692a:	4649      	mov	r1, r9
 800692c:	2201      	movs	r2, #1
 800692e:	4658      	mov	r0, fp
 8006930:	f000 fbb0 	bl	8007094 <__lshift>
 8006934:	4621      	mov	r1, r4
 8006936:	4681      	mov	r9, r0
 8006938:	f000 fc18 	bl	800716c <__mcmp>
 800693c:	2800      	cmp	r0, #0
 800693e:	dc03      	bgt.n	8006948 <_dtoa_r+0xa58>
 8006940:	d1e1      	bne.n	8006906 <_dtoa_r+0xa16>
 8006942:	f018 0f01 	tst.w	r8, #1
 8006946:	d0de      	beq.n	8006906 <_dtoa_r+0xa16>
 8006948:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800694c:	d1d8      	bne.n	8006900 <_dtoa_r+0xa10>
 800694e:	2339      	movs	r3, #57	@ 0x39
 8006950:	9a02      	ldr	r2, [sp, #8]
 8006952:	7013      	strb	r3, [r2, #0]
 8006954:	4633      	mov	r3, r6
 8006956:	461e      	mov	r6, r3
 8006958:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800695c:	3b01      	subs	r3, #1
 800695e:	2a39      	cmp	r2, #57	@ 0x39
 8006960:	d052      	beq.n	8006a08 <_dtoa_r+0xb18>
 8006962:	3201      	adds	r2, #1
 8006964:	701a      	strb	r2, [r3, #0]
 8006966:	e60e      	b.n	8006586 <_dtoa_r+0x696>
 8006968:	2a00      	cmp	r2, #0
 800696a:	dd07      	ble.n	800697c <_dtoa_r+0xa8c>
 800696c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006970:	d0ed      	beq.n	800694e <_dtoa_r+0xa5e>
 8006972:	9a02      	ldr	r2, [sp, #8]
 8006974:	f108 0301 	add.w	r3, r8, #1
 8006978:	7013      	strb	r3, [r2, #0]
 800697a:	e604      	b.n	8006586 <_dtoa_r+0x696>
 800697c:	9b07      	ldr	r3, [sp, #28]
 800697e:	9a07      	ldr	r2, [sp, #28]
 8006980:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006984:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006986:	4293      	cmp	r3, r2
 8006988:	d028      	beq.n	80069dc <_dtoa_r+0xaec>
 800698a:	4649      	mov	r1, r9
 800698c:	2300      	movs	r3, #0
 800698e:	220a      	movs	r2, #10
 8006990:	4658      	mov	r0, fp
 8006992:	f000 f9d5 	bl	8006d40 <__multadd>
 8006996:	42af      	cmp	r7, r5
 8006998:	4681      	mov	r9, r0
 800699a:	f04f 0300 	mov.w	r3, #0
 800699e:	f04f 020a 	mov.w	r2, #10
 80069a2:	4639      	mov	r1, r7
 80069a4:	4658      	mov	r0, fp
 80069a6:	d107      	bne.n	80069b8 <_dtoa_r+0xac8>
 80069a8:	f000 f9ca 	bl	8006d40 <__multadd>
 80069ac:	4607      	mov	r7, r0
 80069ae:	4605      	mov	r5, r0
 80069b0:	9b07      	ldr	r3, [sp, #28]
 80069b2:	3301      	adds	r3, #1
 80069b4:	9307      	str	r3, [sp, #28]
 80069b6:	e774      	b.n	80068a2 <_dtoa_r+0x9b2>
 80069b8:	f000 f9c2 	bl	8006d40 <__multadd>
 80069bc:	4629      	mov	r1, r5
 80069be:	4607      	mov	r7, r0
 80069c0:	2300      	movs	r3, #0
 80069c2:	220a      	movs	r2, #10
 80069c4:	4658      	mov	r0, fp
 80069c6:	f000 f9bb 	bl	8006d40 <__multadd>
 80069ca:	4605      	mov	r5, r0
 80069cc:	e7f0      	b.n	80069b0 <_dtoa_r+0xac0>
 80069ce:	9b08      	ldr	r3, [sp, #32]
 80069d0:	2700      	movs	r7, #0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	bfcc      	ite	gt
 80069d6:	461e      	movgt	r6, r3
 80069d8:	2601      	movle	r6, #1
 80069da:	4456      	add	r6, sl
 80069dc:	4649      	mov	r1, r9
 80069de:	2201      	movs	r2, #1
 80069e0:	4658      	mov	r0, fp
 80069e2:	f000 fb57 	bl	8007094 <__lshift>
 80069e6:	4621      	mov	r1, r4
 80069e8:	4681      	mov	r9, r0
 80069ea:	f000 fbbf 	bl	800716c <__mcmp>
 80069ee:	2800      	cmp	r0, #0
 80069f0:	dcb0      	bgt.n	8006954 <_dtoa_r+0xa64>
 80069f2:	d102      	bne.n	80069fa <_dtoa_r+0xb0a>
 80069f4:	f018 0f01 	tst.w	r8, #1
 80069f8:	d1ac      	bne.n	8006954 <_dtoa_r+0xa64>
 80069fa:	4633      	mov	r3, r6
 80069fc:	461e      	mov	r6, r3
 80069fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a02:	2a30      	cmp	r2, #48	@ 0x30
 8006a04:	d0fa      	beq.n	80069fc <_dtoa_r+0xb0c>
 8006a06:	e5be      	b.n	8006586 <_dtoa_r+0x696>
 8006a08:	459a      	cmp	sl, r3
 8006a0a:	d1a4      	bne.n	8006956 <_dtoa_r+0xa66>
 8006a0c:	9b04      	ldr	r3, [sp, #16]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	9304      	str	r3, [sp, #16]
 8006a12:	2331      	movs	r3, #49	@ 0x31
 8006a14:	f88a 3000 	strb.w	r3, [sl]
 8006a18:	e5b5      	b.n	8006586 <_dtoa_r+0x696>
 8006a1a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a1c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006a7c <_dtoa_r+0xb8c>
 8006a20:	b11b      	cbz	r3, 8006a2a <_dtoa_r+0xb3a>
 8006a22:	f10a 0308 	add.w	r3, sl, #8
 8006a26:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a28:	6013      	str	r3, [r2, #0]
 8006a2a:	4650      	mov	r0, sl
 8006a2c:	b017      	add	sp, #92	@ 0x5c
 8006a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a32:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	f77f ae3d 	ble.w	80066b4 <_dtoa_r+0x7c4>
 8006a3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a3e:	2001      	movs	r0, #1
 8006a40:	e65b      	b.n	80066fa <_dtoa_r+0x80a>
 8006a42:	9b08      	ldr	r3, [sp, #32]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f77f aed6 	ble.w	80067f6 <_dtoa_r+0x906>
 8006a4a:	4656      	mov	r6, sl
 8006a4c:	4621      	mov	r1, r4
 8006a4e:	4648      	mov	r0, r9
 8006a50:	f7ff f9c5 	bl	8005dde <quorem>
 8006a54:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006a58:	9b08      	ldr	r3, [sp, #32]
 8006a5a:	f806 8b01 	strb.w	r8, [r6], #1
 8006a5e:	eba6 020a 	sub.w	r2, r6, sl
 8006a62:	4293      	cmp	r3, r2
 8006a64:	ddb3      	ble.n	80069ce <_dtoa_r+0xade>
 8006a66:	4649      	mov	r1, r9
 8006a68:	2300      	movs	r3, #0
 8006a6a:	220a      	movs	r2, #10
 8006a6c:	4658      	mov	r0, fp
 8006a6e:	f000 f967 	bl	8006d40 <__multadd>
 8006a72:	4681      	mov	r9, r0
 8006a74:	e7ea      	b.n	8006a4c <_dtoa_r+0xb5c>
 8006a76:	bf00      	nop
 8006a78:	08007f9e 	.word	0x08007f9e
 8006a7c:	08007f22 	.word	0x08007f22

08006a80 <_free_r>:
 8006a80:	b538      	push	{r3, r4, r5, lr}
 8006a82:	4605      	mov	r5, r0
 8006a84:	2900      	cmp	r1, #0
 8006a86:	d040      	beq.n	8006b0a <_free_r+0x8a>
 8006a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a8c:	1f0c      	subs	r4, r1, #4
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	bfb8      	it	lt
 8006a92:	18e4      	addlt	r4, r4, r3
 8006a94:	f000 f8e6 	bl	8006c64 <__malloc_lock>
 8006a98:	4a1c      	ldr	r2, [pc, #112]	@ (8006b0c <_free_r+0x8c>)
 8006a9a:	6813      	ldr	r3, [r2, #0]
 8006a9c:	b933      	cbnz	r3, 8006aac <_free_r+0x2c>
 8006a9e:	6063      	str	r3, [r4, #4]
 8006aa0:	6014      	str	r4, [r2, #0]
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006aa8:	f000 b8e2 	b.w	8006c70 <__malloc_unlock>
 8006aac:	42a3      	cmp	r3, r4
 8006aae:	d908      	bls.n	8006ac2 <_free_r+0x42>
 8006ab0:	6820      	ldr	r0, [r4, #0]
 8006ab2:	1821      	adds	r1, r4, r0
 8006ab4:	428b      	cmp	r3, r1
 8006ab6:	bf01      	itttt	eq
 8006ab8:	6819      	ldreq	r1, [r3, #0]
 8006aba:	685b      	ldreq	r3, [r3, #4]
 8006abc:	1809      	addeq	r1, r1, r0
 8006abe:	6021      	streq	r1, [r4, #0]
 8006ac0:	e7ed      	b.n	8006a9e <_free_r+0x1e>
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	b10b      	cbz	r3, 8006acc <_free_r+0x4c>
 8006ac8:	42a3      	cmp	r3, r4
 8006aca:	d9fa      	bls.n	8006ac2 <_free_r+0x42>
 8006acc:	6811      	ldr	r1, [r2, #0]
 8006ace:	1850      	adds	r0, r2, r1
 8006ad0:	42a0      	cmp	r0, r4
 8006ad2:	d10b      	bne.n	8006aec <_free_r+0x6c>
 8006ad4:	6820      	ldr	r0, [r4, #0]
 8006ad6:	4401      	add	r1, r0
 8006ad8:	1850      	adds	r0, r2, r1
 8006ada:	4283      	cmp	r3, r0
 8006adc:	6011      	str	r1, [r2, #0]
 8006ade:	d1e0      	bne.n	8006aa2 <_free_r+0x22>
 8006ae0:	6818      	ldr	r0, [r3, #0]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	4408      	add	r0, r1
 8006ae6:	6010      	str	r0, [r2, #0]
 8006ae8:	6053      	str	r3, [r2, #4]
 8006aea:	e7da      	b.n	8006aa2 <_free_r+0x22>
 8006aec:	d902      	bls.n	8006af4 <_free_r+0x74>
 8006aee:	230c      	movs	r3, #12
 8006af0:	602b      	str	r3, [r5, #0]
 8006af2:	e7d6      	b.n	8006aa2 <_free_r+0x22>
 8006af4:	6820      	ldr	r0, [r4, #0]
 8006af6:	1821      	adds	r1, r4, r0
 8006af8:	428b      	cmp	r3, r1
 8006afa:	bf01      	itttt	eq
 8006afc:	6819      	ldreq	r1, [r3, #0]
 8006afe:	685b      	ldreq	r3, [r3, #4]
 8006b00:	1809      	addeq	r1, r1, r0
 8006b02:	6021      	streq	r1, [r4, #0]
 8006b04:	6063      	str	r3, [r4, #4]
 8006b06:	6054      	str	r4, [r2, #4]
 8006b08:	e7cb      	b.n	8006aa2 <_free_r+0x22>
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	20000538 	.word	0x20000538

08006b10 <malloc>:
 8006b10:	4b02      	ldr	r3, [pc, #8]	@ (8006b1c <malloc+0xc>)
 8006b12:	4601      	mov	r1, r0
 8006b14:	6818      	ldr	r0, [r3, #0]
 8006b16:	f000 b825 	b.w	8006b64 <_malloc_r>
 8006b1a:	bf00      	nop
 8006b1c:	20000020 	.word	0x20000020

08006b20 <sbrk_aligned>:
 8006b20:	b570      	push	{r4, r5, r6, lr}
 8006b22:	4e0f      	ldr	r6, [pc, #60]	@ (8006b60 <sbrk_aligned+0x40>)
 8006b24:	460c      	mov	r4, r1
 8006b26:	6831      	ldr	r1, [r6, #0]
 8006b28:	4605      	mov	r5, r0
 8006b2a:	b911      	cbnz	r1, 8006b32 <sbrk_aligned+0x12>
 8006b2c:	f000 fe40 	bl	80077b0 <_sbrk_r>
 8006b30:	6030      	str	r0, [r6, #0]
 8006b32:	4621      	mov	r1, r4
 8006b34:	4628      	mov	r0, r5
 8006b36:	f000 fe3b 	bl	80077b0 <_sbrk_r>
 8006b3a:	1c43      	adds	r3, r0, #1
 8006b3c:	d103      	bne.n	8006b46 <sbrk_aligned+0x26>
 8006b3e:	f04f 34ff 	mov.w	r4, #4294967295
 8006b42:	4620      	mov	r0, r4
 8006b44:	bd70      	pop	{r4, r5, r6, pc}
 8006b46:	1cc4      	adds	r4, r0, #3
 8006b48:	f024 0403 	bic.w	r4, r4, #3
 8006b4c:	42a0      	cmp	r0, r4
 8006b4e:	d0f8      	beq.n	8006b42 <sbrk_aligned+0x22>
 8006b50:	1a21      	subs	r1, r4, r0
 8006b52:	4628      	mov	r0, r5
 8006b54:	f000 fe2c 	bl	80077b0 <_sbrk_r>
 8006b58:	3001      	adds	r0, #1
 8006b5a:	d1f2      	bne.n	8006b42 <sbrk_aligned+0x22>
 8006b5c:	e7ef      	b.n	8006b3e <sbrk_aligned+0x1e>
 8006b5e:	bf00      	nop
 8006b60:	20000534 	.word	0x20000534

08006b64 <_malloc_r>:
 8006b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b68:	1ccd      	adds	r5, r1, #3
 8006b6a:	f025 0503 	bic.w	r5, r5, #3
 8006b6e:	3508      	adds	r5, #8
 8006b70:	2d0c      	cmp	r5, #12
 8006b72:	bf38      	it	cc
 8006b74:	250c      	movcc	r5, #12
 8006b76:	2d00      	cmp	r5, #0
 8006b78:	4606      	mov	r6, r0
 8006b7a:	db01      	blt.n	8006b80 <_malloc_r+0x1c>
 8006b7c:	42a9      	cmp	r1, r5
 8006b7e:	d904      	bls.n	8006b8a <_malloc_r+0x26>
 8006b80:	230c      	movs	r3, #12
 8006b82:	6033      	str	r3, [r6, #0]
 8006b84:	2000      	movs	r0, #0
 8006b86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c60 <_malloc_r+0xfc>
 8006b8e:	f000 f869 	bl	8006c64 <__malloc_lock>
 8006b92:	f8d8 3000 	ldr.w	r3, [r8]
 8006b96:	461c      	mov	r4, r3
 8006b98:	bb44      	cbnz	r4, 8006bec <_malloc_r+0x88>
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	4630      	mov	r0, r6
 8006b9e:	f7ff ffbf 	bl	8006b20 <sbrk_aligned>
 8006ba2:	1c43      	adds	r3, r0, #1
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	d158      	bne.n	8006c5a <_malloc_r+0xf6>
 8006ba8:	f8d8 4000 	ldr.w	r4, [r8]
 8006bac:	4627      	mov	r7, r4
 8006bae:	2f00      	cmp	r7, #0
 8006bb0:	d143      	bne.n	8006c3a <_malloc_r+0xd6>
 8006bb2:	2c00      	cmp	r4, #0
 8006bb4:	d04b      	beq.n	8006c4e <_malloc_r+0xea>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	4639      	mov	r1, r7
 8006bba:	4630      	mov	r0, r6
 8006bbc:	eb04 0903 	add.w	r9, r4, r3
 8006bc0:	f000 fdf6 	bl	80077b0 <_sbrk_r>
 8006bc4:	4581      	cmp	r9, r0
 8006bc6:	d142      	bne.n	8006c4e <_malloc_r+0xea>
 8006bc8:	6821      	ldr	r1, [r4, #0]
 8006bca:	4630      	mov	r0, r6
 8006bcc:	1a6d      	subs	r5, r5, r1
 8006bce:	4629      	mov	r1, r5
 8006bd0:	f7ff ffa6 	bl	8006b20 <sbrk_aligned>
 8006bd4:	3001      	adds	r0, #1
 8006bd6:	d03a      	beq.n	8006c4e <_malloc_r+0xea>
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	442b      	add	r3, r5
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	f8d8 3000 	ldr.w	r3, [r8]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	bb62      	cbnz	r2, 8006c40 <_malloc_r+0xdc>
 8006be6:	f8c8 7000 	str.w	r7, [r8]
 8006bea:	e00f      	b.n	8006c0c <_malloc_r+0xa8>
 8006bec:	6822      	ldr	r2, [r4, #0]
 8006bee:	1b52      	subs	r2, r2, r5
 8006bf0:	d420      	bmi.n	8006c34 <_malloc_r+0xd0>
 8006bf2:	2a0b      	cmp	r2, #11
 8006bf4:	d917      	bls.n	8006c26 <_malloc_r+0xc2>
 8006bf6:	1961      	adds	r1, r4, r5
 8006bf8:	42a3      	cmp	r3, r4
 8006bfa:	6025      	str	r5, [r4, #0]
 8006bfc:	bf18      	it	ne
 8006bfe:	6059      	strne	r1, [r3, #4]
 8006c00:	6863      	ldr	r3, [r4, #4]
 8006c02:	bf08      	it	eq
 8006c04:	f8c8 1000 	streq.w	r1, [r8]
 8006c08:	5162      	str	r2, [r4, r5]
 8006c0a:	604b      	str	r3, [r1, #4]
 8006c0c:	4630      	mov	r0, r6
 8006c0e:	f000 f82f 	bl	8006c70 <__malloc_unlock>
 8006c12:	f104 000b 	add.w	r0, r4, #11
 8006c16:	1d23      	adds	r3, r4, #4
 8006c18:	f020 0007 	bic.w	r0, r0, #7
 8006c1c:	1ac2      	subs	r2, r0, r3
 8006c1e:	bf1c      	itt	ne
 8006c20:	1a1b      	subne	r3, r3, r0
 8006c22:	50a3      	strne	r3, [r4, r2]
 8006c24:	e7af      	b.n	8006b86 <_malloc_r+0x22>
 8006c26:	6862      	ldr	r2, [r4, #4]
 8006c28:	42a3      	cmp	r3, r4
 8006c2a:	bf0c      	ite	eq
 8006c2c:	f8c8 2000 	streq.w	r2, [r8]
 8006c30:	605a      	strne	r2, [r3, #4]
 8006c32:	e7eb      	b.n	8006c0c <_malloc_r+0xa8>
 8006c34:	4623      	mov	r3, r4
 8006c36:	6864      	ldr	r4, [r4, #4]
 8006c38:	e7ae      	b.n	8006b98 <_malloc_r+0x34>
 8006c3a:	463c      	mov	r4, r7
 8006c3c:	687f      	ldr	r7, [r7, #4]
 8006c3e:	e7b6      	b.n	8006bae <_malloc_r+0x4a>
 8006c40:	461a      	mov	r2, r3
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	42a3      	cmp	r3, r4
 8006c46:	d1fb      	bne.n	8006c40 <_malloc_r+0xdc>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	6053      	str	r3, [r2, #4]
 8006c4c:	e7de      	b.n	8006c0c <_malloc_r+0xa8>
 8006c4e:	230c      	movs	r3, #12
 8006c50:	4630      	mov	r0, r6
 8006c52:	6033      	str	r3, [r6, #0]
 8006c54:	f000 f80c 	bl	8006c70 <__malloc_unlock>
 8006c58:	e794      	b.n	8006b84 <_malloc_r+0x20>
 8006c5a:	6005      	str	r5, [r0, #0]
 8006c5c:	e7d6      	b.n	8006c0c <_malloc_r+0xa8>
 8006c5e:	bf00      	nop
 8006c60:	20000538 	.word	0x20000538

08006c64 <__malloc_lock>:
 8006c64:	4801      	ldr	r0, [pc, #4]	@ (8006c6c <__malloc_lock+0x8>)
 8006c66:	f7ff b8aa 	b.w	8005dbe <__retarget_lock_acquire_recursive>
 8006c6a:	bf00      	nop
 8006c6c:	20000530 	.word	0x20000530

08006c70 <__malloc_unlock>:
 8006c70:	4801      	ldr	r0, [pc, #4]	@ (8006c78 <__malloc_unlock+0x8>)
 8006c72:	f7ff b8a5 	b.w	8005dc0 <__retarget_lock_release_recursive>
 8006c76:	bf00      	nop
 8006c78:	20000530 	.word	0x20000530

08006c7c <_Balloc>:
 8006c7c:	b570      	push	{r4, r5, r6, lr}
 8006c7e:	69c6      	ldr	r6, [r0, #28]
 8006c80:	4604      	mov	r4, r0
 8006c82:	460d      	mov	r5, r1
 8006c84:	b976      	cbnz	r6, 8006ca4 <_Balloc+0x28>
 8006c86:	2010      	movs	r0, #16
 8006c88:	f7ff ff42 	bl	8006b10 <malloc>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	61e0      	str	r0, [r4, #28]
 8006c90:	b920      	cbnz	r0, 8006c9c <_Balloc+0x20>
 8006c92:	216b      	movs	r1, #107	@ 0x6b
 8006c94:	4b17      	ldr	r3, [pc, #92]	@ (8006cf4 <_Balloc+0x78>)
 8006c96:	4818      	ldr	r0, [pc, #96]	@ (8006cf8 <_Balloc+0x7c>)
 8006c98:	f000 fda8 	bl	80077ec <__assert_func>
 8006c9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ca0:	6006      	str	r6, [r0, #0]
 8006ca2:	60c6      	str	r6, [r0, #12]
 8006ca4:	69e6      	ldr	r6, [r4, #28]
 8006ca6:	68f3      	ldr	r3, [r6, #12]
 8006ca8:	b183      	cbz	r3, 8006ccc <_Balloc+0x50>
 8006caa:	69e3      	ldr	r3, [r4, #28]
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cb2:	b9b8      	cbnz	r0, 8006ce4 <_Balloc+0x68>
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	fa01 f605 	lsl.w	r6, r1, r5
 8006cba:	1d72      	adds	r2, r6, #5
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	0092      	lsls	r2, r2, #2
 8006cc0:	f000 fdb2 	bl	8007828 <_calloc_r>
 8006cc4:	b160      	cbz	r0, 8006ce0 <_Balloc+0x64>
 8006cc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cca:	e00e      	b.n	8006cea <_Balloc+0x6e>
 8006ccc:	2221      	movs	r2, #33	@ 0x21
 8006cce:	2104      	movs	r1, #4
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f000 fda9 	bl	8007828 <_calloc_r>
 8006cd6:	69e3      	ldr	r3, [r4, #28]
 8006cd8:	60f0      	str	r0, [r6, #12]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1e4      	bne.n	8006caa <_Balloc+0x2e>
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	bd70      	pop	{r4, r5, r6, pc}
 8006ce4:	6802      	ldr	r2, [r0, #0]
 8006ce6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006cea:	2300      	movs	r3, #0
 8006cec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006cf0:	e7f7      	b.n	8006ce2 <_Balloc+0x66>
 8006cf2:	bf00      	nop
 8006cf4:	08007f2f 	.word	0x08007f2f
 8006cf8:	08007faf 	.word	0x08007faf

08006cfc <_Bfree>:
 8006cfc:	b570      	push	{r4, r5, r6, lr}
 8006cfe:	69c6      	ldr	r6, [r0, #28]
 8006d00:	4605      	mov	r5, r0
 8006d02:	460c      	mov	r4, r1
 8006d04:	b976      	cbnz	r6, 8006d24 <_Bfree+0x28>
 8006d06:	2010      	movs	r0, #16
 8006d08:	f7ff ff02 	bl	8006b10 <malloc>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	61e8      	str	r0, [r5, #28]
 8006d10:	b920      	cbnz	r0, 8006d1c <_Bfree+0x20>
 8006d12:	218f      	movs	r1, #143	@ 0x8f
 8006d14:	4b08      	ldr	r3, [pc, #32]	@ (8006d38 <_Bfree+0x3c>)
 8006d16:	4809      	ldr	r0, [pc, #36]	@ (8006d3c <_Bfree+0x40>)
 8006d18:	f000 fd68 	bl	80077ec <__assert_func>
 8006d1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d20:	6006      	str	r6, [r0, #0]
 8006d22:	60c6      	str	r6, [r0, #12]
 8006d24:	b13c      	cbz	r4, 8006d36 <_Bfree+0x3a>
 8006d26:	69eb      	ldr	r3, [r5, #28]
 8006d28:	6862      	ldr	r2, [r4, #4]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d30:	6021      	str	r1, [r4, #0]
 8006d32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d36:	bd70      	pop	{r4, r5, r6, pc}
 8006d38:	08007f2f 	.word	0x08007f2f
 8006d3c:	08007faf 	.word	0x08007faf

08006d40 <__multadd>:
 8006d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d44:	4607      	mov	r7, r0
 8006d46:	460c      	mov	r4, r1
 8006d48:	461e      	mov	r6, r3
 8006d4a:	2000      	movs	r0, #0
 8006d4c:	690d      	ldr	r5, [r1, #16]
 8006d4e:	f101 0c14 	add.w	ip, r1, #20
 8006d52:	f8dc 3000 	ldr.w	r3, [ip]
 8006d56:	3001      	adds	r0, #1
 8006d58:	b299      	uxth	r1, r3
 8006d5a:	fb02 6101 	mla	r1, r2, r1, r6
 8006d5e:	0c1e      	lsrs	r6, r3, #16
 8006d60:	0c0b      	lsrs	r3, r1, #16
 8006d62:	fb02 3306 	mla	r3, r2, r6, r3
 8006d66:	b289      	uxth	r1, r1
 8006d68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d6c:	4285      	cmp	r5, r0
 8006d6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d72:	f84c 1b04 	str.w	r1, [ip], #4
 8006d76:	dcec      	bgt.n	8006d52 <__multadd+0x12>
 8006d78:	b30e      	cbz	r6, 8006dbe <__multadd+0x7e>
 8006d7a:	68a3      	ldr	r3, [r4, #8]
 8006d7c:	42ab      	cmp	r3, r5
 8006d7e:	dc19      	bgt.n	8006db4 <__multadd+0x74>
 8006d80:	6861      	ldr	r1, [r4, #4]
 8006d82:	4638      	mov	r0, r7
 8006d84:	3101      	adds	r1, #1
 8006d86:	f7ff ff79 	bl	8006c7c <_Balloc>
 8006d8a:	4680      	mov	r8, r0
 8006d8c:	b928      	cbnz	r0, 8006d9a <__multadd+0x5a>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	21ba      	movs	r1, #186	@ 0xba
 8006d92:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc4 <__multadd+0x84>)
 8006d94:	480c      	ldr	r0, [pc, #48]	@ (8006dc8 <__multadd+0x88>)
 8006d96:	f000 fd29 	bl	80077ec <__assert_func>
 8006d9a:	6922      	ldr	r2, [r4, #16]
 8006d9c:	f104 010c 	add.w	r1, r4, #12
 8006da0:	3202      	adds	r2, #2
 8006da2:	0092      	lsls	r2, r2, #2
 8006da4:	300c      	adds	r0, #12
 8006da6:	f000 fd13 	bl	80077d0 <memcpy>
 8006daa:	4621      	mov	r1, r4
 8006dac:	4638      	mov	r0, r7
 8006dae:	f7ff ffa5 	bl	8006cfc <_Bfree>
 8006db2:	4644      	mov	r4, r8
 8006db4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006db8:	3501      	adds	r5, #1
 8006dba:	615e      	str	r6, [r3, #20]
 8006dbc:	6125      	str	r5, [r4, #16]
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dc4:	08007f9e 	.word	0x08007f9e
 8006dc8:	08007faf 	.word	0x08007faf

08006dcc <__hi0bits>:
 8006dcc:	4603      	mov	r3, r0
 8006dce:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006dd2:	bf3a      	itte	cc
 8006dd4:	0403      	lslcc	r3, r0, #16
 8006dd6:	2010      	movcc	r0, #16
 8006dd8:	2000      	movcs	r0, #0
 8006dda:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dde:	bf3c      	itt	cc
 8006de0:	021b      	lslcc	r3, r3, #8
 8006de2:	3008      	addcc	r0, #8
 8006de4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006de8:	bf3c      	itt	cc
 8006dea:	011b      	lslcc	r3, r3, #4
 8006dec:	3004      	addcc	r0, #4
 8006dee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006df2:	bf3c      	itt	cc
 8006df4:	009b      	lslcc	r3, r3, #2
 8006df6:	3002      	addcc	r0, #2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	db05      	blt.n	8006e08 <__hi0bits+0x3c>
 8006dfc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e00:	f100 0001 	add.w	r0, r0, #1
 8006e04:	bf08      	it	eq
 8006e06:	2020      	moveq	r0, #32
 8006e08:	4770      	bx	lr

08006e0a <__lo0bits>:
 8006e0a:	6803      	ldr	r3, [r0, #0]
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	f013 0007 	ands.w	r0, r3, #7
 8006e12:	d00b      	beq.n	8006e2c <__lo0bits+0x22>
 8006e14:	07d9      	lsls	r1, r3, #31
 8006e16:	d421      	bmi.n	8006e5c <__lo0bits+0x52>
 8006e18:	0798      	lsls	r0, r3, #30
 8006e1a:	bf49      	itett	mi
 8006e1c:	085b      	lsrmi	r3, r3, #1
 8006e1e:	089b      	lsrpl	r3, r3, #2
 8006e20:	2001      	movmi	r0, #1
 8006e22:	6013      	strmi	r3, [r2, #0]
 8006e24:	bf5c      	itt	pl
 8006e26:	2002      	movpl	r0, #2
 8006e28:	6013      	strpl	r3, [r2, #0]
 8006e2a:	4770      	bx	lr
 8006e2c:	b299      	uxth	r1, r3
 8006e2e:	b909      	cbnz	r1, 8006e34 <__lo0bits+0x2a>
 8006e30:	2010      	movs	r0, #16
 8006e32:	0c1b      	lsrs	r3, r3, #16
 8006e34:	b2d9      	uxtb	r1, r3
 8006e36:	b909      	cbnz	r1, 8006e3c <__lo0bits+0x32>
 8006e38:	3008      	adds	r0, #8
 8006e3a:	0a1b      	lsrs	r3, r3, #8
 8006e3c:	0719      	lsls	r1, r3, #28
 8006e3e:	bf04      	itt	eq
 8006e40:	091b      	lsreq	r3, r3, #4
 8006e42:	3004      	addeq	r0, #4
 8006e44:	0799      	lsls	r1, r3, #30
 8006e46:	bf04      	itt	eq
 8006e48:	089b      	lsreq	r3, r3, #2
 8006e4a:	3002      	addeq	r0, #2
 8006e4c:	07d9      	lsls	r1, r3, #31
 8006e4e:	d403      	bmi.n	8006e58 <__lo0bits+0x4e>
 8006e50:	085b      	lsrs	r3, r3, #1
 8006e52:	f100 0001 	add.w	r0, r0, #1
 8006e56:	d003      	beq.n	8006e60 <__lo0bits+0x56>
 8006e58:	6013      	str	r3, [r2, #0]
 8006e5a:	4770      	bx	lr
 8006e5c:	2000      	movs	r0, #0
 8006e5e:	4770      	bx	lr
 8006e60:	2020      	movs	r0, #32
 8006e62:	4770      	bx	lr

08006e64 <__i2b>:
 8006e64:	b510      	push	{r4, lr}
 8006e66:	460c      	mov	r4, r1
 8006e68:	2101      	movs	r1, #1
 8006e6a:	f7ff ff07 	bl	8006c7c <_Balloc>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	b928      	cbnz	r0, 8006e7e <__i2b+0x1a>
 8006e72:	f240 1145 	movw	r1, #325	@ 0x145
 8006e76:	4b04      	ldr	r3, [pc, #16]	@ (8006e88 <__i2b+0x24>)
 8006e78:	4804      	ldr	r0, [pc, #16]	@ (8006e8c <__i2b+0x28>)
 8006e7a:	f000 fcb7 	bl	80077ec <__assert_func>
 8006e7e:	2301      	movs	r3, #1
 8006e80:	6144      	str	r4, [r0, #20]
 8006e82:	6103      	str	r3, [r0, #16]
 8006e84:	bd10      	pop	{r4, pc}
 8006e86:	bf00      	nop
 8006e88:	08007f9e 	.word	0x08007f9e
 8006e8c:	08007faf 	.word	0x08007faf

08006e90 <__multiply>:
 8006e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e94:	4614      	mov	r4, r2
 8006e96:	690a      	ldr	r2, [r1, #16]
 8006e98:	6923      	ldr	r3, [r4, #16]
 8006e9a:	460f      	mov	r7, r1
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	bfa2      	ittt	ge
 8006ea0:	4623      	movge	r3, r4
 8006ea2:	460c      	movge	r4, r1
 8006ea4:	461f      	movge	r7, r3
 8006ea6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006eaa:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006eae:	68a3      	ldr	r3, [r4, #8]
 8006eb0:	6861      	ldr	r1, [r4, #4]
 8006eb2:	eb0a 0609 	add.w	r6, sl, r9
 8006eb6:	42b3      	cmp	r3, r6
 8006eb8:	b085      	sub	sp, #20
 8006eba:	bfb8      	it	lt
 8006ebc:	3101      	addlt	r1, #1
 8006ebe:	f7ff fedd 	bl	8006c7c <_Balloc>
 8006ec2:	b930      	cbnz	r0, 8006ed2 <__multiply+0x42>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006eca:	4b43      	ldr	r3, [pc, #268]	@ (8006fd8 <__multiply+0x148>)
 8006ecc:	4843      	ldr	r0, [pc, #268]	@ (8006fdc <__multiply+0x14c>)
 8006ece:	f000 fc8d 	bl	80077ec <__assert_func>
 8006ed2:	f100 0514 	add.w	r5, r0, #20
 8006ed6:	462b      	mov	r3, r5
 8006ed8:	2200      	movs	r2, #0
 8006eda:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ede:	4543      	cmp	r3, r8
 8006ee0:	d321      	bcc.n	8006f26 <__multiply+0x96>
 8006ee2:	f107 0114 	add.w	r1, r7, #20
 8006ee6:	f104 0214 	add.w	r2, r4, #20
 8006eea:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006eee:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006ef2:	9302      	str	r3, [sp, #8]
 8006ef4:	1b13      	subs	r3, r2, r4
 8006ef6:	3b15      	subs	r3, #21
 8006ef8:	f023 0303 	bic.w	r3, r3, #3
 8006efc:	3304      	adds	r3, #4
 8006efe:	f104 0715 	add.w	r7, r4, #21
 8006f02:	42ba      	cmp	r2, r7
 8006f04:	bf38      	it	cc
 8006f06:	2304      	movcc	r3, #4
 8006f08:	9301      	str	r3, [sp, #4]
 8006f0a:	9b02      	ldr	r3, [sp, #8]
 8006f0c:	9103      	str	r1, [sp, #12]
 8006f0e:	428b      	cmp	r3, r1
 8006f10:	d80c      	bhi.n	8006f2c <__multiply+0x9c>
 8006f12:	2e00      	cmp	r6, #0
 8006f14:	dd03      	ble.n	8006f1e <__multiply+0x8e>
 8006f16:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d05a      	beq.n	8006fd4 <__multiply+0x144>
 8006f1e:	6106      	str	r6, [r0, #16]
 8006f20:	b005      	add	sp, #20
 8006f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f26:	f843 2b04 	str.w	r2, [r3], #4
 8006f2a:	e7d8      	b.n	8006ede <__multiply+0x4e>
 8006f2c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f30:	f1ba 0f00 	cmp.w	sl, #0
 8006f34:	d023      	beq.n	8006f7e <__multiply+0xee>
 8006f36:	46a9      	mov	r9, r5
 8006f38:	f04f 0c00 	mov.w	ip, #0
 8006f3c:	f104 0e14 	add.w	lr, r4, #20
 8006f40:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006f44:	f8d9 3000 	ldr.w	r3, [r9]
 8006f48:	fa1f fb87 	uxth.w	fp, r7
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f52:	4463      	add	r3, ip
 8006f54:	f8d9 c000 	ldr.w	ip, [r9]
 8006f58:	0c3f      	lsrs	r7, r7, #16
 8006f5a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006f5e:	fb0a c707 	mla	r7, sl, r7, ip
 8006f62:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006f6c:	4572      	cmp	r2, lr
 8006f6e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006f72:	f849 3b04 	str.w	r3, [r9], #4
 8006f76:	d8e3      	bhi.n	8006f40 <__multiply+0xb0>
 8006f78:	9b01      	ldr	r3, [sp, #4]
 8006f7a:	f845 c003 	str.w	ip, [r5, r3]
 8006f7e:	9b03      	ldr	r3, [sp, #12]
 8006f80:	3104      	adds	r1, #4
 8006f82:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f86:	f1b9 0f00 	cmp.w	r9, #0
 8006f8a:	d021      	beq.n	8006fd0 <__multiply+0x140>
 8006f8c:	46ae      	mov	lr, r5
 8006f8e:	f04f 0a00 	mov.w	sl, #0
 8006f92:	682b      	ldr	r3, [r5, #0]
 8006f94:	f104 0c14 	add.w	ip, r4, #20
 8006f98:	f8bc b000 	ldrh.w	fp, [ip]
 8006f9c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	fb09 770b 	mla	r7, r9, fp, r7
 8006fa6:	4457      	add	r7, sl
 8006fa8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006fac:	f84e 3b04 	str.w	r3, [lr], #4
 8006fb0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006fb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fb8:	f8be 3000 	ldrh.w	r3, [lr]
 8006fbc:	4562      	cmp	r2, ip
 8006fbe:	fb09 330a 	mla	r3, r9, sl, r3
 8006fc2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006fc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fca:	d8e5      	bhi.n	8006f98 <__multiply+0x108>
 8006fcc:	9f01      	ldr	r7, [sp, #4]
 8006fce:	51eb      	str	r3, [r5, r7]
 8006fd0:	3504      	adds	r5, #4
 8006fd2:	e79a      	b.n	8006f0a <__multiply+0x7a>
 8006fd4:	3e01      	subs	r6, #1
 8006fd6:	e79c      	b.n	8006f12 <__multiply+0x82>
 8006fd8:	08007f9e 	.word	0x08007f9e
 8006fdc:	08007faf 	.word	0x08007faf

08006fe0 <__pow5mult>:
 8006fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fe4:	4615      	mov	r5, r2
 8006fe6:	f012 0203 	ands.w	r2, r2, #3
 8006fea:	4607      	mov	r7, r0
 8006fec:	460e      	mov	r6, r1
 8006fee:	d007      	beq.n	8007000 <__pow5mult+0x20>
 8006ff0:	4c25      	ldr	r4, [pc, #148]	@ (8007088 <__pow5mult+0xa8>)
 8006ff2:	3a01      	subs	r2, #1
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006ffa:	f7ff fea1 	bl	8006d40 <__multadd>
 8006ffe:	4606      	mov	r6, r0
 8007000:	10ad      	asrs	r5, r5, #2
 8007002:	d03d      	beq.n	8007080 <__pow5mult+0xa0>
 8007004:	69fc      	ldr	r4, [r7, #28]
 8007006:	b97c      	cbnz	r4, 8007028 <__pow5mult+0x48>
 8007008:	2010      	movs	r0, #16
 800700a:	f7ff fd81 	bl	8006b10 <malloc>
 800700e:	4602      	mov	r2, r0
 8007010:	61f8      	str	r0, [r7, #28]
 8007012:	b928      	cbnz	r0, 8007020 <__pow5mult+0x40>
 8007014:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007018:	4b1c      	ldr	r3, [pc, #112]	@ (800708c <__pow5mult+0xac>)
 800701a:	481d      	ldr	r0, [pc, #116]	@ (8007090 <__pow5mult+0xb0>)
 800701c:	f000 fbe6 	bl	80077ec <__assert_func>
 8007020:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007024:	6004      	str	r4, [r0, #0]
 8007026:	60c4      	str	r4, [r0, #12]
 8007028:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800702c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007030:	b94c      	cbnz	r4, 8007046 <__pow5mult+0x66>
 8007032:	f240 2171 	movw	r1, #625	@ 0x271
 8007036:	4638      	mov	r0, r7
 8007038:	f7ff ff14 	bl	8006e64 <__i2b>
 800703c:	2300      	movs	r3, #0
 800703e:	4604      	mov	r4, r0
 8007040:	f8c8 0008 	str.w	r0, [r8, #8]
 8007044:	6003      	str	r3, [r0, #0]
 8007046:	f04f 0900 	mov.w	r9, #0
 800704a:	07eb      	lsls	r3, r5, #31
 800704c:	d50a      	bpl.n	8007064 <__pow5mult+0x84>
 800704e:	4631      	mov	r1, r6
 8007050:	4622      	mov	r2, r4
 8007052:	4638      	mov	r0, r7
 8007054:	f7ff ff1c 	bl	8006e90 <__multiply>
 8007058:	4680      	mov	r8, r0
 800705a:	4631      	mov	r1, r6
 800705c:	4638      	mov	r0, r7
 800705e:	f7ff fe4d 	bl	8006cfc <_Bfree>
 8007062:	4646      	mov	r6, r8
 8007064:	106d      	asrs	r5, r5, #1
 8007066:	d00b      	beq.n	8007080 <__pow5mult+0xa0>
 8007068:	6820      	ldr	r0, [r4, #0]
 800706a:	b938      	cbnz	r0, 800707c <__pow5mult+0x9c>
 800706c:	4622      	mov	r2, r4
 800706e:	4621      	mov	r1, r4
 8007070:	4638      	mov	r0, r7
 8007072:	f7ff ff0d 	bl	8006e90 <__multiply>
 8007076:	6020      	str	r0, [r4, #0]
 8007078:	f8c0 9000 	str.w	r9, [r0]
 800707c:	4604      	mov	r4, r0
 800707e:	e7e4      	b.n	800704a <__pow5mult+0x6a>
 8007080:	4630      	mov	r0, r6
 8007082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007086:	bf00      	nop
 8007088:	08008008 	.word	0x08008008
 800708c:	08007f2f 	.word	0x08007f2f
 8007090:	08007faf 	.word	0x08007faf

08007094 <__lshift>:
 8007094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007098:	460c      	mov	r4, r1
 800709a:	4607      	mov	r7, r0
 800709c:	4691      	mov	r9, r2
 800709e:	6923      	ldr	r3, [r4, #16]
 80070a0:	6849      	ldr	r1, [r1, #4]
 80070a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070a6:	68a3      	ldr	r3, [r4, #8]
 80070a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070ac:	f108 0601 	add.w	r6, r8, #1
 80070b0:	42b3      	cmp	r3, r6
 80070b2:	db0b      	blt.n	80070cc <__lshift+0x38>
 80070b4:	4638      	mov	r0, r7
 80070b6:	f7ff fde1 	bl	8006c7c <_Balloc>
 80070ba:	4605      	mov	r5, r0
 80070bc:	b948      	cbnz	r0, 80070d2 <__lshift+0x3e>
 80070be:	4602      	mov	r2, r0
 80070c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80070c4:	4b27      	ldr	r3, [pc, #156]	@ (8007164 <__lshift+0xd0>)
 80070c6:	4828      	ldr	r0, [pc, #160]	@ (8007168 <__lshift+0xd4>)
 80070c8:	f000 fb90 	bl	80077ec <__assert_func>
 80070cc:	3101      	adds	r1, #1
 80070ce:	005b      	lsls	r3, r3, #1
 80070d0:	e7ee      	b.n	80070b0 <__lshift+0x1c>
 80070d2:	2300      	movs	r3, #0
 80070d4:	f100 0114 	add.w	r1, r0, #20
 80070d8:	f100 0210 	add.w	r2, r0, #16
 80070dc:	4618      	mov	r0, r3
 80070de:	4553      	cmp	r3, sl
 80070e0:	db33      	blt.n	800714a <__lshift+0xb6>
 80070e2:	6920      	ldr	r0, [r4, #16]
 80070e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070e8:	f104 0314 	add.w	r3, r4, #20
 80070ec:	f019 091f 	ands.w	r9, r9, #31
 80070f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070f8:	d02b      	beq.n	8007152 <__lshift+0xbe>
 80070fa:	468a      	mov	sl, r1
 80070fc:	2200      	movs	r2, #0
 80070fe:	f1c9 0e20 	rsb	lr, r9, #32
 8007102:	6818      	ldr	r0, [r3, #0]
 8007104:	fa00 f009 	lsl.w	r0, r0, r9
 8007108:	4310      	orrs	r0, r2
 800710a:	f84a 0b04 	str.w	r0, [sl], #4
 800710e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007112:	459c      	cmp	ip, r3
 8007114:	fa22 f20e 	lsr.w	r2, r2, lr
 8007118:	d8f3      	bhi.n	8007102 <__lshift+0x6e>
 800711a:	ebac 0304 	sub.w	r3, ip, r4
 800711e:	3b15      	subs	r3, #21
 8007120:	f023 0303 	bic.w	r3, r3, #3
 8007124:	3304      	adds	r3, #4
 8007126:	f104 0015 	add.w	r0, r4, #21
 800712a:	4584      	cmp	ip, r0
 800712c:	bf38      	it	cc
 800712e:	2304      	movcc	r3, #4
 8007130:	50ca      	str	r2, [r1, r3]
 8007132:	b10a      	cbz	r2, 8007138 <__lshift+0xa4>
 8007134:	f108 0602 	add.w	r6, r8, #2
 8007138:	3e01      	subs	r6, #1
 800713a:	4638      	mov	r0, r7
 800713c:	4621      	mov	r1, r4
 800713e:	612e      	str	r6, [r5, #16]
 8007140:	f7ff fddc 	bl	8006cfc <_Bfree>
 8007144:	4628      	mov	r0, r5
 8007146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800714a:	f842 0f04 	str.w	r0, [r2, #4]!
 800714e:	3301      	adds	r3, #1
 8007150:	e7c5      	b.n	80070de <__lshift+0x4a>
 8007152:	3904      	subs	r1, #4
 8007154:	f853 2b04 	ldr.w	r2, [r3], #4
 8007158:	459c      	cmp	ip, r3
 800715a:	f841 2f04 	str.w	r2, [r1, #4]!
 800715e:	d8f9      	bhi.n	8007154 <__lshift+0xc0>
 8007160:	e7ea      	b.n	8007138 <__lshift+0xa4>
 8007162:	bf00      	nop
 8007164:	08007f9e 	.word	0x08007f9e
 8007168:	08007faf 	.word	0x08007faf

0800716c <__mcmp>:
 800716c:	4603      	mov	r3, r0
 800716e:	690a      	ldr	r2, [r1, #16]
 8007170:	6900      	ldr	r0, [r0, #16]
 8007172:	b530      	push	{r4, r5, lr}
 8007174:	1a80      	subs	r0, r0, r2
 8007176:	d10e      	bne.n	8007196 <__mcmp+0x2a>
 8007178:	3314      	adds	r3, #20
 800717a:	3114      	adds	r1, #20
 800717c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007180:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007184:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007188:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800718c:	4295      	cmp	r5, r2
 800718e:	d003      	beq.n	8007198 <__mcmp+0x2c>
 8007190:	d205      	bcs.n	800719e <__mcmp+0x32>
 8007192:	f04f 30ff 	mov.w	r0, #4294967295
 8007196:	bd30      	pop	{r4, r5, pc}
 8007198:	42a3      	cmp	r3, r4
 800719a:	d3f3      	bcc.n	8007184 <__mcmp+0x18>
 800719c:	e7fb      	b.n	8007196 <__mcmp+0x2a>
 800719e:	2001      	movs	r0, #1
 80071a0:	e7f9      	b.n	8007196 <__mcmp+0x2a>
	...

080071a4 <__mdiff>:
 80071a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a8:	4689      	mov	r9, r1
 80071aa:	4606      	mov	r6, r0
 80071ac:	4611      	mov	r1, r2
 80071ae:	4648      	mov	r0, r9
 80071b0:	4614      	mov	r4, r2
 80071b2:	f7ff ffdb 	bl	800716c <__mcmp>
 80071b6:	1e05      	subs	r5, r0, #0
 80071b8:	d112      	bne.n	80071e0 <__mdiff+0x3c>
 80071ba:	4629      	mov	r1, r5
 80071bc:	4630      	mov	r0, r6
 80071be:	f7ff fd5d 	bl	8006c7c <_Balloc>
 80071c2:	4602      	mov	r2, r0
 80071c4:	b928      	cbnz	r0, 80071d2 <__mdiff+0x2e>
 80071c6:	f240 2137 	movw	r1, #567	@ 0x237
 80071ca:	4b3e      	ldr	r3, [pc, #248]	@ (80072c4 <__mdiff+0x120>)
 80071cc:	483e      	ldr	r0, [pc, #248]	@ (80072c8 <__mdiff+0x124>)
 80071ce:	f000 fb0d 	bl	80077ec <__assert_func>
 80071d2:	2301      	movs	r3, #1
 80071d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80071d8:	4610      	mov	r0, r2
 80071da:	b003      	add	sp, #12
 80071dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e0:	bfbc      	itt	lt
 80071e2:	464b      	movlt	r3, r9
 80071e4:	46a1      	movlt	r9, r4
 80071e6:	4630      	mov	r0, r6
 80071e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80071ec:	bfba      	itte	lt
 80071ee:	461c      	movlt	r4, r3
 80071f0:	2501      	movlt	r5, #1
 80071f2:	2500      	movge	r5, #0
 80071f4:	f7ff fd42 	bl	8006c7c <_Balloc>
 80071f8:	4602      	mov	r2, r0
 80071fa:	b918      	cbnz	r0, 8007204 <__mdiff+0x60>
 80071fc:	f240 2145 	movw	r1, #581	@ 0x245
 8007200:	4b30      	ldr	r3, [pc, #192]	@ (80072c4 <__mdiff+0x120>)
 8007202:	e7e3      	b.n	80071cc <__mdiff+0x28>
 8007204:	f100 0b14 	add.w	fp, r0, #20
 8007208:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800720c:	f109 0310 	add.w	r3, r9, #16
 8007210:	60c5      	str	r5, [r0, #12]
 8007212:	f04f 0c00 	mov.w	ip, #0
 8007216:	f109 0514 	add.w	r5, r9, #20
 800721a:	46d9      	mov	r9, fp
 800721c:	6926      	ldr	r6, [r4, #16]
 800721e:	f104 0e14 	add.w	lr, r4, #20
 8007222:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007226:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800722a:	9301      	str	r3, [sp, #4]
 800722c:	9b01      	ldr	r3, [sp, #4]
 800722e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007232:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007236:	b281      	uxth	r1, r0
 8007238:	9301      	str	r3, [sp, #4]
 800723a:	fa1f f38a 	uxth.w	r3, sl
 800723e:	1a5b      	subs	r3, r3, r1
 8007240:	0c00      	lsrs	r0, r0, #16
 8007242:	4463      	add	r3, ip
 8007244:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007248:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800724c:	b29b      	uxth	r3, r3
 800724e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007252:	4576      	cmp	r6, lr
 8007254:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007258:	f849 3b04 	str.w	r3, [r9], #4
 800725c:	d8e6      	bhi.n	800722c <__mdiff+0x88>
 800725e:	1b33      	subs	r3, r6, r4
 8007260:	3b15      	subs	r3, #21
 8007262:	f023 0303 	bic.w	r3, r3, #3
 8007266:	3415      	adds	r4, #21
 8007268:	3304      	adds	r3, #4
 800726a:	42a6      	cmp	r6, r4
 800726c:	bf38      	it	cc
 800726e:	2304      	movcc	r3, #4
 8007270:	441d      	add	r5, r3
 8007272:	445b      	add	r3, fp
 8007274:	461e      	mov	r6, r3
 8007276:	462c      	mov	r4, r5
 8007278:	4544      	cmp	r4, r8
 800727a:	d30e      	bcc.n	800729a <__mdiff+0xf6>
 800727c:	f108 0103 	add.w	r1, r8, #3
 8007280:	1b49      	subs	r1, r1, r5
 8007282:	f021 0103 	bic.w	r1, r1, #3
 8007286:	3d03      	subs	r5, #3
 8007288:	45a8      	cmp	r8, r5
 800728a:	bf38      	it	cc
 800728c:	2100      	movcc	r1, #0
 800728e:	440b      	add	r3, r1
 8007290:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007294:	b199      	cbz	r1, 80072be <__mdiff+0x11a>
 8007296:	6117      	str	r7, [r2, #16]
 8007298:	e79e      	b.n	80071d8 <__mdiff+0x34>
 800729a:	46e6      	mov	lr, ip
 800729c:	f854 1b04 	ldr.w	r1, [r4], #4
 80072a0:	fa1f fc81 	uxth.w	ip, r1
 80072a4:	44f4      	add	ip, lr
 80072a6:	0c08      	lsrs	r0, r1, #16
 80072a8:	4471      	add	r1, lr
 80072aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80072ae:	b289      	uxth	r1, r1
 80072b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80072b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072b8:	f846 1b04 	str.w	r1, [r6], #4
 80072bc:	e7dc      	b.n	8007278 <__mdiff+0xd4>
 80072be:	3f01      	subs	r7, #1
 80072c0:	e7e6      	b.n	8007290 <__mdiff+0xec>
 80072c2:	bf00      	nop
 80072c4:	08007f9e 	.word	0x08007f9e
 80072c8:	08007faf 	.word	0x08007faf

080072cc <__d2b>:
 80072cc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80072d0:	2101      	movs	r1, #1
 80072d2:	4690      	mov	r8, r2
 80072d4:	4699      	mov	r9, r3
 80072d6:	9e08      	ldr	r6, [sp, #32]
 80072d8:	f7ff fcd0 	bl	8006c7c <_Balloc>
 80072dc:	4604      	mov	r4, r0
 80072de:	b930      	cbnz	r0, 80072ee <__d2b+0x22>
 80072e0:	4602      	mov	r2, r0
 80072e2:	f240 310f 	movw	r1, #783	@ 0x30f
 80072e6:	4b23      	ldr	r3, [pc, #140]	@ (8007374 <__d2b+0xa8>)
 80072e8:	4823      	ldr	r0, [pc, #140]	@ (8007378 <__d2b+0xac>)
 80072ea:	f000 fa7f 	bl	80077ec <__assert_func>
 80072ee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072f6:	b10d      	cbz	r5, 80072fc <__d2b+0x30>
 80072f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072fc:	9301      	str	r3, [sp, #4]
 80072fe:	f1b8 0300 	subs.w	r3, r8, #0
 8007302:	d024      	beq.n	800734e <__d2b+0x82>
 8007304:	4668      	mov	r0, sp
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	f7ff fd7f 	bl	8006e0a <__lo0bits>
 800730c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007310:	b1d8      	cbz	r0, 800734a <__d2b+0x7e>
 8007312:	f1c0 0320 	rsb	r3, r0, #32
 8007316:	fa02 f303 	lsl.w	r3, r2, r3
 800731a:	430b      	orrs	r3, r1
 800731c:	40c2      	lsrs	r2, r0
 800731e:	6163      	str	r3, [r4, #20]
 8007320:	9201      	str	r2, [sp, #4]
 8007322:	9b01      	ldr	r3, [sp, #4]
 8007324:	2b00      	cmp	r3, #0
 8007326:	bf0c      	ite	eq
 8007328:	2201      	moveq	r2, #1
 800732a:	2202      	movne	r2, #2
 800732c:	61a3      	str	r3, [r4, #24]
 800732e:	6122      	str	r2, [r4, #16]
 8007330:	b1ad      	cbz	r5, 800735e <__d2b+0x92>
 8007332:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007336:	4405      	add	r5, r0
 8007338:	6035      	str	r5, [r6, #0]
 800733a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800733e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007340:	6018      	str	r0, [r3, #0]
 8007342:	4620      	mov	r0, r4
 8007344:	b002      	add	sp, #8
 8007346:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800734a:	6161      	str	r1, [r4, #20]
 800734c:	e7e9      	b.n	8007322 <__d2b+0x56>
 800734e:	a801      	add	r0, sp, #4
 8007350:	f7ff fd5b 	bl	8006e0a <__lo0bits>
 8007354:	9b01      	ldr	r3, [sp, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	6163      	str	r3, [r4, #20]
 800735a:	3020      	adds	r0, #32
 800735c:	e7e7      	b.n	800732e <__d2b+0x62>
 800735e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007362:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007366:	6030      	str	r0, [r6, #0]
 8007368:	6918      	ldr	r0, [r3, #16]
 800736a:	f7ff fd2f 	bl	8006dcc <__hi0bits>
 800736e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007372:	e7e4      	b.n	800733e <__d2b+0x72>
 8007374:	08007f9e 	.word	0x08007f9e
 8007378:	08007faf 	.word	0x08007faf

0800737c <__ssputs_r>:
 800737c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007380:	461f      	mov	r7, r3
 8007382:	688e      	ldr	r6, [r1, #8]
 8007384:	4682      	mov	sl, r0
 8007386:	42be      	cmp	r6, r7
 8007388:	460c      	mov	r4, r1
 800738a:	4690      	mov	r8, r2
 800738c:	680b      	ldr	r3, [r1, #0]
 800738e:	d82d      	bhi.n	80073ec <__ssputs_r+0x70>
 8007390:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007394:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007398:	d026      	beq.n	80073e8 <__ssputs_r+0x6c>
 800739a:	6965      	ldr	r5, [r4, #20]
 800739c:	6909      	ldr	r1, [r1, #16]
 800739e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073a2:	eba3 0901 	sub.w	r9, r3, r1
 80073a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80073aa:	1c7b      	adds	r3, r7, #1
 80073ac:	444b      	add	r3, r9
 80073ae:	106d      	asrs	r5, r5, #1
 80073b0:	429d      	cmp	r5, r3
 80073b2:	bf38      	it	cc
 80073b4:	461d      	movcc	r5, r3
 80073b6:	0553      	lsls	r3, r2, #21
 80073b8:	d527      	bpl.n	800740a <__ssputs_r+0x8e>
 80073ba:	4629      	mov	r1, r5
 80073bc:	f7ff fbd2 	bl	8006b64 <_malloc_r>
 80073c0:	4606      	mov	r6, r0
 80073c2:	b360      	cbz	r0, 800741e <__ssputs_r+0xa2>
 80073c4:	464a      	mov	r2, r9
 80073c6:	6921      	ldr	r1, [r4, #16]
 80073c8:	f000 fa02 	bl	80077d0 <memcpy>
 80073cc:	89a3      	ldrh	r3, [r4, #12]
 80073ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80073d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073d6:	81a3      	strh	r3, [r4, #12]
 80073d8:	6126      	str	r6, [r4, #16]
 80073da:	444e      	add	r6, r9
 80073dc:	6026      	str	r6, [r4, #0]
 80073de:	463e      	mov	r6, r7
 80073e0:	6165      	str	r5, [r4, #20]
 80073e2:	eba5 0509 	sub.w	r5, r5, r9
 80073e6:	60a5      	str	r5, [r4, #8]
 80073e8:	42be      	cmp	r6, r7
 80073ea:	d900      	bls.n	80073ee <__ssputs_r+0x72>
 80073ec:	463e      	mov	r6, r7
 80073ee:	4632      	mov	r2, r6
 80073f0:	4641      	mov	r1, r8
 80073f2:	6820      	ldr	r0, [r4, #0]
 80073f4:	f000 f9c2 	bl	800777c <memmove>
 80073f8:	2000      	movs	r0, #0
 80073fa:	68a3      	ldr	r3, [r4, #8]
 80073fc:	1b9b      	subs	r3, r3, r6
 80073fe:	60a3      	str	r3, [r4, #8]
 8007400:	6823      	ldr	r3, [r4, #0]
 8007402:	4433      	add	r3, r6
 8007404:	6023      	str	r3, [r4, #0]
 8007406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800740a:	462a      	mov	r2, r5
 800740c:	f000 fa32 	bl	8007874 <_realloc_r>
 8007410:	4606      	mov	r6, r0
 8007412:	2800      	cmp	r0, #0
 8007414:	d1e0      	bne.n	80073d8 <__ssputs_r+0x5c>
 8007416:	4650      	mov	r0, sl
 8007418:	6921      	ldr	r1, [r4, #16]
 800741a:	f7ff fb31 	bl	8006a80 <_free_r>
 800741e:	230c      	movs	r3, #12
 8007420:	f8ca 3000 	str.w	r3, [sl]
 8007424:	89a3      	ldrh	r3, [r4, #12]
 8007426:	f04f 30ff 	mov.w	r0, #4294967295
 800742a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800742e:	81a3      	strh	r3, [r4, #12]
 8007430:	e7e9      	b.n	8007406 <__ssputs_r+0x8a>
	...

08007434 <_svfiprintf_r>:
 8007434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007438:	4698      	mov	r8, r3
 800743a:	898b      	ldrh	r3, [r1, #12]
 800743c:	4607      	mov	r7, r0
 800743e:	061b      	lsls	r3, r3, #24
 8007440:	460d      	mov	r5, r1
 8007442:	4614      	mov	r4, r2
 8007444:	b09d      	sub	sp, #116	@ 0x74
 8007446:	d510      	bpl.n	800746a <_svfiprintf_r+0x36>
 8007448:	690b      	ldr	r3, [r1, #16]
 800744a:	b973      	cbnz	r3, 800746a <_svfiprintf_r+0x36>
 800744c:	2140      	movs	r1, #64	@ 0x40
 800744e:	f7ff fb89 	bl	8006b64 <_malloc_r>
 8007452:	6028      	str	r0, [r5, #0]
 8007454:	6128      	str	r0, [r5, #16]
 8007456:	b930      	cbnz	r0, 8007466 <_svfiprintf_r+0x32>
 8007458:	230c      	movs	r3, #12
 800745a:	603b      	str	r3, [r7, #0]
 800745c:	f04f 30ff 	mov.w	r0, #4294967295
 8007460:	b01d      	add	sp, #116	@ 0x74
 8007462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007466:	2340      	movs	r3, #64	@ 0x40
 8007468:	616b      	str	r3, [r5, #20]
 800746a:	2300      	movs	r3, #0
 800746c:	9309      	str	r3, [sp, #36]	@ 0x24
 800746e:	2320      	movs	r3, #32
 8007470:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007474:	2330      	movs	r3, #48	@ 0x30
 8007476:	f04f 0901 	mov.w	r9, #1
 800747a:	f8cd 800c 	str.w	r8, [sp, #12]
 800747e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007618 <_svfiprintf_r+0x1e4>
 8007482:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007486:	4623      	mov	r3, r4
 8007488:	469a      	mov	sl, r3
 800748a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800748e:	b10a      	cbz	r2, 8007494 <_svfiprintf_r+0x60>
 8007490:	2a25      	cmp	r2, #37	@ 0x25
 8007492:	d1f9      	bne.n	8007488 <_svfiprintf_r+0x54>
 8007494:	ebba 0b04 	subs.w	fp, sl, r4
 8007498:	d00b      	beq.n	80074b2 <_svfiprintf_r+0x7e>
 800749a:	465b      	mov	r3, fp
 800749c:	4622      	mov	r2, r4
 800749e:	4629      	mov	r1, r5
 80074a0:	4638      	mov	r0, r7
 80074a2:	f7ff ff6b 	bl	800737c <__ssputs_r>
 80074a6:	3001      	adds	r0, #1
 80074a8:	f000 80a7 	beq.w	80075fa <_svfiprintf_r+0x1c6>
 80074ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074ae:	445a      	add	r2, fp
 80074b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80074b2:	f89a 3000 	ldrb.w	r3, [sl]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f000 809f 	beq.w	80075fa <_svfiprintf_r+0x1c6>
 80074bc:	2300      	movs	r3, #0
 80074be:	f04f 32ff 	mov.w	r2, #4294967295
 80074c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074c6:	f10a 0a01 	add.w	sl, sl, #1
 80074ca:	9304      	str	r3, [sp, #16]
 80074cc:	9307      	str	r3, [sp, #28]
 80074ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80074d4:	4654      	mov	r4, sl
 80074d6:	2205      	movs	r2, #5
 80074d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074dc:	484e      	ldr	r0, [pc, #312]	@ (8007618 <_svfiprintf_r+0x1e4>)
 80074de:	f7fe fc70 	bl	8005dc2 <memchr>
 80074e2:	9a04      	ldr	r2, [sp, #16]
 80074e4:	b9d8      	cbnz	r0, 800751e <_svfiprintf_r+0xea>
 80074e6:	06d0      	lsls	r0, r2, #27
 80074e8:	bf44      	itt	mi
 80074ea:	2320      	movmi	r3, #32
 80074ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074f0:	0711      	lsls	r1, r2, #28
 80074f2:	bf44      	itt	mi
 80074f4:	232b      	movmi	r3, #43	@ 0x2b
 80074f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074fa:	f89a 3000 	ldrb.w	r3, [sl]
 80074fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007500:	d015      	beq.n	800752e <_svfiprintf_r+0xfa>
 8007502:	4654      	mov	r4, sl
 8007504:	2000      	movs	r0, #0
 8007506:	f04f 0c0a 	mov.w	ip, #10
 800750a:	9a07      	ldr	r2, [sp, #28]
 800750c:	4621      	mov	r1, r4
 800750e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007512:	3b30      	subs	r3, #48	@ 0x30
 8007514:	2b09      	cmp	r3, #9
 8007516:	d94b      	bls.n	80075b0 <_svfiprintf_r+0x17c>
 8007518:	b1b0      	cbz	r0, 8007548 <_svfiprintf_r+0x114>
 800751a:	9207      	str	r2, [sp, #28]
 800751c:	e014      	b.n	8007548 <_svfiprintf_r+0x114>
 800751e:	eba0 0308 	sub.w	r3, r0, r8
 8007522:	fa09 f303 	lsl.w	r3, r9, r3
 8007526:	4313      	orrs	r3, r2
 8007528:	46a2      	mov	sl, r4
 800752a:	9304      	str	r3, [sp, #16]
 800752c:	e7d2      	b.n	80074d4 <_svfiprintf_r+0xa0>
 800752e:	9b03      	ldr	r3, [sp, #12]
 8007530:	1d19      	adds	r1, r3, #4
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	9103      	str	r1, [sp, #12]
 8007536:	2b00      	cmp	r3, #0
 8007538:	bfbb      	ittet	lt
 800753a:	425b      	neglt	r3, r3
 800753c:	f042 0202 	orrlt.w	r2, r2, #2
 8007540:	9307      	strge	r3, [sp, #28]
 8007542:	9307      	strlt	r3, [sp, #28]
 8007544:	bfb8      	it	lt
 8007546:	9204      	strlt	r2, [sp, #16]
 8007548:	7823      	ldrb	r3, [r4, #0]
 800754a:	2b2e      	cmp	r3, #46	@ 0x2e
 800754c:	d10a      	bne.n	8007564 <_svfiprintf_r+0x130>
 800754e:	7863      	ldrb	r3, [r4, #1]
 8007550:	2b2a      	cmp	r3, #42	@ 0x2a
 8007552:	d132      	bne.n	80075ba <_svfiprintf_r+0x186>
 8007554:	9b03      	ldr	r3, [sp, #12]
 8007556:	3402      	adds	r4, #2
 8007558:	1d1a      	adds	r2, r3, #4
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	9203      	str	r2, [sp, #12]
 800755e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007562:	9305      	str	r3, [sp, #20]
 8007564:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800761c <_svfiprintf_r+0x1e8>
 8007568:	2203      	movs	r2, #3
 800756a:	4650      	mov	r0, sl
 800756c:	7821      	ldrb	r1, [r4, #0]
 800756e:	f7fe fc28 	bl	8005dc2 <memchr>
 8007572:	b138      	cbz	r0, 8007584 <_svfiprintf_r+0x150>
 8007574:	2240      	movs	r2, #64	@ 0x40
 8007576:	9b04      	ldr	r3, [sp, #16]
 8007578:	eba0 000a 	sub.w	r0, r0, sl
 800757c:	4082      	lsls	r2, r0
 800757e:	4313      	orrs	r3, r2
 8007580:	3401      	adds	r4, #1
 8007582:	9304      	str	r3, [sp, #16]
 8007584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007588:	2206      	movs	r2, #6
 800758a:	4825      	ldr	r0, [pc, #148]	@ (8007620 <_svfiprintf_r+0x1ec>)
 800758c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007590:	f7fe fc17 	bl	8005dc2 <memchr>
 8007594:	2800      	cmp	r0, #0
 8007596:	d036      	beq.n	8007606 <_svfiprintf_r+0x1d2>
 8007598:	4b22      	ldr	r3, [pc, #136]	@ (8007624 <_svfiprintf_r+0x1f0>)
 800759a:	bb1b      	cbnz	r3, 80075e4 <_svfiprintf_r+0x1b0>
 800759c:	9b03      	ldr	r3, [sp, #12]
 800759e:	3307      	adds	r3, #7
 80075a0:	f023 0307 	bic.w	r3, r3, #7
 80075a4:	3308      	adds	r3, #8
 80075a6:	9303      	str	r3, [sp, #12]
 80075a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075aa:	4433      	add	r3, r6
 80075ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ae:	e76a      	b.n	8007486 <_svfiprintf_r+0x52>
 80075b0:	460c      	mov	r4, r1
 80075b2:	2001      	movs	r0, #1
 80075b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80075b8:	e7a8      	b.n	800750c <_svfiprintf_r+0xd8>
 80075ba:	2300      	movs	r3, #0
 80075bc:	f04f 0c0a 	mov.w	ip, #10
 80075c0:	4619      	mov	r1, r3
 80075c2:	3401      	adds	r4, #1
 80075c4:	9305      	str	r3, [sp, #20]
 80075c6:	4620      	mov	r0, r4
 80075c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075cc:	3a30      	subs	r2, #48	@ 0x30
 80075ce:	2a09      	cmp	r2, #9
 80075d0:	d903      	bls.n	80075da <_svfiprintf_r+0x1a6>
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0c6      	beq.n	8007564 <_svfiprintf_r+0x130>
 80075d6:	9105      	str	r1, [sp, #20]
 80075d8:	e7c4      	b.n	8007564 <_svfiprintf_r+0x130>
 80075da:	4604      	mov	r4, r0
 80075dc:	2301      	movs	r3, #1
 80075de:	fb0c 2101 	mla	r1, ip, r1, r2
 80075e2:	e7f0      	b.n	80075c6 <_svfiprintf_r+0x192>
 80075e4:	ab03      	add	r3, sp, #12
 80075e6:	9300      	str	r3, [sp, #0]
 80075e8:	462a      	mov	r2, r5
 80075ea:	4638      	mov	r0, r7
 80075ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007628 <_svfiprintf_r+0x1f4>)
 80075ee:	a904      	add	r1, sp, #16
 80075f0:	f7fd fe84 	bl	80052fc <_printf_float>
 80075f4:	1c42      	adds	r2, r0, #1
 80075f6:	4606      	mov	r6, r0
 80075f8:	d1d6      	bne.n	80075a8 <_svfiprintf_r+0x174>
 80075fa:	89ab      	ldrh	r3, [r5, #12]
 80075fc:	065b      	lsls	r3, r3, #25
 80075fe:	f53f af2d 	bmi.w	800745c <_svfiprintf_r+0x28>
 8007602:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007604:	e72c      	b.n	8007460 <_svfiprintf_r+0x2c>
 8007606:	ab03      	add	r3, sp, #12
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	462a      	mov	r2, r5
 800760c:	4638      	mov	r0, r7
 800760e:	4b06      	ldr	r3, [pc, #24]	@ (8007628 <_svfiprintf_r+0x1f4>)
 8007610:	a904      	add	r1, sp, #16
 8007612:	f7fe f911 	bl	8005838 <_printf_i>
 8007616:	e7ed      	b.n	80075f4 <_svfiprintf_r+0x1c0>
 8007618:	08008108 	.word	0x08008108
 800761c:	0800810e 	.word	0x0800810e
 8007620:	08008112 	.word	0x08008112
 8007624:	080052fd 	.word	0x080052fd
 8007628:	0800737d 	.word	0x0800737d

0800762c <__sflush_r>:
 800762c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007632:	0716      	lsls	r6, r2, #28
 8007634:	4605      	mov	r5, r0
 8007636:	460c      	mov	r4, r1
 8007638:	d454      	bmi.n	80076e4 <__sflush_r+0xb8>
 800763a:	684b      	ldr	r3, [r1, #4]
 800763c:	2b00      	cmp	r3, #0
 800763e:	dc02      	bgt.n	8007646 <__sflush_r+0x1a>
 8007640:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007642:	2b00      	cmp	r3, #0
 8007644:	dd48      	ble.n	80076d8 <__sflush_r+0xac>
 8007646:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007648:	2e00      	cmp	r6, #0
 800764a:	d045      	beq.n	80076d8 <__sflush_r+0xac>
 800764c:	2300      	movs	r3, #0
 800764e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007652:	682f      	ldr	r7, [r5, #0]
 8007654:	6a21      	ldr	r1, [r4, #32]
 8007656:	602b      	str	r3, [r5, #0]
 8007658:	d030      	beq.n	80076bc <__sflush_r+0x90>
 800765a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800765c:	89a3      	ldrh	r3, [r4, #12]
 800765e:	0759      	lsls	r1, r3, #29
 8007660:	d505      	bpl.n	800766e <__sflush_r+0x42>
 8007662:	6863      	ldr	r3, [r4, #4]
 8007664:	1ad2      	subs	r2, r2, r3
 8007666:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007668:	b10b      	cbz	r3, 800766e <__sflush_r+0x42>
 800766a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800766c:	1ad2      	subs	r2, r2, r3
 800766e:	2300      	movs	r3, #0
 8007670:	4628      	mov	r0, r5
 8007672:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007674:	6a21      	ldr	r1, [r4, #32]
 8007676:	47b0      	blx	r6
 8007678:	1c43      	adds	r3, r0, #1
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	d106      	bne.n	800768c <__sflush_r+0x60>
 800767e:	6829      	ldr	r1, [r5, #0]
 8007680:	291d      	cmp	r1, #29
 8007682:	d82b      	bhi.n	80076dc <__sflush_r+0xb0>
 8007684:	4a28      	ldr	r2, [pc, #160]	@ (8007728 <__sflush_r+0xfc>)
 8007686:	410a      	asrs	r2, r1
 8007688:	07d6      	lsls	r6, r2, #31
 800768a:	d427      	bmi.n	80076dc <__sflush_r+0xb0>
 800768c:	2200      	movs	r2, #0
 800768e:	6062      	str	r2, [r4, #4]
 8007690:	6922      	ldr	r2, [r4, #16]
 8007692:	04d9      	lsls	r1, r3, #19
 8007694:	6022      	str	r2, [r4, #0]
 8007696:	d504      	bpl.n	80076a2 <__sflush_r+0x76>
 8007698:	1c42      	adds	r2, r0, #1
 800769a:	d101      	bne.n	80076a0 <__sflush_r+0x74>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	b903      	cbnz	r3, 80076a2 <__sflush_r+0x76>
 80076a0:	6560      	str	r0, [r4, #84]	@ 0x54
 80076a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076a4:	602f      	str	r7, [r5, #0]
 80076a6:	b1b9      	cbz	r1, 80076d8 <__sflush_r+0xac>
 80076a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076ac:	4299      	cmp	r1, r3
 80076ae:	d002      	beq.n	80076b6 <__sflush_r+0x8a>
 80076b0:	4628      	mov	r0, r5
 80076b2:	f7ff f9e5 	bl	8006a80 <_free_r>
 80076b6:	2300      	movs	r3, #0
 80076b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80076ba:	e00d      	b.n	80076d8 <__sflush_r+0xac>
 80076bc:	2301      	movs	r3, #1
 80076be:	4628      	mov	r0, r5
 80076c0:	47b0      	blx	r6
 80076c2:	4602      	mov	r2, r0
 80076c4:	1c50      	adds	r0, r2, #1
 80076c6:	d1c9      	bne.n	800765c <__sflush_r+0x30>
 80076c8:	682b      	ldr	r3, [r5, #0]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d0c6      	beq.n	800765c <__sflush_r+0x30>
 80076ce:	2b1d      	cmp	r3, #29
 80076d0:	d001      	beq.n	80076d6 <__sflush_r+0xaa>
 80076d2:	2b16      	cmp	r3, #22
 80076d4:	d11d      	bne.n	8007712 <__sflush_r+0xe6>
 80076d6:	602f      	str	r7, [r5, #0]
 80076d8:	2000      	movs	r0, #0
 80076da:	e021      	b.n	8007720 <__sflush_r+0xf4>
 80076dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076e0:	b21b      	sxth	r3, r3
 80076e2:	e01a      	b.n	800771a <__sflush_r+0xee>
 80076e4:	690f      	ldr	r7, [r1, #16]
 80076e6:	2f00      	cmp	r7, #0
 80076e8:	d0f6      	beq.n	80076d8 <__sflush_r+0xac>
 80076ea:	0793      	lsls	r3, r2, #30
 80076ec:	bf18      	it	ne
 80076ee:	2300      	movne	r3, #0
 80076f0:	680e      	ldr	r6, [r1, #0]
 80076f2:	bf08      	it	eq
 80076f4:	694b      	ldreq	r3, [r1, #20]
 80076f6:	1bf6      	subs	r6, r6, r7
 80076f8:	600f      	str	r7, [r1, #0]
 80076fa:	608b      	str	r3, [r1, #8]
 80076fc:	2e00      	cmp	r6, #0
 80076fe:	ddeb      	ble.n	80076d8 <__sflush_r+0xac>
 8007700:	4633      	mov	r3, r6
 8007702:	463a      	mov	r2, r7
 8007704:	4628      	mov	r0, r5
 8007706:	6a21      	ldr	r1, [r4, #32]
 8007708:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800770c:	47e0      	blx	ip
 800770e:	2800      	cmp	r0, #0
 8007710:	dc07      	bgt.n	8007722 <__sflush_r+0xf6>
 8007712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800771a:	f04f 30ff 	mov.w	r0, #4294967295
 800771e:	81a3      	strh	r3, [r4, #12]
 8007720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007722:	4407      	add	r7, r0
 8007724:	1a36      	subs	r6, r6, r0
 8007726:	e7e9      	b.n	80076fc <__sflush_r+0xd0>
 8007728:	dfbffffe 	.word	0xdfbffffe

0800772c <_fflush_r>:
 800772c:	b538      	push	{r3, r4, r5, lr}
 800772e:	690b      	ldr	r3, [r1, #16]
 8007730:	4605      	mov	r5, r0
 8007732:	460c      	mov	r4, r1
 8007734:	b913      	cbnz	r3, 800773c <_fflush_r+0x10>
 8007736:	2500      	movs	r5, #0
 8007738:	4628      	mov	r0, r5
 800773a:	bd38      	pop	{r3, r4, r5, pc}
 800773c:	b118      	cbz	r0, 8007746 <_fflush_r+0x1a>
 800773e:	6a03      	ldr	r3, [r0, #32]
 8007740:	b90b      	cbnz	r3, 8007746 <_fflush_r+0x1a>
 8007742:	f7fe fa25 	bl	8005b90 <__sinit>
 8007746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d0f3      	beq.n	8007736 <_fflush_r+0xa>
 800774e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007750:	07d0      	lsls	r0, r2, #31
 8007752:	d404      	bmi.n	800775e <_fflush_r+0x32>
 8007754:	0599      	lsls	r1, r3, #22
 8007756:	d402      	bmi.n	800775e <_fflush_r+0x32>
 8007758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800775a:	f7fe fb30 	bl	8005dbe <__retarget_lock_acquire_recursive>
 800775e:	4628      	mov	r0, r5
 8007760:	4621      	mov	r1, r4
 8007762:	f7ff ff63 	bl	800762c <__sflush_r>
 8007766:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007768:	4605      	mov	r5, r0
 800776a:	07da      	lsls	r2, r3, #31
 800776c:	d4e4      	bmi.n	8007738 <_fflush_r+0xc>
 800776e:	89a3      	ldrh	r3, [r4, #12]
 8007770:	059b      	lsls	r3, r3, #22
 8007772:	d4e1      	bmi.n	8007738 <_fflush_r+0xc>
 8007774:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007776:	f7fe fb23 	bl	8005dc0 <__retarget_lock_release_recursive>
 800777a:	e7dd      	b.n	8007738 <_fflush_r+0xc>

0800777c <memmove>:
 800777c:	4288      	cmp	r0, r1
 800777e:	b510      	push	{r4, lr}
 8007780:	eb01 0402 	add.w	r4, r1, r2
 8007784:	d902      	bls.n	800778c <memmove+0x10>
 8007786:	4284      	cmp	r4, r0
 8007788:	4623      	mov	r3, r4
 800778a:	d807      	bhi.n	800779c <memmove+0x20>
 800778c:	1e43      	subs	r3, r0, #1
 800778e:	42a1      	cmp	r1, r4
 8007790:	d008      	beq.n	80077a4 <memmove+0x28>
 8007792:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007796:	f803 2f01 	strb.w	r2, [r3, #1]!
 800779a:	e7f8      	b.n	800778e <memmove+0x12>
 800779c:	4601      	mov	r1, r0
 800779e:	4402      	add	r2, r0
 80077a0:	428a      	cmp	r2, r1
 80077a2:	d100      	bne.n	80077a6 <memmove+0x2a>
 80077a4:	bd10      	pop	{r4, pc}
 80077a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077ae:	e7f7      	b.n	80077a0 <memmove+0x24>

080077b0 <_sbrk_r>:
 80077b0:	b538      	push	{r3, r4, r5, lr}
 80077b2:	2300      	movs	r3, #0
 80077b4:	4d05      	ldr	r5, [pc, #20]	@ (80077cc <_sbrk_r+0x1c>)
 80077b6:	4604      	mov	r4, r0
 80077b8:	4608      	mov	r0, r1
 80077ba:	602b      	str	r3, [r5, #0]
 80077bc:	f7fa fc0a 	bl	8001fd4 <_sbrk>
 80077c0:	1c43      	adds	r3, r0, #1
 80077c2:	d102      	bne.n	80077ca <_sbrk_r+0x1a>
 80077c4:	682b      	ldr	r3, [r5, #0]
 80077c6:	b103      	cbz	r3, 80077ca <_sbrk_r+0x1a>
 80077c8:	6023      	str	r3, [r4, #0]
 80077ca:	bd38      	pop	{r3, r4, r5, pc}
 80077cc:	2000052c 	.word	0x2000052c

080077d0 <memcpy>:
 80077d0:	440a      	add	r2, r1
 80077d2:	4291      	cmp	r1, r2
 80077d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80077d8:	d100      	bne.n	80077dc <memcpy+0xc>
 80077da:	4770      	bx	lr
 80077dc:	b510      	push	{r4, lr}
 80077de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077e2:	4291      	cmp	r1, r2
 80077e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077e8:	d1f9      	bne.n	80077de <memcpy+0xe>
 80077ea:	bd10      	pop	{r4, pc}

080077ec <__assert_func>:
 80077ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077ee:	4614      	mov	r4, r2
 80077f0:	461a      	mov	r2, r3
 80077f2:	4b09      	ldr	r3, [pc, #36]	@ (8007818 <__assert_func+0x2c>)
 80077f4:	4605      	mov	r5, r0
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68d8      	ldr	r0, [r3, #12]
 80077fa:	b954      	cbnz	r4, 8007812 <__assert_func+0x26>
 80077fc:	4b07      	ldr	r3, [pc, #28]	@ (800781c <__assert_func+0x30>)
 80077fe:	461c      	mov	r4, r3
 8007800:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007804:	9100      	str	r1, [sp, #0]
 8007806:	462b      	mov	r3, r5
 8007808:	4905      	ldr	r1, [pc, #20]	@ (8007820 <__assert_func+0x34>)
 800780a:	f000 f86f 	bl	80078ec <fiprintf>
 800780e:	f000 f87f 	bl	8007910 <abort>
 8007812:	4b04      	ldr	r3, [pc, #16]	@ (8007824 <__assert_func+0x38>)
 8007814:	e7f4      	b.n	8007800 <__assert_func+0x14>
 8007816:	bf00      	nop
 8007818:	20000020 	.word	0x20000020
 800781c:	0800815e 	.word	0x0800815e
 8007820:	08008130 	.word	0x08008130
 8007824:	08008123 	.word	0x08008123

08007828 <_calloc_r>:
 8007828:	b570      	push	{r4, r5, r6, lr}
 800782a:	fba1 5402 	umull	r5, r4, r1, r2
 800782e:	b93c      	cbnz	r4, 8007840 <_calloc_r+0x18>
 8007830:	4629      	mov	r1, r5
 8007832:	f7ff f997 	bl	8006b64 <_malloc_r>
 8007836:	4606      	mov	r6, r0
 8007838:	b928      	cbnz	r0, 8007846 <_calloc_r+0x1e>
 800783a:	2600      	movs	r6, #0
 800783c:	4630      	mov	r0, r6
 800783e:	bd70      	pop	{r4, r5, r6, pc}
 8007840:	220c      	movs	r2, #12
 8007842:	6002      	str	r2, [r0, #0]
 8007844:	e7f9      	b.n	800783a <_calloc_r+0x12>
 8007846:	462a      	mov	r2, r5
 8007848:	4621      	mov	r1, r4
 800784a:	f7fe fa3a 	bl	8005cc2 <memset>
 800784e:	e7f5      	b.n	800783c <_calloc_r+0x14>

08007850 <__ascii_mbtowc>:
 8007850:	b082      	sub	sp, #8
 8007852:	b901      	cbnz	r1, 8007856 <__ascii_mbtowc+0x6>
 8007854:	a901      	add	r1, sp, #4
 8007856:	b142      	cbz	r2, 800786a <__ascii_mbtowc+0x1a>
 8007858:	b14b      	cbz	r3, 800786e <__ascii_mbtowc+0x1e>
 800785a:	7813      	ldrb	r3, [r2, #0]
 800785c:	600b      	str	r3, [r1, #0]
 800785e:	7812      	ldrb	r2, [r2, #0]
 8007860:	1e10      	subs	r0, r2, #0
 8007862:	bf18      	it	ne
 8007864:	2001      	movne	r0, #1
 8007866:	b002      	add	sp, #8
 8007868:	4770      	bx	lr
 800786a:	4610      	mov	r0, r2
 800786c:	e7fb      	b.n	8007866 <__ascii_mbtowc+0x16>
 800786e:	f06f 0001 	mvn.w	r0, #1
 8007872:	e7f8      	b.n	8007866 <__ascii_mbtowc+0x16>

08007874 <_realloc_r>:
 8007874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007878:	4680      	mov	r8, r0
 800787a:	4615      	mov	r5, r2
 800787c:	460c      	mov	r4, r1
 800787e:	b921      	cbnz	r1, 800788a <_realloc_r+0x16>
 8007880:	4611      	mov	r1, r2
 8007882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007886:	f7ff b96d 	b.w	8006b64 <_malloc_r>
 800788a:	b92a      	cbnz	r2, 8007898 <_realloc_r+0x24>
 800788c:	f7ff f8f8 	bl	8006a80 <_free_r>
 8007890:	2400      	movs	r4, #0
 8007892:	4620      	mov	r0, r4
 8007894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007898:	f000 f841 	bl	800791e <_malloc_usable_size_r>
 800789c:	4285      	cmp	r5, r0
 800789e:	4606      	mov	r6, r0
 80078a0:	d802      	bhi.n	80078a8 <_realloc_r+0x34>
 80078a2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80078a6:	d8f4      	bhi.n	8007892 <_realloc_r+0x1e>
 80078a8:	4629      	mov	r1, r5
 80078aa:	4640      	mov	r0, r8
 80078ac:	f7ff f95a 	bl	8006b64 <_malloc_r>
 80078b0:	4607      	mov	r7, r0
 80078b2:	2800      	cmp	r0, #0
 80078b4:	d0ec      	beq.n	8007890 <_realloc_r+0x1c>
 80078b6:	42b5      	cmp	r5, r6
 80078b8:	462a      	mov	r2, r5
 80078ba:	4621      	mov	r1, r4
 80078bc:	bf28      	it	cs
 80078be:	4632      	movcs	r2, r6
 80078c0:	f7ff ff86 	bl	80077d0 <memcpy>
 80078c4:	4621      	mov	r1, r4
 80078c6:	4640      	mov	r0, r8
 80078c8:	f7ff f8da 	bl	8006a80 <_free_r>
 80078cc:	463c      	mov	r4, r7
 80078ce:	e7e0      	b.n	8007892 <_realloc_r+0x1e>

080078d0 <__ascii_wctomb>:
 80078d0:	4603      	mov	r3, r0
 80078d2:	4608      	mov	r0, r1
 80078d4:	b141      	cbz	r1, 80078e8 <__ascii_wctomb+0x18>
 80078d6:	2aff      	cmp	r2, #255	@ 0xff
 80078d8:	d904      	bls.n	80078e4 <__ascii_wctomb+0x14>
 80078da:	228a      	movs	r2, #138	@ 0x8a
 80078dc:	f04f 30ff 	mov.w	r0, #4294967295
 80078e0:	601a      	str	r2, [r3, #0]
 80078e2:	4770      	bx	lr
 80078e4:	2001      	movs	r0, #1
 80078e6:	700a      	strb	r2, [r1, #0]
 80078e8:	4770      	bx	lr
	...

080078ec <fiprintf>:
 80078ec:	b40e      	push	{r1, r2, r3}
 80078ee:	b503      	push	{r0, r1, lr}
 80078f0:	4601      	mov	r1, r0
 80078f2:	ab03      	add	r3, sp, #12
 80078f4:	4805      	ldr	r0, [pc, #20]	@ (800790c <fiprintf+0x20>)
 80078f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80078fa:	6800      	ldr	r0, [r0, #0]
 80078fc:	9301      	str	r3, [sp, #4]
 80078fe:	f000 f83d 	bl	800797c <_vfiprintf_r>
 8007902:	b002      	add	sp, #8
 8007904:	f85d eb04 	ldr.w	lr, [sp], #4
 8007908:	b003      	add	sp, #12
 800790a:	4770      	bx	lr
 800790c:	20000020 	.word	0x20000020

08007910 <abort>:
 8007910:	2006      	movs	r0, #6
 8007912:	b508      	push	{r3, lr}
 8007914:	f000 fa06 	bl	8007d24 <raise>
 8007918:	2001      	movs	r0, #1
 800791a:	f7fa fae6 	bl	8001eea <_exit>

0800791e <_malloc_usable_size_r>:
 800791e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007922:	1f18      	subs	r0, r3, #4
 8007924:	2b00      	cmp	r3, #0
 8007926:	bfbc      	itt	lt
 8007928:	580b      	ldrlt	r3, [r1, r0]
 800792a:	18c0      	addlt	r0, r0, r3
 800792c:	4770      	bx	lr

0800792e <__sfputc_r>:
 800792e:	6893      	ldr	r3, [r2, #8]
 8007930:	b410      	push	{r4}
 8007932:	3b01      	subs	r3, #1
 8007934:	2b00      	cmp	r3, #0
 8007936:	6093      	str	r3, [r2, #8]
 8007938:	da07      	bge.n	800794a <__sfputc_r+0x1c>
 800793a:	6994      	ldr	r4, [r2, #24]
 800793c:	42a3      	cmp	r3, r4
 800793e:	db01      	blt.n	8007944 <__sfputc_r+0x16>
 8007940:	290a      	cmp	r1, #10
 8007942:	d102      	bne.n	800794a <__sfputc_r+0x1c>
 8007944:	bc10      	pop	{r4}
 8007946:	f000 b931 	b.w	8007bac <__swbuf_r>
 800794a:	6813      	ldr	r3, [r2, #0]
 800794c:	1c58      	adds	r0, r3, #1
 800794e:	6010      	str	r0, [r2, #0]
 8007950:	7019      	strb	r1, [r3, #0]
 8007952:	4608      	mov	r0, r1
 8007954:	bc10      	pop	{r4}
 8007956:	4770      	bx	lr

08007958 <__sfputs_r>:
 8007958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800795a:	4606      	mov	r6, r0
 800795c:	460f      	mov	r7, r1
 800795e:	4614      	mov	r4, r2
 8007960:	18d5      	adds	r5, r2, r3
 8007962:	42ac      	cmp	r4, r5
 8007964:	d101      	bne.n	800796a <__sfputs_r+0x12>
 8007966:	2000      	movs	r0, #0
 8007968:	e007      	b.n	800797a <__sfputs_r+0x22>
 800796a:	463a      	mov	r2, r7
 800796c:	4630      	mov	r0, r6
 800796e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007972:	f7ff ffdc 	bl	800792e <__sfputc_r>
 8007976:	1c43      	adds	r3, r0, #1
 8007978:	d1f3      	bne.n	8007962 <__sfputs_r+0xa>
 800797a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800797c <_vfiprintf_r>:
 800797c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007980:	460d      	mov	r5, r1
 8007982:	4614      	mov	r4, r2
 8007984:	4698      	mov	r8, r3
 8007986:	4606      	mov	r6, r0
 8007988:	b09d      	sub	sp, #116	@ 0x74
 800798a:	b118      	cbz	r0, 8007994 <_vfiprintf_r+0x18>
 800798c:	6a03      	ldr	r3, [r0, #32]
 800798e:	b90b      	cbnz	r3, 8007994 <_vfiprintf_r+0x18>
 8007990:	f7fe f8fe 	bl	8005b90 <__sinit>
 8007994:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007996:	07d9      	lsls	r1, r3, #31
 8007998:	d405      	bmi.n	80079a6 <_vfiprintf_r+0x2a>
 800799a:	89ab      	ldrh	r3, [r5, #12]
 800799c:	059a      	lsls	r2, r3, #22
 800799e:	d402      	bmi.n	80079a6 <_vfiprintf_r+0x2a>
 80079a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079a2:	f7fe fa0c 	bl	8005dbe <__retarget_lock_acquire_recursive>
 80079a6:	89ab      	ldrh	r3, [r5, #12]
 80079a8:	071b      	lsls	r3, r3, #28
 80079aa:	d501      	bpl.n	80079b0 <_vfiprintf_r+0x34>
 80079ac:	692b      	ldr	r3, [r5, #16]
 80079ae:	b99b      	cbnz	r3, 80079d8 <_vfiprintf_r+0x5c>
 80079b0:	4629      	mov	r1, r5
 80079b2:	4630      	mov	r0, r6
 80079b4:	f000 f938 	bl	8007c28 <__swsetup_r>
 80079b8:	b170      	cbz	r0, 80079d8 <_vfiprintf_r+0x5c>
 80079ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079bc:	07dc      	lsls	r4, r3, #31
 80079be:	d504      	bpl.n	80079ca <_vfiprintf_r+0x4e>
 80079c0:	f04f 30ff 	mov.w	r0, #4294967295
 80079c4:	b01d      	add	sp, #116	@ 0x74
 80079c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ca:	89ab      	ldrh	r3, [r5, #12]
 80079cc:	0598      	lsls	r0, r3, #22
 80079ce:	d4f7      	bmi.n	80079c0 <_vfiprintf_r+0x44>
 80079d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079d2:	f7fe f9f5 	bl	8005dc0 <__retarget_lock_release_recursive>
 80079d6:	e7f3      	b.n	80079c0 <_vfiprintf_r+0x44>
 80079d8:	2300      	movs	r3, #0
 80079da:	9309      	str	r3, [sp, #36]	@ 0x24
 80079dc:	2320      	movs	r3, #32
 80079de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079e2:	2330      	movs	r3, #48	@ 0x30
 80079e4:	f04f 0901 	mov.w	r9, #1
 80079e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80079ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007b98 <_vfiprintf_r+0x21c>
 80079f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079f4:	4623      	mov	r3, r4
 80079f6:	469a      	mov	sl, r3
 80079f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079fc:	b10a      	cbz	r2, 8007a02 <_vfiprintf_r+0x86>
 80079fe:	2a25      	cmp	r2, #37	@ 0x25
 8007a00:	d1f9      	bne.n	80079f6 <_vfiprintf_r+0x7a>
 8007a02:	ebba 0b04 	subs.w	fp, sl, r4
 8007a06:	d00b      	beq.n	8007a20 <_vfiprintf_r+0xa4>
 8007a08:	465b      	mov	r3, fp
 8007a0a:	4622      	mov	r2, r4
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	4630      	mov	r0, r6
 8007a10:	f7ff ffa2 	bl	8007958 <__sfputs_r>
 8007a14:	3001      	adds	r0, #1
 8007a16:	f000 80a7 	beq.w	8007b68 <_vfiprintf_r+0x1ec>
 8007a1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a1c:	445a      	add	r2, fp
 8007a1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a20:	f89a 3000 	ldrb.w	r3, [sl]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f000 809f 	beq.w	8007b68 <_vfiprintf_r+0x1ec>
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a34:	f10a 0a01 	add.w	sl, sl, #1
 8007a38:	9304      	str	r3, [sp, #16]
 8007a3a:	9307      	str	r3, [sp, #28]
 8007a3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a40:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a42:	4654      	mov	r4, sl
 8007a44:	2205      	movs	r2, #5
 8007a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a4a:	4853      	ldr	r0, [pc, #332]	@ (8007b98 <_vfiprintf_r+0x21c>)
 8007a4c:	f7fe f9b9 	bl	8005dc2 <memchr>
 8007a50:	9a04      	ldr	r2, [sp, #16]
 8007a52:	b9d8      	cbnz	r0, 8007a8c <_vfiprintf_r+0x110>
 8007a54:	06d1      	lsls	r1, r2, #27
 8007a56:	bf44      	itt	mi
 8007a58:	2320      	movmi	r3, #32
 8007a5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a5e:	0713      	lsls	r3, r2, #28
 8007a60:	bf44      	itt	mi
 8007a62:	232b      	movmi	r3, #43	@ 0x2b
 8007a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a68:	f89a 3000 	ldrb.w	r3, [sl]
 8007a6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a6e:	d015      	beq.n	8007a9c <_vfiprintf_r+0x120>
 8007a70:	4654      	mov	r4, sl
 8007a72:	2000      	movs	r0, #0
 8007a74:	f04f 0c0a 	mov.w	ip, #10
 8007a78:	9a07      	ldr	r2, [sp, #28]
 8007a7a:	4621      	mov	r1, r4
 8007a7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a80:	3b30      	subs	r3, #48	@ 0x30
 8007a82:	2b09      	cmp	r3, #9
 8007a84:	d94b      	bls.n	8007b1e <_vfiprintf_r+0x1a2>
 8007a86:	b1b0      	cbz	r0, 8007ab6 <_vfiprintf_r+0x13a>
 8007a88:	9207      	str	r2, [sp, #28]
 8007a8a:	e014      	b.n	8007ab6 <_vfiprintf_r+0x13a>
 8007a8c:	eba0 0308 	sub.w	r3, r0, r8
 8007a90:	fa09 f303 	lsl.w	r3, r9, r3
 8007a94:	4313      	orrs	r3, r2
 8007a96:	46a2      	mov	sl, r4
 8007a98:	9304      	str	r3, [sp, #16]
 8007a9a:	e7d2      	b.n	8007a42 <_vfiprintf_r+0xc6>
 8007a9c:	9b03      	ldr	r3, [sp, #12]
 8007a9e:	1d19      	adds	r1, r3, #4
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	9103      	str	r1, [sp, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	bfbb      	ittet	lt
 8007aa8:	425b      	neglt	r3, r3
 8007aaa:	f042 0202 	orrlt.w	r2, r2, #2
 8007aae:	9307      	strge	r3, [sp, #28]
 8007ab0:	9307      	strlt	r3, [sp, #28]
 8007ab2:	bfb8      	it	lt
 8007ab4:	9204      	strlt	r2, [sp, #16]
 8007ab6:	7823      	ldrb	r3, [r4, #0]
 8007ab8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007aba:	d10a      	bne.n	8007ad2 <_vfiprintf_r+0x156>
 8007abc:	7863      	ldrb	r3, [r4, #1]
 8007abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ac0:	d132      	bne.n	8007b28 <_vfiprintf_r+0x1ac>
 8007ac2:	9b03      	ldr	r3, [sp, #12]
 8007ac4:	3402      	adds	r4, #2
 8007ac6:	1d1a      	adds	r2, r3, #4
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	9203      	str	r2, [sp, #12]
 8007acc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ad0:	9305      	str	r3, [sp, #20]
 8007ad2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007b9c <_vfiprintf_r+0x220>
 8007ad6:	2203      	movs	r2, #3
 8007ad8:	4650      	mov	r0, sl
 8007ada:	7821      	ldrb	r1, [r4, #0]
 8007adc:	f7fe f971 	bl	8005dc2 <memchr>
 8007ae0:	b138      	cbz	r0, 8007af2 <_vfiprintf_r+0x176>
 8007ae2:	2240      	movs	r2, #64	@ 0x40
 8007ae4:	9b04      	ldr	r3, [sp, #16]
 8007ae6:	eba0 000a 	sub.w	r0, r0, sl
 8007aea:	4082      	lsls	r2, r0
 8007aec:	4313      	orrs	r3, r2
 8007aee:	3401      	adds	r4, #1
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af6:	2206      	movs	r2, #6
 8007af8:	4829      	ldr	r0, [pc, #164]	@ (8007ba0 <_vfiprintf_r+0x224>)
 8007afa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007afe:	f7fe f960 	bl	8005dc2 <memchr>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d03f      	beq.n	8007b86 <_vfiprintf_r+0x20a>
 8007b06:	4b27      	ldr	r3, [pc, #156]	@ (8007ba4 <_vfiprintf_r+0x228>)
 8007b08:	bb1b      	cbnz	r3, 8007b52 <_vfiprintf_r+0x1d6>
 8007b0a:	9b03      	ldr	r3, [sp, #12]
 8007b0c:	3307      	adds	r3, #7
 8007b0e:	f023 0307 	bic.w	r3, r3, #7
 8007b12:	3308      	adds	r3, #8
 8007b14:	9303      	str	r3, [sp, #12]
 8007b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b18:	443b      	add	r3, r7
 8007b1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b1c:	e76a      	b.n	80079f4 <_vfiprintf_r+0x78>
 8007b1e:	460c      	mov	r4, r1
 8007b20:	2001      	movs	r0, #1
 8007b22:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b26:	e7a8      	b.n	8007a7a <_vfiprintf_r+0xfe>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	f04f 0c0a 	mov.w	ip, #10
 8007b2e:	4619      	mov	r1, r3
 8007b30:	3401      	adds	r4, #1
 8007b32:	9305      	str	r3, [sp, #20]
 8007b34:	4620      	mov	r0, r4
 8007b36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b3a:	3a30      	subs	r2, #48	@ 0x30
 8007b3c:	2a09      	cmp	r2, #9
 8007b3e:	d903      	bls.n	8007b48 <_vfiprintf_r+0x1cc>
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d0c6      	beq.n	8007ad2 <_vfiprintf_r+0x156>
 8007b44:	9105      	str	r1, [sp, #20]
 8007b46:	e7c4      	b.n	8007ad2 <_vfiprintf_r+0x156>
 8007b48:	4604      	mov	r4, r0
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b50:	e7f0      	b.n	8007b34 <_vfiprintf_r+0x1b8>
 8007b52:	ab03      	add	r3, sp, #12
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	462a      	mov	r2, r5
 8007b58:	4630      	mov	r0, r6
 8007b5a:	4b13      	ldr	r3, [pc, #76]	@ (8007ba8 <_vfiprintf_r+0x22c>)
 8007b5c:	a904      	add	r1, sp, #16
 8007b5e:	f7fd fbcd 	bl	80052fc <_printf_float>
 8007b62:	4607      	mov	r7, r0
 8007b64:	1c78      	adds	r0, r7, #1
 8007b66:	d1d6      	bne.n	8007b16 <_vfiprintf_r+0x19a>
 8007b68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b6a:	07d9      	lsls	r1, r3, #31
 8007b6c:	d405      	bmi.n	8007b7a <_vfiprintf_r+0x1fe>
 8007b6e:	89ab      	ldrh	r3, [r5, #12]
 8007b70:	059a      	lsls	r2, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_vfiprintf_r+0x1fe>
 8007b74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b76:	f7fe f923 	bl	8005dc0 <__retarget_lock_release_recursive>
 8007b7a:	89ab      	ldrh	r3, [r5, #12]
 8007b7c:	065b      	lsls	r3, r3, #25
 8007b7e:	f53f af1f 	bmi.w	80079c0 <_vfiprintf_r+0x44>
 8007b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b84:	e71e      	b.n	80079c4 <_vfiprintf_r+0x48>
 8007b86:	ab03      	add	r3, sp, #12
 8007b88:	9300      	str	r3, [sp, #0]
 8007b8a:	462a      	mov	r2, r5
 8007b8c:	4630      	mov	r0, r6
 8007b8e:	4b06      	ldr	r3, [pc, #24]	@ (8007ba8 <_vfiprintf_r+0x22c>)
 8007b90:	a904      	add	r1, sp, #16
 8007b92:	f7fd fe51 	bl	8005838 <_printf_i>
 8007b96:	e7e4      	b.n	8007b62 <_vfiprintf_r+0x1e6>
 8007b98:	08008108 	.word	0x08008108
 8007b9c:	0800810e 	.word	0x0800810e
 8007ba0:	08008112 	.word	0x08008112
 8007ba4:	080052fd 	.word	0x080052fd
 8007ba8:	08007959 	.word	0x08007959

08007bac <__swbuf_r>:
 8007bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bae:	460e      	mov	r6, r1
 8007bb0:	4614      	mov	r4, r2
 8007bb2:	4605      	mov	r5, r0
 8007bb4:	b118      	cbz	r0, 8007bbe <__swbuf_r+0x12>
 8007bb6:	6a03      	ldr	r3, [r0, #32]
 8007bb8:	b90b      	cbnz	r3, 8007bbe <__swbuf_r+0x12>
 8007bba:	f7fd ffe9 	bl	8005b90 <__sinit>
 8007bbe:	69a3      	ldr	r3, [r4, #24]
 8007bc0:	60a3      	str	r3, [r4, #8]
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	071a      	lsls	r2, r3, #28
 8007bc6:	d501      	bpl.n	8007bcc <__swbuf_r+0x20>
 8007bc8:	6923      	ldr	r3, [r4, #16]
 8007bca:	b943      	cbnz	r3, 8007bde <__swbuf_r+0x32>
 8007bcc:	4621      	mov	r1, r4
 8007bce:	4628      	mov	r0, r5
 8007bd0:	f000 f82a 	bl	8007c28 <__swsetup_r>
 8007bd4:	b118      	cbz	r0, 8007bde <__swbuf_r+0x32>
 8007bd6:	f04f 37ff 	mov.w	r7, #4294967295
 8007bda:	4638      	mov	r0, r7
 8007bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bde:	6823      	ldr	r3, [r4, #0]
 8007be0:	6922      	ldr	r2, [r4, #16]
 8007be2:	b2f6      	uxtb	r6, r6
 8007be4:	1a98      	subs	r0, r3, r2
 8007be6:	6963      	ldr	r3, [r4, #20]
 8007be8:	4637      	mov	r7, r6
 8007bea:	4283      	cmp	r3, r0
 8007bec:	dc05      	bgt.n	8007bfa <__swbuf_r+0x4e>
 8007bee:	4621      	mov	r1, r4
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	f7ff fd9b 	bl	800772c <_fflush_r>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	d1ed      	bne.n	8007bd6 <__swbuf_r+0x2a>
 8007bfa:	68a3      	ldr	r3, [r4, #8]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	60a3      	str	r3, [r4, #8]
 8007c00:	6823      	ldr	r3, [r4, #0]
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	6022      	str	r2, [r4, #0]
 8007c06:	701e      	strb	r6, [r3, #0]
 8007c08:	6962      	ldr	r2, [r4, #20]
 8007c0a:	1c43      	adds	r3, r0, #1
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d004      	beq.n	8007c1a <__swbuf_r+0x6e>
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	07db      	lsls	r3, r3, #31
 8007c14:	d5e1      	bpl.n	8007bda <__swbuf_r+0x2e>
 8007c16:	2e0a      	cmp	r6, #10
 8007c18:	d1df      	bne.n	8007bda <__swbuf_r+0x2e>
 8007c1a:	4621      	mov	r1, r4
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	f7ff fd85 	bl	800772c <_fflush_r>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	d0d9      	beq.n	8007bda <__swbuf_r+0x2e>
 8007c26:	e7d6      	b.n	8007bd6 <__swbuf_r+0x2a>

08007c28 <__swsetup_r>:
 8007c28:	b538      	push	{r3, r4, r5, lr}
 8007c2a:	4b29      	ldr	r3, [pc, #164]	@ (8007cd0 <__swsetup_r+0xa8>)
 8007c2c:	4605      	mov	r5, r0
 8007c2e:	6818      	ldr	r0, [r3, #0]
 8007c30:	460c      	mov	r4, r1
 8007c32:	b118      	cbz	r0, 8007c3c <__swsetup_r+0x14>
 8007c34:	6a03      	ldr	r3, [r0, #32]
 8007c36:	b90b      	cbnz	r3, 8007c3c <__swsetup_r+0x14>
 8007c38:	f7fd ffaa 	bl	8005b90 <__sinit>
 8007c3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c40:	0719      	lsls	r1, r3, #28
 8007c42:	d422      	bmi.n	8007c8a <__swsetup_r+0x62>
 8007c44:	06da      	lsls	r2, r3, #27
 8007c46:	d407      	bmi.n	8007c58 <__swsetup_r+0x30>
 8007c48:	2209      	movs	r2, #9
 8007c4a:	602a      	str	r2, [r5, #0]
 8007c4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c50:	f04f 30ff 	mov.w	r0, #4294967295
 8007c54:	81a3      	strh	r3, [r4, #12]
 8007c56:	e033      	b.n	8007cc0 <__swsetup_r+0x98>
 8007c58:	0758      	lsls	r0, r3, #29
 8007c5a:	d512      	bpl.n	8007c82 <__swsetup_r+0x5a>
 8007c5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c5e:	b141      	cbz	r1, 8007c72 <__swsetup_r+0x4a>
 8007c60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c64:	4299      	cmp	r1, r3
 8007c66:	d002      	beq.n	8007c6e <__swsetup_r+0x46>
 8007c68:	4628      	mov	r0, r5
 8007c6a:	f7fe ff09 	bl	8006a80 <_free_r>
 8007c6e:	2300      	movs	r3, #0
 8007c70:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c72:	89a3      	ldrh	r3, [r4, #12]
 8007c74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c78:	81a3      	strh	r3, [r4, #12]
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	6063      	str	r3, [r4, #4]
 8007c7e:	6923      	ldr	r3, [r4, #16]
 8007c80:	6023      	str	r3, [r4, #0]
 8007c82:	89a3      	ldrh	r3, [r4, #12]
 8007c84:	f043 0308 	orr.w	r3, r3, #8
 8007c88:	81a3      	strh	r3, [r4, #12]
 8007c8a:	6923      	ldr	r3, [r4, #16]
 8007c8c:	b94b      	cbnz	r3, 8007ca2 <__swsetup_r+0x7a>
 8007c8e:	89a3      	ldrh	r3, [r4, #12]
 8007c90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c98:	d003      	beq.n	8007ca2 <__swsetup_r+0x7a>
 8007c9a:	4621      	mov	r1, r4
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	f000 f882 	bl	8007da6 <__smakebuf_r>
 8007ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ca6:	f013 0201 	ands.w	r2, r3, #1
 8007caa:	d00a      	beq.n	8007cc2 <__swsetup_r+0x9a>
 8007cac:	2200      	movs	r2, #0
 8007cae:	60a2      	str	r2, [r4, #8]
 8007cb0:	6962      	ldr	r2, [r4, #20]
 8007cb2:	4252      	negs	r2, r2
 8007cb4:	61a2      	str	r2, [r4, #24]
 8007cb6:	6922      	ldr	r2, [r4, #16]
 8007cb8:	b942      	cbnz	r2, 8007ccc <__swsetup_r+0xa4>
 8007cba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007cbe:	d1c5      	bne.n	8007c4c <__swsetup_r+0x24>
 8007cc0:	bd38      	pop	{r3, r4, r5, pc}
 8007cc2:	0799      	lsls	r1, r3, #30
 8007cc4:	bf58      	it	pl
 8007cc6:	6962      	ldrpl	r2, [r4, #20]
 8007cc8:	60a2      	str	r2, [r4, #8]
 8007cca:	e7f4      	b.n	8007cb6 <__swsetup_r+0x8e>
 8007ccc:	2000      	movs	r0, #0
 8007cce:	e7f7      	b.n	8007cc0 <__swsetup_r+0x98>
 8007cd0:	20000020 	.word	0x20000020

08007cd4 <_raise_r>:
 8007cd4:	291f      	cmp	r1, #31
 8007cd6:	b538      	push	{r3, r4, r5, lr}
 8007cd8:	4605      	mov	r5, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	d904      	bls.n	8007ce8 <_raise_r+0x14>
 8007cde:	2316      	movs	r3, #22
 8007ce0:	6003      	str	r3, [r0, #0]
 8007ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce6:	bd38      	pop	{r3, r4, r5, pc}
 8007ce8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007cea:	b112      	cbz	r2, 8007cf2 <_raise_r+0x1e>
 8007cec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007cf0:	b94b      	cbnz	r3, 8007d06 <_raise_r+0x32>
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	f000 f830 	bl	8007d58 <_getpid_r>
 8007cf8:	4622      	mov	r2, r4
 8007cfa:	4601      	mov	r1, r0
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d02:	f000 b817 	b.w	8007d34 <_kill_r>
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d00a      	beq.n	8007d20 <_raise_r+0x4c>
 8007d0a:	1c59      	adds	r1, r3, #1
 8007d0c:	d103      	bne.n	8007d16 <_raise_r+0x42>
 8007d0e:	2316      	movs	r3, #22
 8007d10:	6003      	str	r3, [r0, #0]
 8007d12:	2001      	movs	r0, #1
 8007d14:	e7e7      	b.n	8007ce6 <_raise_r+0x12>
 8007d16:	2100      	movs	r1, #0
 8007d18:	4620      	mov	r0, r4
 8007d1a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007d1e:	4798      	blx	r3
 8007d20:	2000      	movs	r0, #0
 8007d22:	e7e0      	b.n	8007ce6 <_raise_r+0x12>

08007d24 <raise>:
 8007d24:	4b02      	ldr	r3, [pc, #8]	@ (8007d30 <raise+0xc>)
 8007d26:	4601      	mov	r1, r0
 8007d28:	6818      	ldr	r0, [r3, #0]
 8007d2a:	f7ff bfd3 	b.w	8007cd4 <_raise_r>
 8007d2e:	bf00      	nop
 8007d30:	20000020 	.word	0x20000020

08007d34 <_kill_r>:
 8007d34:	b538      	push	{r3, r4, r5, lr}
 8007d36:	2300      	movs	r3, #0
 8007d38:	4d06      	ldr	r5, [pc, #24]	@ (8007d54 <_kill_r+0x20>)
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	4608      	mov	r0, r1
 8007d3e:	4611      	mov	r1, r2
 8007d40:	602b      	str	r3, [r5, #0]
 8007d42:	f7fa f8c2 	bl	8001eca <_kill>
 8007d46:	1c43      	adds	r3, r0, #1
 8007d48:	d102      	bne.n	8007d50 <_kill_r+0x1c>
 8007d4a:	682b      	ldr	r3, [r5, #0]
 8007d4c:	b103      	cbz	r3, 8007d50 <_kill_r+0x1c>
 8007d4e:	6023      	str	r3, [r4, #0]
 8007d50:	bd38      	pop	{r3, r4, r5, pc}
 8007d52:	bf00      	nop
 8007d54:	2000052c 	.word	0x2000052c

08007d58 <_getpid_r>:
 8007d58:	f7fa b8b0 	b.w	8001ebc <_getpid>

08007d5c <__swhatbuf_r>:
 8007d5c:	b570      	push	{r4, r5, r6, lr}
 8007d5e:	460c      	mov	r4, r1
 8007d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d64:	4615      	mov	r5, r2
 8007d66:	2900      	cmp	r1, #0
 8007d68:	461e      	mov	r6, r3
 8007d6a:	b096      	sub	sp, #88	@ 0x58
 8007d6c:	da0c      	bge.n	8007d88 <__swhatbuf_r+0x2c>
 8007d6e:	89a3      	ldrh	r3, [r4, #12]
 8007d70:	2100      	movs	r1, #0
 8007d72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d76:	bf14      	ite	ne
 8007d78:	2340      	movne	r3, #64	@ 0x40
 8007d7a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d7e:	2000      	movs	r0, #0
 8007d80:	6031      	str	r1, [r6, #0]
 8007d82:	602b      	str	r3, [r5, #0]
 8007d84:	b016      	add	sp, #88	@ 0x58
 8007d86:	bd70      	pop	{r4, r5, r6, pc}
 8007d88:	466a      	mov	r2, sp
 8007d8a:	f000 f849 	bl	8007e20 <_fstat_r>
 8007d8e:	2800      	cmp	r0, #0
 8007d90:	dbed      	blt.n	8007d6e <__swhatbuf_r+0x12>
 8007d92:	9901      	ldr	r1, [sp, #4]
 8007d94:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d98:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d9c:	4259      	negs	r1, r3
 8007d9e:	4159      	adcs	r1, r3
 8007da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007da4:	e7eb      	b.n	8007d7e <__swhatbuf_r+0x22>

08007da6 <__smakebuf_r>:
 8007da6:	898b      	ldrh	r3, [r1, #12]
 8007da8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007daa:	079d      	lsls	r5, r3, #30
 8007dac:	4606      	mov	r6, r0
 8007dae:	460c      	mov	r4, r1
 8007db0:	d507      	bpl.n	8007dc2 <__smakebuf_r+0x1c>
 8007db2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007db6:	6023      	str	r3, [r4, #0]
 8007db8:	6123      	str	r3, [r4, #16]
 8007dba:	2301      	movs	r3, #1
 8007dbc:	6163      	str	r3, [r4, #20]
 8007dbe:	b003      	add	sp, #12
 8007dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dc2:	466a      	mov	r2, sp
 8007dc4:	ab01      	add	r3, sp, #4
 8007dc6:	f7ff ffc9 	bl	8007d5c <__swhatbuf_r>
 8007dca:	9f00      	ldr	r7, [sp, #0]
 8007dcc:	4605      	mov	r5, r0
 8007dce:	4639      	mov	r1, r7
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	f7fe fec7 	bl	8006b64 <_malloc_r>
 8007dd6:	b948      	cbnz	r0, 8007dec <__smakebuf_r+0x46>
 8007dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ddc:	059a      	lsls	r2, r3, #22
 8007dde:	d4ee      	bmi.n	8007dbe <__smakebuf_r+0x18>
 8007de0:	f023 0303 	bic.w	r3, r3, #3
 8007de4:	f043 0302 	orr.w	r3, r3, #2
 8007de8:	81a3      	strh	r3, [r4, #12]
 8007dea:	e7e2      	b.n	8007db2 <__smakebuf_r+0xc>
 8007dec:	89a3      	ldrh	r3, [r4, #12]
 8007dee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007df6:	81a3      	strh	r3, [r4, #12]
 8007df8:	9b01      	ldr	r3, [sp, #4]
 8007dfa:	6020      	str	r0, [r4, #0]
 8007dfc:	b15b      	cbz	r3, 8007e16 <__smakebuf_r+0x70>
 8007dfe:	4630      	mov	r0, r6
 8007e00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e04:	f000 f81e 	bl	8007e44 <_isatty_r>
 8007e08:	b128      	cbz	r0, 8007e16 <__smakebuf_r+0x70>
 8007e0a:	89a3      	ldrh	r3, [r4, #12]
 8007e0c:	f023 0303 	bic.w	r3, r3, #3
 8007e10:	f043 0301 	orr.w	r3, r3, #1
 8007e14:	81a3      	strh	r3, [r4, #12]
 8007e16:	89a3      	ldrh	r3, [r4, #12]
 8007e18:	431d      	orrs	r5, r3
 8007e1a:	81a5      	strh	r5, [r4, #12]
 8007e1c:	e7cf      	b.n	8007dbe <__smakebuf_r+0x18>
	...

08007e20 <_fstat_r>:
 8007e20:	b538      	push	{r3, r4, r5, lr}
 8007e22:	2300      	movs	r3, #0
 8007e24:	4d06      	ldr	r5, [pc, #24]	@ (8007e40 <_fstat_r+0x20>)
 8007e26:	4604      	mov	r4, r0
 8007e28:	4608      	mov	r0, r1
 8007e2a:	4611      	mov	r1, r2
 8007e2c:	602b      	str	r3, [r5, #0]
 8007e2e:	f7fa f8ab 	bl	8001f88 <_fstat>
 8007e32:	1c43      	adds	r3, r0, #1
 8007e34:	d102      	bne.n	8007e3c <_fstat_r+0x1c>
 8007e36:	682b      	ldr	r3, [r5, #0]
 8007e38:	b103      	cbz	r3, 8007e3c <_fstat_r+0x1c>
 8007e3a:	6023      	str	r3, [r4, #0]
 8007e3c:	bd38      	pop	{r3, r4, r5, pc}
 8007e3e:	bf00      	nop
 8007e40:	2000052c 	.word	0x2000052c

08007e44 <_isatty_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	2300      	movs	r3, #0
 8007e48:	4d05      	ldr	r5, [pc, #20]	@ (8007e60 <_isatty_r+0x1c>)
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	602b      	str	r3, [r5, #0]
 8007e50:	f7fa f8a9 	bl	8001fa6 <_isatty>
 8007e54:	1c43      	adds	r3, r0, #1
 8007e56:	d102      	bne.n	8007e5e <_isatty_r+0x1a>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	b103      	cbz	r3, 8007e5e <_isatty_r+0x1a>
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	bd38      	pop	{r3, r4, r5, pc}
 8007e60:	2000052c 	.word	0x2000052c

08007e64 <_init>:
 8007e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e66:	bf00      	nop
 8007e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e6a:	bc08      	pop	{r3}
 8007e6c:	469e      	mov	lr, r3
 8007e6e:	4770      	bx	lr

08007e70 <_fini>:
 8007e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e72:	bf00      	nop
 8007e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e76:	bc08      	pop	{r3}
 8007e78:	469e      	mov	lr, r3
 8007e7a:	4770      	bx	lr
