<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='251' type='50'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='53' c='_ZN4llvm13CSEConfigFull12shouldCSEOpcEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='179' u='r' c='_ZN4llvm28LegalizationArtifactCombiner16tryCombineMergesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='336' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='358' c='_ZN4llvm28LegalizationArtifactCombiner17getArtifactSrcRegERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='77' c='_ZL10isArtifactRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='964' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='374' u='r' c='_ZL18getTypeFromTypeIdxRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoEjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='558' u='r' c='_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='576' u='r' c='_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefIjEERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='980' c='_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='203' u='r' c='_ZN4llvm13RegBankSelect9repairRegERNS_14MachineOperandERKNS_16RegisterBankInfo12ValueMappingERNS0_18RepairingPlacementERKNS_14iterator_rangeIPKjEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1181' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2004' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2531' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='439' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='439' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='751' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='636' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='636' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1129' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='174' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='419' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='372' c='_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1336' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='171' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo32bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='175' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo32bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='259' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='261' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo64bitEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='287' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoSSE1Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='290' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoSSE1Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='332' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoSSE2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='336' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoSSE2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='383' u='r' c='_ZN4llvm16X86LegalizerInfo19setLegalizerInfoAVXEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='388' u='r' c='_ZN4llvm16X86LegalizerInfo19setLegalizerInfoAVXEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='416' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoAVX2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='420' u='r' c='_ZN4llvm16X86LegalizerInfo20setLegalizerInfoAVX2Ev'/>
