-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
-- Date        : Mon Jun 19 21:46:20 2017
-- Host        : trakaros-lemonsqueezy running 64-bit Ubuntu 16.04 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_ip_sobel_0_0/project_5_ip_sobel_0_0_sim_netlist.vhdl
-- Design      : project_5_ip_sobel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_AXILiteS_s_axi is
  port (
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \indvar_flatten_next_reg_617_reg[2]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_AXILiteS_s_axi : entity is "ip_sobel_AXILiteS_s_axi";
end project_5_ip_sobel_0_0_ip_sobel_AXILiteS_s_axi;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_AXILiteS_s_axi is
  signal \/FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_0_[0]\ : signal is "yes";
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of s_axi_AXILiteS_RVALID_INST_0 : label is "soft_lutpair4";
begin
  ap_start <= \^ap_start\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
\/FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000BFF0B"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => s_axi_AXILiteS_AWVALID,
      O => \/FSM_onehot_wstate[1]_i_1_n_0\
    );
\/FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => s_axi_AXILiteS_WVALID,
      O => \/FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \^out\(0),
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^out\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \/FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^out\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^out\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_start\,
      I2 => Q(0),
      O => D(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => ap_rst_n,
      I4 => \indvar_flatten_next_reg_617_reg[2]\,
      I5 => \ap_CS_fsm_reg[1]\,
      O => ap_enable_reg_pp0_iter0_reg
    );
ap_enable_reg_pp0_iter3_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      O => ap_NS_fsm1
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => int_ap_done_i_2_n_0,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => rstate(0),
      I4 => rstate(1),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(0),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart,
      I1 => Q(1),
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => int_auto_restart_i_2_n_0,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => int_auto_restart_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => int_auto_restart,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \^out\(1),
      I3 => \waddr_reg_n_0_[1]\,
      I4 => s_axi_AXILiteS_WVALID,
      O => int_auto_restart_i_2_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_auto_restart_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \^out\(1),
      I2 => \waddr_reg_n_0_[1]\,
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => Q(1),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => Q(1),
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(1),
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => int_ap_done,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => p_0_in,
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => p_1_in,
      I5 => \rdata[1]_i_2_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      I4 => \^ap_start\,
      I5 => Q(0),
      O => rdata(2)
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => rstate(0),
      I2 => rstate(1),
      O => ar_hs
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => int_auto_restart,
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      O => rdata(7)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => s_axi_AXILiteS_RREADY,
      I2 => rstate(0),
      I3 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_AXILiteS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_AXILiteS_ARREADY
    );
s_axi_AXILiteS_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      O => s_axi_AXILiteS_RVALID
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_buffer__parameterized0\ is
  port (
    m_axi_input_img_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    \q_tmp_reg[0]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_input_img_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    last_split : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \q_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \q_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    burst_valid : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_valid_reg_0 : in STD_LOGIC;
    \q_reg[11]_1\ : in STD_LOGIC;
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_buffer__parameterized0\ : entity is "ip_sobel_input_img_m_axi_buffer";
end \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[18]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[19]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[1]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[20]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[22]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[6]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[31]\ : STD_LOGIC;
  signal \^bus_wide_gen.len_cnt_reg[0]\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal first_split : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \full_n_i_4__1_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^m_axi_input_img_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_0 : STD_LOGIC;
  signal \mem_reg_i_8__0_n_0\ : STD_LOGIC;
  signal mem_reg_i_9_n_0 : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^q_tmp_reg[0]_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[6]_i_2_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \full_n_i_4__1\ : label is "soft_lutpair17";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair34";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \bus_wide_gen.data_buf_reg[31]\ <= \^bus_wide_gen.data_buf_reg[31]\;
  \bus_wide_gen.len_cnt_reg[0]\ <= \^bus_wide_gen.len_cnt_reg[0]\;
  full_n_reg_0(8 downto 0) <= \^full_n_reg_0\(8 downto 0);
  m_axi_input_img_RREADY <= \^m_axi_input_img_rready\;
  \q_tmp_reg[0]_0\ <= \^q_tmp_reg[0]_0\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[0]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[0]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => \dout_buf_reg_n_0_[8]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[16]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[0]\,
      O => \bus_wide_gen.data_buf[0]_i_2_n_0\
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[10]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[10]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(10),
      O => D(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[18]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(2),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[10]\,
      O => \bus_wide_gen.data_buf[10]_i_2_n_0\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[11]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[11]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(11),
      O => D(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[19]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(3),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[11]\,
      O => \bus_wide_gen.data_buf[11]_i_2_n_0\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[12]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[12]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(12),
      O => D(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[20]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(4),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[12]\,
      O => \bus_wide_gen.data_buf[12]_i_2_n_0\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[13]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[13]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(13),
      O => D(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[21]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(5),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[13]\,
      O => \bus_wide_gen.data_buf[13]_i_2_n_0\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[14]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[14]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(14),
      O => D(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[22]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(6),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[14]\,
      O => \bus_wide_gen.data_buf[14]_i_2_n_0\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[15]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(15),
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[23]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(7),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[15]\,
      O => \bus_wide_gen.data_buf[15]_i_2_n_0\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[16]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[16]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(16),
      O => D(16)
    );
\bus_wide_gen.data_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(0),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[16]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[16]_i_2_n_0\
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[17]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[17]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(17),
      O => D(17)
    );
\bus_wide_gen.data_buf[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(1),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[17]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[17]_i_2_n_0\
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[18]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[18]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(18),
      O => D(18)
    );
\bus_wide_gen.data_buf[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(2),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[18]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[18]_i_2_n_0\
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[19]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[19]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(19),
      O => D(19)
    );
\bus_wide_gen.data_buf[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(3),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[19]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[19]_i_2_n_0\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[1]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[1]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(1),
      I1 => \dout_buf_reg_n_0_[9]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[17]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[1]\,
      O => \bus_wide_gen.data_buf[1]_i_2_n_0\
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[20]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[20]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(20),
      O => D(20)
    );
\bus_wide_gen.data_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(4),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[20]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[20]_i_2_n_0\
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[21]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[21]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(21),
      O => D(21)
    );
\bus_wide_gen.data_buf[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(5),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[21]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[21]_i_2_n_0\
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[22]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[22]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(22),
      O => D(22)
    );
\bus_wide_gen.data_buf[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(6),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[22]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[22]_i_2_n_0\
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[23]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(23),
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^full_n_reg_0\(7),
      I1 => \q_reg[11]_0\(0),
      I2 => \dout_buf_reg_n_0_[23]\,
      I3 => \q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[23]_i_2_n_0\
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \^beat_valid\,
      O => first_split
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[2]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[2]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(2),
      I1 => \dout_buf_reg_n_0_[10]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[18]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[2]\,
      O => \bus_wide_gen.data_buf[2]_i_2_n_0\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFCF8A"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \q_reg[11]\,
      I4 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      O => E(0)
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \^bus_wide_gen.data_buf_reg[31]\,
      O => \bus_wide_gen.data_buf[31]_i_4_n_0\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF5D"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.data_buf[31]_i_4_n_0\,
      O => \bus_wide_gen.data_buf_reg[24]\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^bus_wide_gen.len_cnt_reg[0]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => \^bus_wide_gen.data_buf_reg[31]\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[3]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[3]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(3),
      I1 => \dout_buf_reg_n_0_[11]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[19]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[3]\,
      O => \bus_wide_gen.data_buf[3]_i_2_n_0\
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[4]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[4]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(4),
      I1 => \dout_buf_reg_n_0_[12]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[20]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[4]\,
      O => \bus_wide_gen.data_buf[4]_i_2_n_0\
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[5]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[5]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(5),
      I1 => \dout_buf_reg_n_0_[13]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[21]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[5]\,
      O => \bus_wide_gen.data_buf[5]_i_2_n_0\
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[6]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[6]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(6),
      I1 => \dout_buf_reg_n_0_[14]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[22]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[6]\,
      O => \bus_wide_gen.data_buf[6]_i_2_n_0\
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[7]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^full_n_reg_0\(7),
      I1 => \dout_buf_reg_n_0_[15]\,
      I2 => \q_reg[11]_0\(0),
      I3 => \dout_buf_reg_n_0_[23]\,
      I4 => \q_reg[11]_0\(1),
      I5 => \dout_buf_reg_n_0_[7]\,
      O => \bus_wide_gen.data_buf[7]_i_2_n_0\
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[8]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[8]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(8),
      O => D(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[16]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(0),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[8]\,
      O => \bus_wide_gen.data_buf[8]_i_2_n_0\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[9]_i_2_n_0\,
      I1 => \q_reg[10]\,
      I2 => \dout_buf_reg_n_0_[9]\,
      I3 => first_split,
      I4 => \bus_wide_gen.data_buf_reg[31]_0\(9),
      O => D(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[17]\,
      I1 => \q_reg[11]_0\(0),
      I2 => \^full_n_reg_0\(1),
      I3 => \q_reg[11]_0\(1),
      I4 => \dout_buf_reg_n_0_[9]\,
      O => \bus_wide_gen.data_buf[9]_i_2_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => \^beat_valid\,
      I5 => burst_valid,
      O => \^bus_wide_gen.len_cnt_reg[0]\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0BA"
    )
        port map (
      I0 => first_split,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \q_reg[11]_1\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^q_tmp_reg[0]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[10]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[11]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[12]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[13]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[14]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[15]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[16]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[17]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[18]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[19]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[20]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[21]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[22]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[23]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \^full_n_reg_0\(0),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \^full_n_reg_0\(1),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \^full_n_reg_0\(2),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \^full_n_reg_0\(3),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \^full_n_reg_0\(4),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \^full_n_reg_0\(5),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \^full_n_reg_0\(6),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \^full_n_reg_0\(7),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_0\,
      Q => \^full_n_reg_0\(8),
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[4]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[5]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[6]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[7]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[8]\,
      R => \^q_tmp_reg[0]_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[9]\,
      R => \^q_tmp_reg[0]_0\
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => last_split,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^beat_valid\,
      R => \^q_tmp_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDF0F0F0F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => empty_n_i_2_n_0,
      I2 => push,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => empty_n_i_3_n_0,
      O => empty_n_i_2_n_0
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^q_tmp_reg[0]_0\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF33F333F3"
    )
        port map (
      I0 => \full_n_i_2__1_n_0\,
      I1 => ap_rst_n,
      I2 => empty_n_reg_n_0,
      I3 => dout_valid_reg_0,
      I4 => m_axi_input_img_RVALID,
      I5 => \^m_axi_input_img_rready\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_4__1_n_0\,
      O => \full_n_i_2__1_n_0\
    );
\full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_4__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^m_axi_input_img_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 6) => rnext(7 downto 1),
      ADDRARDADDR(5) => \mem_reg_i_8__0_n_0\,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_input_img_RLAST(15 downto 0),
      DIBDI(15 downto 0) => m_axi_input_img_RLAST(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_input_img_RLAST(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_32,
      DOPADOP(0) => mem_reg_n_33,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_input_img_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_input_img_RVALID,
      WEBWE(2) => m_axi_input_img_RVALID,
      WEBWE(1) => m_axi_input_img_RVALID,
      WEBWE(0) => m_axi_input_img_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6AAAAAAAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_0,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_0,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => mem_reg_i_10_n_0
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0FF00"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_0,
      I3 => raddr(6),
      I4 => mem_reg_i_9_n_0,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => raddr(5),
      I1 => last_split,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_0,
      I4 => \raddr[5]_i_1_n_0\,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => last_split,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_0,
      I4 => mem_reg_i_10_n_0,
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAA20AA"
    )
        port map (
      I0 => raddr(3),
      I1 => last_split,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_0,
      I4 => \raddr[3]_i_1_n_0\,
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FB0FF00FF00FF00"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_0,
      I3 => raddr(2),
      I4 => raddr(1),
      I5 => raddr(0),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFB000"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_0,
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66A6"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_0,
      I2 => \^beat_valid\,
      I3 => last_split,
      O => \mem_reg_i_8__0_n_0\
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_9_n_0
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595555595959595"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^m_axi_input_img_rready\,
      I2 => m_axi_input_img_RVALID,
      I3 => last_split,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_0,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(0),
      Q => q_tmp(0),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(10),
      Q => q_tmp(10),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(11),
      Q => q_tmp(11),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(12),
      Q => q_tmp(12),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(13),
      Q => q_tmp(13),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(14),
      Q => q_tmp(14),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(15),
      Q => q_tmp(15),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(16),
      Q => q_tmp(16),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(17),
      Q => q_tmp(17),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(18),
      Q => q_tmp(18),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(19),
      Q => q_tmp(19),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(1),
      Q => q_tmp(1),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(20),
      Q => q_tmp(20),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(21),
      Q => q_tmp(21),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(22),
      Q => q_tmp(22),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(23),
      Q => q_tmp(23),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(24),
      Q => q_tmp(24),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(25),
      Q => q_tmp(25),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(26),
      Q => q_tmp(26),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(27),
      Q => q_tmp(27),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(28),
      Q => q_tmp(28),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(29),
      Q => q_tmp(29),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(2),
      Q => q_tmp(2),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(30),
      Q => q_tmp(30),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(31),
      Q => q_tmp(31),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(32),
      Q => q_tmp(34),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(3),
      Q => q_tmp(3),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(4),
      Q => q_tmp(4),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(5),
      Q => q_tmp(5),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(6),
      Q => q_tmp(6),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(7),
      Q => q_tmp(7),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(8),
      Q => q_tmp(8),
      R => \^q_tmp_reg[0]_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_input_img_RLAST(9),
      Q => q_tmp(9),
      R => \^q_tmp_reg[0]_0\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_0\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      O => \raddr[2]_i_1_n_0\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1_n_0\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \raddr[5]_i_1_n_0\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => last_split,
      O => pop
    );
\raddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_9_n_0,
      O => \raddr[6]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mem_reg_i_8__0_n_0\,
      Q => raddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_0\,
      Q => raddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_0\,
      Q => raddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_2_n_0\,
      Q => raddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^q_tmp_reg[0]_0\
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B04F0000"
    )
        port map (
      I0 => last_split,
      I1 => \^beat_valid\,
      I2 => empty_n_reg_n_0,
      I3 => \^q\(0),
      I4 => push,
      I5 => empty_n_i_2_n_0,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^q_tmp_reg[0]_0\
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_0\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DA2A2A2"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => last_split,
      I3 => m_axi_input_img_RVALID,
      I4 => \^m_axi_input_img_rready\,
      O => \usedw[7]_i_1__1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw_reg[5]_0\(0),
      Q => \^q\(1),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw_reg[5]_0\(1),
      Q => \^q\(2),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw_reg[5]_0\(2),
      Q => \^q\(3),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw_reg[5]_0\(3),
      Q => \^q\(4),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw_reg[5]_0\(4),
      Q => \^q\(5),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^q_tmp_reg[0]_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_0\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^q_tmp_reg[0]_0\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_input_img_rready\,
      I1 => m_axi_input_img_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_0\,
      Q => waddr(4),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => waddr(6),
      R => \^q_tmp_reg[0]_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_0\,
      Q => waddr(7),
      R => \^q_tmp_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_addr_buf_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    next_loop : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    last_split : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \pout_reg[2]_0\ : out STD_LOGIC;
    invalid_len_event_reg : out STD_LOGIC;
    \sect_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]_1\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg : in STD_LOGIC;
    \dout_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    beat_valid : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.len_cnt_reg[6]\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo : entity is "ip_sobel_input_img_m_axi_fifo";
end project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[24]\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \full_n_i_5__0_n_0\ : STD_LOGIC;
  signal full_n_i_5_n_0 : STD_LOGIC;
  signal \full_n_i_6__0_n_0\ : STD_LOGIC;
  signal full_n_i_6_n_0 : STD_LOGIC;
  signal \full_n_i_7__0_n_0\ : STD_LOGIC;
  signal full_n_i_7_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^last_split\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_loop\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2_n_0\ : STD_LOGIC;
  signal \pout[2]_i_3_n_0\ : STD_LOGIC;
  signal \pout[2]_i_4_n_0\ : STD_LOGIC;
  signal \pout[2]_i_5_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \^sect_end_buf_reg[1]\ : STD_LOGIC;
  signal tail_split : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_burst_info : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of full_n_i_5 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of full_n_i_6 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of full_n_i_7 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \full_n_i_7__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of invalid_len_event_i_2 : label is "soft_lutpair37";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair47";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair47";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair49";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pout[2]_i_2__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pout[2]_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair39";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_buf_reg[24]\ <= \^bus_wide_gen.data_buf_reg[24]\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  last_split <= \^last_split\;
  next_loop <= \^next_loop\;
  \sect_end_buf_reg[1]\ <= \^sect_end_buf_reg[1]\;
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000410500000045"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => \^q\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[2]\,
      I5 => \^q\(1),
      O => \bus_wide_gen.data_buf_reg[23]\
    );
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(0)
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(1),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(1)
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(2),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(2)
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(3),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(3)
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(4),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(4)
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(5),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(5)
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(6),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(6)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57005500"
    )
        port map (
      I0 => dout_valid_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \dout_buf_reg[31]\(7),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      O => D(7)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000824F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[2]\,
      O => \bus_wide_gen.data_buf_reg[31]\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041051101"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[2]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \^bus_wide_gen.data_buf_reg[24]\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I1 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000900A900A0"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      I1 => tail_split(0),
      I2 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => tail_split(1),
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\,
      O => \^last_split\
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000828200"
    )
        port map (
      I0 => \full_n_i_5__0_n_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      I2 => tail_split(0),
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\,
      I4 => tail_split(1),
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.len_cnt[7]_i_4_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_8_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(1),
      I2 => \q_reg_n_0_[1]\,
      I3 => \bus_wide_gen.len_cnt_reg[6]\,
      O => \bus_wide_gen.len_cnt[7]_i_5_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]_0\(3),
      I3 => \q_reg_n_0_[3]\,
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(0),
      I5 => \q_reg_n_0_[0]\,
      O => \bus_wide_gen.len_cnt[7]_i_8_n_0\
    );
\bus_wide_gen.rdata_valid_t_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF07DB0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[2]\,
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => E(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      I3 => ap_rst_n,
      I4 => \^last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E22E0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => E(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\,
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\,
      I4 => ap_rst_n,
      I5 => \^last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \^q\(1),
      I3 => \bus_wide_gen.len_cnt_reg[2]\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_0\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[2]\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I1 => m_axi_input_img_ARREADY,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      O => \^next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_len_buf_reg[9]_0\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I3 => \sect_len_buf_reg[9]_0\(9),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I5 => \sect_len_buf_reg[9]_0\(8),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_0\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I3 => \sect_len_buf_reg[9]_0\(6),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I5 => \sect_len_buf_reg[9]_0\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^sect_end_buf_reg[1]\,
      O => \could_multi_bursts.loop_cnt_reg[0]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => rreq_handling_reg_0,
      I4 => \^next_loop\,
      O => \could_multi_bursts.sect_handling_reg\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => data_vld_reg_n_0,
      I4 => \pout[2]_i_2_n_0\,
      I5 => \^next_loop\,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout[2]_i_2_n_0\,
      O => pop0
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \^next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^sect_end_buf_reg[1]\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => full_n_i_2_n_0,
      I2 => \full_n_i_3__0_n_0\,
      I3 => \^fifo_burst_ready\,
      I4 => ap_rst_n,
      I5 => full_n_i_4_n_0,
      O => full_n_i_1_n_0
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => full_n_i_2_n_0
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAA0A2AAAAAAA2"
    )
        port map (
      I0 => beat_valid,
      I1 => full_n_i_5_n_0,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I4 => full_n_i_6_n_0,
      I5 => full_n_i_7_n_0,
      O => full_n_reg_0
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDF0000"
    )
        port map (
      I0 => \full_n_i_5__0_n_0\,
      I1 => full_n_i_6_n_0,
      I2 => full_n_i_5_n_0,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => \^burst_valid\,
      I5 => \full_n_i_6__0_n_0\,
      O => \full_n_i_3__0_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800AAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \full_n_i_5__0_n_0\,
      I2 => full_n_i_6_n_0,
      I3 => full_n_i_5_n_0,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I5 => \^burst_valid\,
      O => full_n_i_4_n_0
    );
full_n_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5565"
    )
        port map (
      I0 => tail_split(1),
      I1 => \bus_wide_gen.len_cnt_reg[2]\,
      I2 => \^q\(1),
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      O => full_n_i_5_n_0
    );
\full_n_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => beat_valid,
      I2 => \full_n_i_7__0_n_0\,
      I3 => \pout[2]_i_4_n_0\,
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(6),
      I5 => \bus_wide_gen.len_cnt_reg[7]_0\(7),
      O => \full_n_i_5__0_n_0\
    );
full_n_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A955AA"
    )
        port map (
      I0 => tail_split(0),
      I1 => \bus_wide_gen.len_cnt_reg[2]\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^q\(0),
      O => full_n_i_6_n_0
    );
\full_n_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF7FFF7FFF"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^fifo_burst_ready\,
      I4 => m_axi_input_img_ARREADY,
      I5 => \could_multi_bursts.ARVALID_Dummy_reg\,
      O => \full_n_i_6__0_n_0\
    );
full_n_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000020"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_wide_gen.len_cnt_reg[2]\,
      I2 => \^q\(1),
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      O => full_n_i_7_n_0
    );
\full_n_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]_0\(5),
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(4),
      I2 => \q_reg_n_0_[3]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]_0\(3),
      O => \full_n_i_7__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
invalid_len_event_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^sect_end_buf_reg[1]\,
      I2 => \end_addr_buf_reg[31]\(0),
      O => invalid_len_event_reg
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]_0\(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => tmp_burst_info(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      I2 => \sect_addr_buf_reg[1]_0\(1),
      O => tmp_burst_info(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_end_buf_reg[0]_0\,
      O => tmp_burst_info(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^next_loop\,
      CLK => ap_clk,
      D => tmp_burst_info(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_end_buf_reg[1]_1\,
      O => tmp_burst_info(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \^next_loop\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF0F0F0F0A4F0F0"
    )
        port map (
      I0 => \^next_loop\,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => \pout[2]_i_2_n_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => \^next_loop\,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => \pout[2]_i_2_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FB00FF00"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => full_n_i_5_n_0,
      I2 => full_n_i_6_n_0,
      I3 => \^burst_valid\,
      I4 => beat_valid,
      I5 => \pout[2]_i_3_n_0\,
      O => \pout[2]_i_2_n_0\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \end_addr_buf_reg[31]\(0),
      I1 => \^sect_end_buf_reg[1]\,
      I2 => rreq_handling_reg_0,
      I3 => fifo_rreq_valid,
      I4 => invalid_len_event,
      O => \pout_reg[2]_0\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]_0\(7),
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(6),
      I2 => \pout[2]_i_4_n_0\,
      I3 => \bus_wide_gen.len_cnt_reg[7]_0\(5),
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(4),
      I5 => \pout[2]_i_5_n_0\,
      O => \pout[2]_i_3_n_0\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]_0\(0),
      I2 => \bus_wide_gen.len_cnt_reg[7]_0\(2),
      I3 => \q_reg_n_0_[2]\,
      I4 => \bus_wide_gen.len_cnt_reg[7]_0\(1),
      I5 => \q_reg_n_0_[1]\,
      O => \pout[2]_i_4_n_0\
    );
\pout[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]_0\(3),
      I1 => \q_reg_n_0_[3]\,
      O => \pout[2]_i_5_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \q_reg_n_0_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \q_reg_n_0_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \q_reg_n_0_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => tail_split(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => tail_split(1),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => invalid_len_event,
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \^sect_end_buf_reg[1]\,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[1]\(0)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_addr_buf_reg[31]\(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(1),
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[1]_1\,
      O => \sect_end_buf_reg[1]_0\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(2),
      I4 => \beat_len_buf_reg[9]\(0),
      I5 => \start_addr_buf_reg[11]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(3),
      I4 => \beat_len_buf_reg[9]\(1),
      I5 => \start_addr_buf_reg[11]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(4),
      I4 => \beat_len_buf_reg[9]\(2),
      I5 => \start_addr_buf_reg[11]\(2),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(5),
      I4 => \beat_len_buf_reg[9]\(3),
      I5 => \start_addr_buf_reg[11]\(3),
      O => \sect_len_buf_reg[3]_0\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(6),
      I4 => \beat_len_buf_reg[9]\(4),
      I5 => \start_addr_buf_reg[11]\(4),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(7),
      I4 => \beat_len_buf_reg[9]\(5),
      I5 => \start_addr_buf_reg[11]\(5),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(8),
      I4 => \beat_len_buf_reg[9]\(6),
      I5 => \start_addr_buf_reg[11]\(6),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(9),
      I4 => \beat_len_buf_reg[9]\(7),
      I5 => \start_addr_buf_reg[11]\(7),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(10),
      I4 => \beat_len_buf_reg[9]\(8),
      I5 => \start_addr_buf_reg[11]\(8),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \end_addr_buf_reg[11]\(11),
      I4 => \beat_len_buf_reg[9]\(9),
      I5 => \start_addr_buf_reg[11]\(9),
      O => \sect_len_buf_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    \sect_cnt_reg_19__s_port_]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_rreq_ack : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_rreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    align_len0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    invalid_len_event_reg : out STD_LOGIC;
    fifo_rreq_valid_buf_reg_0 : out STD_LOGIC;
    \start_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rreq_handling_reg : in STD_LOGIC;
    fifo_rreq_valid_buf_reg_1 : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    push : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    \data_p1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized0\ : entity is "ip_sobel_input_img_m_axi_fifo";
end \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal \full_n_i_4__0_n_0\ : STD_LOGIC;
  signal \full_n_i_5__1_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg_19__s_net_1\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair54";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_input_img_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \start_addr[11]_i_1\ : label is "soft_lutpair55";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
  \sect_cnt_reg_19__s_port_]\ <= \sect_cnt_reg_19__s_net_1\;
\align_len[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_data(32),
      O => align_len0(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \full_n_i_4__0_n_0\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_0
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFBFBF"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => rreq_handling_reg,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \end_addr_buf_reg[31]\(0),
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_0
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAACACA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg_1,
      I2 => rreq_handling_reg,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \end_addr_buf_reg[31]\(0),
      O => fifo_rreq_valid_buf_reg_0
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \full_n_i_2__0_n_0\,
      I2 => \full_n_i_3__1_n_0\,
      I3 => \^rs2f_rreq_ack\,
      I4 => ap_rst_n,
      I5 => \full_n_i_4__0_n_0\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__0_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040004040"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => rreq_handling_reg,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => \end_addr_buf_reg[31]\(0),
      I5 => \full_n_i_5__1_n_0\,
      O => \full_n_i_3__1_n_0\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA8AAA8AAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => invalid_len_event,
      I2 => \^fifo_rreq_valid\,
      I3 => rreq_handling_reg,
      I4 => \could_multi_bursts.sect_handling_reg\,
      I5 => \end_addr_buf_reg[31]\(0),
      O => \full_n_i_4__0_n_0\
    );
\full_n_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^rs2f_rreq_ack\,
      I2 => Q(0),
      O => \full_n_i_5__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF470044"
    )
        port map (
      I0 => fifo_rreq_data(32),
      I1 => \^fifo_rreq_valid\,
      I2 => fifo_rreq_valid_buf_reg_1,
      I3 => rreq_handling_reg_0,
      I4 => invalid_len_event,
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(19),
      I1 => sect_cnt_reg(19),
      I2 => \end_addr_buf_reg[31]_0\(18),
      I3 => sect_cnt_reg(18),
      O => fifo_rreq_valid_buf_reg(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(17),
      I1 => \end_addr_buf_reg[31]_0\(17),
      I2 => sect_cnt_reg(15),
      I3 => \end_addr_buf_reg[31]_0\(15),
      I4 => \end_addr_buf_reg[31]_0\(16),
      I5 => sect_cnt_reg(16),
      O => fifo_rreq_valid_buf_reg(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => \end_addr_buf_reg[31]_0\(12),
      I2 => sect_cnt_reg(13),
      I3 => \end_addr_buf_reg[31]_0\(13),
      I4 => \end_addr_buf_reg[31]_0\(14),
      I5 => sect_cnt_reg(14),
      O => fifo_rreq_valid_buf_reg(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => \end_addr_buf_reg[31]_0\(11),
      I2 => sect_cnt_reg(9),
      I3 => \end_addr_buf_reg[31]_0\(9),
      I4 => \end_addr_buf_reg[31]_0\(10),
      I5 => sect_cnt_reg(10),
      O => S(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => \end_addr_buf_reg[31]_0\(6),
      I2 => sect_cnt_reg(7),
      I3 => \end_addr_buf_reg[31]_0\(7),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => sect_cnt_reg(8),
      O => S(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(3),
      I1 => \end_addr_buf_reg[31]_0\(3),
      I2 => sect_cnt_reg(4),
      I3 => \end_addr_buf_reg[31]_0\(4),
      I4 => \end_addr_buf_reg[31]_0\(5),
      I5 => sect_cnt_reg(5),
      O => S(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => \end_addr_buf_reg[31]_0\(0),
      I2 => sect_cnt_reg(1),
      I3 => \end_addr_buf_reg[31]_0\(1),
      I4 => \end_addr_buf_reg[31]_0\(2),
      I5 => sect_cnt_reg(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => rreq_handling_reg_1,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => push,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF0F0F0F0A4F0F0"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => rreq_handling_reg_1,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => rreq_handling_reg_1,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_0
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_0
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \start_addr_reg[11]\(0),
      R => ap_rst_n_0
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \start_addr_reg[11]\(10),
      R => ap_rst_n_0
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \start_addr_reg[11]\(11),
      R => ap_rst_n_0
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \start_addr_reg[11]\(1),
      R => ap_rst_n_0
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \start_addr_reg[11]\(2),
      R => ap_rst_n_0
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => fifo_rreq_data(32),
      R => ap_rst_n_0
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \start_addr_reg[11]\(3),
      R => ap_rst_n_0
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \start_addr_reg[11]\(4),
      R => ap_rst_n_0
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \start_addr_reg[11]\(5),
      R => ap_rst_n_0
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \start_addr_reg[11]\(6),
      R => ap_rst_n_0
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \start_addr_reg[11]\(7),
      R => ap_rst_n_0
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \start_addr_reg[11]\(8),
      R => ap_rst_n_0
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \start_addr_reg[11]\(9),
      R => ap_rst_n_0
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0054FFFF"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => fifo_rreq_valid_buf_reg_1,
      I2 => \^fifo_rreq_valid\,
      I3 => invalid_len_event,
      I4 => \could_multi_bursts.sect_handling_reg\,
      O => \sect_cnt_reg_19__s_net_1\
    );
\sect_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => \^next_rreq\,
      O => \sect_cnt[0]_i_3_n_0\
    );
\sect_cnt[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(3),
      I1 => \^next_rreq\,
      O => \sect_cnt[0]_i_4_n_0\
    );
\sect_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(2),
      I1 => \^next_rreq\,
      O => \sect_cnt[0]_i_5_n_0\
    );
\sect_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => \^next_rreq\,
      O => \sect_cnt[0]_i_6_n_0\
    );
\sect_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => \^next_rreq\,
      O => \sect_cnt[0]_i_7_n_0\
    );
\sect_cnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(15),
      I1 => \^next_rreq\,
      O => \sect_cnt[12]_i_2_n_0\
    );
\sect_cnt[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(14),
      I1 => \^next_rreq\,
      O => \sect_cnt[12]_i_3_n_0\
    );
\sect_cnt[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => \^next_rreq\,
      O => \sect_cnt[12]_i_4_n_0\
    );
\sect_cnt[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => \^next_rreq\,
      O => \sect_cnt[12]_i_5_n_0\
    );
\sect_cnt[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(19),
      I1 => \^next_rreq\,
      O => \sect_cnt[16]_i_2_n_0\
    );
\sect_cnt[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => \^next_rreq\,
      O => \sect_cnt[16]_i_3_n_0\
    );
\sect_cnt[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(17),
      I1 => \^next_rreq\,
      O => \sect_cnt[16]_i_4_n_0\
    );
\sect_cnt[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => \^next_rreq\,
      O => \sect_cnt[16]_i_5_n_0\
    );
\sect_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => \^next_rreq\,
      O => \sect_cnt[4]_i_2_n_0\
    );
\sect_cnt[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => \^next_rreq\,
      O => \sect_cnt[4]_i_3_n_0\
    );
\sect_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(5),
      I1 => \^next_rreq\,
      O => \sect_cnt[4]_i_4_n_0\
    );
\sect_cnt[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => \^next_rreq\,
      O => \sect_cnt[4]_i_5_n_0\
    );
\sect_cnt[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => \^next_rreq\,
      O => \sect_cnt[8]_i_2_n_0\
    );
\sect_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => \^next_rreq\,
      O => \sect_cnt[8]_i_3_n_0\
    );
\sect_cnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => \^next_rreq\,
      O => \sect_cnt[8]_i_4_n_0\
    );
\sect_cnt[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => \^next_rreq\,
      O => \sect_cnt[8]_i_5_n_0\
    );
\sect_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2_n_0\,
      CO(2) => \sect_cnt_reg[0]_i_2_n_1\,
      CO(1) => \sect_cnt_reg[0]_i_2_n_2\,
      CO(0) => \sect_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4_n_0\,
      S(2) => \sect_cnt[0]_i_5_n_0\,
      S(1) => \sect_cnt[0]_i_6_n_0\,
      S(0) => \sect_cnt[0]_i_7_n_0\
    );
\sect_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1_n_0\,
      CO(3) => \sect_cnt_reg[12]_i_1_n_0\,
      CO(2) => \sect_cnt_reg[12]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[12]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2_n_0\,
      S(2) => \sect_cnt[12]_i_3_n_0\,
      S(1) => \sect_cnt[12]_i_4_n_0\,
      S(0) => \sect_cnt[12]_i_5_n_0\
    );
\sect_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[16]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]_0\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2_n_0\,
      S(2) => \sect_cnt[16]_i_3_n_0\,
      S(1) => \sect_cnt[16]_i_4_n_0\,
      S(0) => \sect_cnt[16]_i_5_n_0\
    );
\sect_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2_n_0\,
      CO(3) => \sect_cnt_reg[4]_i_1_n_0\,
      CO(2) => \sect_cnt_reg[4]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[4]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2_n_0\,
      S(2) => \sect_cnt[4]_i_3_n_0\,
      S(1) => \sect_cnt[4]_i_4_n_0\,
      S(0) => \sect_cnt[4]_i_5_n_0\
    );
\sect_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1_n_0\,
      CO(3) => \sect_cnt_reg[8]_i_1_n_0\,
      CO(2) => \sect_cnt_reg[8]_i_1_n_1\,
      CO(1) => \sect_cnt_reg[8]_i_1_n_2\,
      CO(0) => \sect_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2_n_0\,
      S(2) => \sect_cnt[8]_i_3_n_0\,
      S(1) => \sect_cnt[8]_i_4_n_0\,
      S(0) => \sect_cnt[8]_i_5_n_0\
    );
\start_addr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \end_addr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.sect_handling_reg\,
      I3 => rreq_handling_reg,
      O => E(0)
    );
\start_addr_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054545400540054"
    )
        port map (
      I0 => invalid_len_event,
      I1 => \^fifo_rreq_valid\,
      I2 => fifo_rreq_valid_buf_reg_1,
      I3 => rreq_handling_reg,
      I4 => \could_multi_bursts.sect_handling_reg\,
      I5 => \end_addr_buf_reg[31]\(0),
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized1\ : entity is "ip_sobel_input_img_m_axi_fifo";
end \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized1\ is
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3_n_0\ : STD_LOGIC;
  signal \pout[3]_i_4_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair51";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\could_multi_bursts.ARVALID_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => fifo_burst_ready,
      I3 => m_axi_input_img_ARREADY,
      I4 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFAFAFABABABABA"
    )
        port map (
      I0 => next_loop,
      I1 => \pout[3]_i_3_n_0\,
      I2 => data_vld_reg_n_0,
      I3 => beat_valid,
      I4 => \dout_buf_reg[34]\(0),
      I5 => empty_n_reg_n_0,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => empty_n_reg_n_0,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__7_n_0\,
      I1 => ap_rst_n,
      I2 => data_vld_reg_n_0,
      I3 => beat_valid,
      I4 => \dout_buf_reg[34]\(0),
      I5 => empty_n_reg_n_0,
      O => full_n_i_1_n_0
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      I4 => \pout[3]_i_4_n_0\,
      I5 => \pout_reg__0\(0),
      O => \full_n_i_2__7_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pout[3]_i_4_n_0\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \pout_reg__0\(2),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_4_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000059990000"
    )
        port map (
      I0 => next_loop,
      I1 => empty_n_reg_n_0,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => data_vld_reg_n_0,
      I5 => \pout[3]_i_3_n_0\,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(1),
      I3 => \pout[3]_i_4_n_0\,
      I4 => \pout_reg__0\(0),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => next_loop,
      I1 => data_vld_reg_n_0,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => empty_n_reg_n_0,
      O => \pout[3]_i_4_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice is
  port (
    input_img_ARREADY : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \data_p2_reg[8]_0\ : out STD_LOGIC;
    \data_p2_reg[7]_0\ : out STD_LOGIC;
    \data_p2_reg[6]_0\ : out STD_LOGIC;
    \data_p2_reg[5]_0\ : out STD_LOGIC;
    \data_p2_reg[4]_0\ : out STD_LOGIC;
    \data_p2_reg[3]_0\ : out STD_LOGIC;
    \data_p2_reg[2]_0\ : out STD_LOGIC;
    \data_p2_reg[1]_0\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \abscond_reg_797_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \abscond_reg_797_reg[0]_0\ : out STD_LOGIC;
    \x_dir_2_0_2_reg_766_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_dir_2_0_2_reg_766_reg[0]_0\ : out STD_LOGIC;
    tmp_8_reg_7860 : out STD_LOGIC;
    \input_img_addr_7_reg_740_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \tmp_2_mid2_reg_661_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    \q_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond5_reg_657 : in STD_LOGIC;
    output_img_BVALID : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    \exitcond_flatten_reg_613_reg[0]\ : in STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    full_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice : entity is "ip_sobel_input_img_m_axi_reg_slice";
end project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice is
  signal \^abscond_reg_797_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^input_img_arready\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^x_dir_2_0_2_reg_766_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_p1[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_p2[0]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \data_p2[1]_i_6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \data_p2[2]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \data_p2[3]_i_6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \data_p2[4]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \data_p2[5]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_p2[6]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \data_p2[7]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \data_p2[8]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \input_img_addr_2_rea_reg_746[7]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \input_img_addr_7_reg_740[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pout[2]_i_3__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_2_mid2_reg_661[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \y_dir_2_2_reg_781[10]_i_1\ : label is "soft_lutpair85";
begin
  \abscond_reg_797_reg[0]_0\ <= \^abscond_reg_797_reg[0]_0\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  input_img_ARREADY <= \^input_img_arready\;
  s_ready_t_reg_0(1 downto 0) <= \^s_ready_t_reg_0\(1 downto 0);
  \x_dir_2_0_2_reg_766_reg[0]_0\ <= \^x_dir_2_0_2_reg_766_reg[0]_0\;
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I1 => \^input_img_arready\,
      O => ap_reg_ioackin_input_img_ARREADY_reg
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACECACACA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \^x_dir_2_0_2_reg_766_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter3_reg,
      I4 => ap_reg_pp0_iter3_or_cond5_reg_657,
      I5 => output_img_BVALID,
      O => D(0)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010001000FFFF"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I1 => \^input_img_arready\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => \state_reg[0]_0\(0),
      O => \^x_dir_2_0_2_reg_766_reg[0]_0\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888FF8F"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => Q(4),
      I2 => ap_enable_reg_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \^ap_cs_fsm_reg[5]\,
      O => D(1)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I1 => \^input_img_arready\,
      I2 => \state_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => ap_reg_pp0_iter1_or_cond5_reg_657,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => ap_enable_reg_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      O => D(2)
    );
\b_reg0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F44FFFF"
    )
        port map (
      I0 => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      I1 => Q(1),
      I2 => \^x_dir_2_0_2_reg_766_reg[0]_0\,
      I3 => Q(2),
      I4 => \^ap_cs_fsm_reg[5]\,
      O => \b_reg0_reg[6]\(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(0),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(10),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(1),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => rs2f_rreq_ack,
      I3 => \state_reg[1]_0\,
      O => load_p1
    );
\data_p1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(11),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_2_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(1),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(2),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(3),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(4),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(5),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(6),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(7),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(8),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1(9),
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \q_reg[11]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \q_reg[11]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_2_n_0\,
      Q => \q_reg[11]\(11),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \q_reg[11]\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \q_reg[11]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \q_reg[11]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \q_reg[11]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \q_reg[11]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \q_reg[11]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \q_reg[11]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \q_reg[11]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \q_reg[11]\(9),
      R => '0'
    );
\data_p2[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[0]_0\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^input_img_arready\,
      I1 => \ap_CS_fsm_reg[6]\,
      I2 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      O => load_p2
    );
\data_p2[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(1),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[1]_0\
    );
\data_p2[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(2),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[2]_0\
    );
\data_p2[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(3),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[3]_0\
    );
\data_p2[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(4),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[4]_0\
    );
\data_p2[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(5),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[5]_0\
    );
\data_p2[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(6),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[6]_0\
    );
\data_p2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(7),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[7]_0\
    );
\data_p2[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \input_img_addr_3_reg_711_reg[8]\(8),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => or_cond5_reg_657,
      O => \data_p2_reg[8]_0\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => ap_enable_reg_pp0_iter1_reg_1(9),
      Q => data_p2(9),
      R => '0'
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBBBB"
    )
        port map (
      I0 => \^x_dir_2_0_2_reg_766_reg[0]_0\,
      I1 => Q(3),
      I2 => output_img_BVALID,
      I3 => ap_reg_pp0_iter3_or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter3_reg,
      O => \^ap_cs_fsm_reg[5]\
    );
\input_img_addr_2_rea_reg_746[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_657,
      O => \^abscond_reg_797_reg[0]_0\
    );
\input_img_addr_7_reg_740[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I1 => \^ap_cs_fsm_reg[5]\,
      O => \input_img_addr_7_reg_740_reg[0]\(0)
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => rs2f_rreq_ack,
      O => push
    );
\pout[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => ap_enable_reg_pp0_iter3_reg,
      I2 => ap_reg_pp0_iter3_or_cond5_reg_657,
      I3 => output_img_BVALID,
      O => pop0
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0FC0"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => rs2f_rreq_ack,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => \^s_ready_t_reg_0\(1),
      I4 => \^input_img_arready\,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^input_img_arready\,
      R => ap_rst_n
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0F8F8"
    )
        port map (
      I0 => \^input_img_arready\,
      I1 => \^s_ready_t_reg_0\(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => rs2f_rreq_ack,
      I4 => \state_reg[1]_0\,
      O => \state[0]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^s_ready_t_reg_0\(0),
      R => ap_rst_n
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_reg(0),
      Q => \^s_ready_t_reg_0\(1),
      S => ap_rst_n
    );
\tmp4_reg_771[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I1 => Q(2),
      I2 => \^x_dir_2_0_2_reg_766_reg[0]_0\,
      O => \x_dir_2_0_2_reg_766_reg[0]\(0)
    );
\tmp_12_reg_802[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800AAAA00000000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I1 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      I2 => \^input_img_arready\,
      I3 => \state_reg[0]_0\(0),
      I4 => \^abscond_reg_797_reg[0]_0\,
      I5 => Q(4),
      O => \abscond_reg_797_reg[0]\(0)
    );
\tmp_2_mid2_reg_661[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond_flatten_reg_613_reg[0]\,
      I1 => \^ap_cs_fsm_reg[5]\,
      O => \tmp_2_mid2_reg_661_reg[11]\(0)
    );
\y_dir_2_2_reg_781[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I1 => \^ap_cs_fsm_reg[5]\,
      O => tmp_8_reg_7860
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_142_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_4_rea_reg_756_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_rea_reg_761_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_751_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_reg_728_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_mid2_reg_627_reg[5]\ : out STD_LOGIC;
    indvar_flatten_next_reg_6170 : out STD_LOGIC;
    \input_img_addr_4_reg_717_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_120_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_142_reg[0]_0\ : out STD_LOGIC;
    \j_1_reg_694_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_reg_674_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_reg_711_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_751_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \tmp_6_reg_813_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_2_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_output_img_WREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \or_cond5_reg_657_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg_1 : out STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : out STD_LOGIC;
    \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \j_mid2_reg_627_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    \tmp_2_mid2_v_v_reg_646_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_120_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_mid2_reg_627_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_reg_622_reg[0]\ : out STD_LOGIC;
    \tmp_1_mid1_reg_641_reg[0]\ : out STD_LOGIC;
    \tmp_mid1_reg_636_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC;
    \input_img_addr_4_rea_reg_756_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_1 : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[0]\ : in STD_LOGIC;
    \input_img_addr_4_reg_717_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \input_img_addr_3_reg_711_reg[0]_0\ : in STD_LOGIC;
    \input_img_addr_5_reg_728_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_10_2_reg_687_reg[1]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[1]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[2]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[2]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[3]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[3]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[4]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[4]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[5]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[5]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[6]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[6]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[7]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[7]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[8]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[8]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[9]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_10_2_reg_687_reg[10]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[11]\ : in STD_LOGIC;
    \input_img_addr_2_reg_705_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    or_cond5_reg_657 : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \exitcond_flatten_reg_613_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_3 : in STD_LOGIC;
    input_img_ARREADY : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    output_img_WREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    output_img_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    \or_cond5_reg_657_reg[0]_1\ : in STD_LOGIC;
    exitcond_flatten_fu_168_p2 : in STD_LOGIC;
    \input_img_addr_reg_674_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_s_reg_668 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \indvar_flatten_next_reg_617_reg[2]\ : in STD_LOGIC;
    or_cond5_fu_255_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond5_reg_657 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    exitcond_reg_622 : in STD_LOGIC;
    \i_reg_120_reg[2]\ : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_646_reg[5]\ : in STD_LOGIC;
    tmp_1_mid1_reg_641 : in STD_LOGIC;
    tmp_mid1_reg_636 : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    reg_1460 : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \state_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice__parameterized0\ : entity is "ip_sobel_input_img_m_axi_reg_slice";
end \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_i_2_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_i_3_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_i_4_n_0 : STD_LOGIC;
  signal \^ap_reg_ioackin_input_img_arready_reg\ : STD_LOGIC;
  signal \^ap_reg_ioackin_output_img_wready_reg\ : STD_LOGIC;
  signal \^ap_reg_ioackin_output_img_wready_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_10_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_11_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_12_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_14_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_15_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_16_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_17_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_4_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_5_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \^input_img_addr_2_reg_705_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^input_img_addr_3_rea_reg_751_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^input_img_addr_3_rea_reg_751_reg[0]_0\ : STD_LOGIC;
  signal \^input_img_addr_4_rea_reg_756_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^input_img_addr_5_rea_reg_761_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^j_mid2_reg_627_reg[5]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^or_cond5_reg_657_reg[0]\ : STD_LOGIC;
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \reg_142[7]_i_3_n_0\ : STD_LOGIC;
  signal \^reg_142_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_142_reg[0]_0\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_or_cond5_reg_657[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter2_or_cond5_reg_657[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_p2[0]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \data_p2[0]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_p2[10]_i_4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \data_p2[10]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_p2[11]_i_12\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_p2[11]_i_18\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_p2[11]_i_7\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \data_p2[11]_i_8\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_p2[1]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_p2[1]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_p2[2]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_p2[2]_i_4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \data_p2[3]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_p2[3]_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_p2[4]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_p2[4]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_p2[5]_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_p2[5]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_p2[6]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_p2[6]_i_4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_p2[7]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \data_p2[7]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \data_p2[8]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_p2[9]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_p2[9]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_p2[9]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \data_p2[9]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \exitcond_reg_622[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \indvar_flatten_next_reg_617[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \input_img_addr_3_rea_reg_751[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \input_img_addr_3_reg_711[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \input_img_addr_4_rea_reg_756[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \input_img_addr_5_rea_reg_761[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \input_img_addr_5_reg_728[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \j_1_reg_694[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \j_mid2_reg_627[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \j_mid2_reg_627[5]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \j_mid2_reg_627[5]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \or_cond5_reg_657[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp1_reg_608[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tmp_10_1_reg_680[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_1_mid1_reg_641[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_646[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_mid1_reg_636[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \waddr[7]_i_3__0\ : label is "soft_lutpair61";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[8]\ <= \^ap_cs_fsm_reg[8]\;
  ap_reg_ioackin_input_img_ARREADY_reg <= \^ap_reg_ioackin_input_img_arready_reg\;
  ap_reg_ioackin_output_img_WREADY_reg <= \^ap_reg_ioackin_output_img_wready_reg\;
  ap_reg_ioackin_output_img_WREADY_reg_0 <= \^ap_reg_ioackin_output_img_wready_reg_0\;
  \input_img_addr_2_reg_705_reg[0]\(0) <= \^input_img_addr_2_reg_705_reg[0]\(0);
  \input_img_addr_3_rea_reg_751_reg[0]\(0) <= \^input_img_addr_3_rea_reg_751_reg[0]\(0);
  \input_img_addr_3_rea_reg_751_reg[0]_0\ <= \^input_img_addr_3_rea_reg_751_reg[0]_0\;
  \input_img_addr_4_rea_reg_756_reg[7]\(0) <= \^input_img_addr_4_rea_reg_756_reg[7]\(0);
  \input_img_addr_5_rea_reg_761_reg[7]\(0) <= \^input_img_addr_5_rea_reg_761_reg[7]\(0);
  \j_mid2_reg_627_reg[5]\ <= \^j_mid2_reg_627_reg[5]\;
  \or_cond5_reg_657_reg[0]\ <= \^or_cond5_reg_657_reg[0]\;
  rdata_ack_t <= \^rdata_ack_t\;
  \reg_142_reg[0]\(0) <= \^reg_142_reg[0]\(0);
  \reg_142_reg[0]_0\ <= \^reg_142_reg[0]_0\;
  s_ready_t_reg_0(0) <= \^s_ready_t_reg_0\(0);
  \state_reg[1]_1\ <= \^state_reg[1]_1\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5D5D5"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \^or_cond5_reg_657_reg[0]\,
      I2 => Q(1),
      I3 => ap_start,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      I1 => Q(7),
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_cs_fsm_reg[2]\,
      I2 => \^or_cond5_reg_657_reg[0]\,
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => Q(2),
      I1 => \^or_cond5_reg_657_reg[0]\,
      I2 => ap_reg_ioackin_input_img_ARREADY_reg_2,
      I3 => Q(3),
      O => D(2)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => ap_enable_reg_pp0_iter1_reg_2,
      I4 => or_cond5_reg_657,
      I5 => ap_reg_ioackin_input_img_ARREADY_reg_1,
      O => \^or_cond5_reg_657_reg[0]\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_0\,
      I1 => \ap_CS_fsm[6]_i_3_n_0\,
      I2 => Q(5),
      O => D(3)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAA2AAA2A2A2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I2 => ap_enable_reg_pp0_iter1_reg_2,
      I3 => \^s_ready_t_reg_0\(0),
      I4 => input_img_ARREADY,
      I5 => ap_reg_ioackin_input_img_ARREADY_reg_3,
      O => \ap_CS_fsm[6]_i_2_n_0\
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I3 => output_img_AWREADY,
      I4 => ap_reg_ioackin_output_img_AWREADY,
      O => \ap_CS_fsm[6]_i_3_n_0\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I3 => output_img_WREADY,
      I4 => ap_reg_ioackin_output_img_WREADY,
      O => \^ap_reg_ioackin_output_img_wready_reg\
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACACACACA0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[8]\,
      I4 => output_img_WREADY,
      I5 => ap_reg_ioackin_output_img_WREADY,
      O => D(4)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \^ap_reg_ioackin_output_img_wready_reg_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_613_reg[0]\,
      I3 => or_cond5_reg_657,
      I4 => ap_reg_ioackin_input_img_ARREADY_reg_3,
      I5 => input_img_ARREADY,
      O => \^input_img_addr_3_rea_reg_751_reg[0]_0\
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000202020202020"
    )
        port map (
      I0 => exitcond_flatten_fu_168_p2,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^s_ready_t_reg_0\(0),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_reg_pp0_iter1_or_cond5_reg_657,
      O => \^ap_cs_fsm_reg[2]\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => ap_rst_n,
      I3 => \indvar_flatten_next_reg_617_reg[2]\,
      I4 => \ap_CS_fsm[1]_i_2_n_0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_2,
      I1 => \ap_CS_fsm[1]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_reg
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C0C0C0C0C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_rst_n,
      I3 => ap_NS_fsm1,
      I4 => \ap_CS_fsm[1]_i_2_n_0\,
      I5 => \ap_CS_fsm_reg[4]_0\,
      O => ap_enable_reg_pp0_iter3_reg
    );
ap_reg_ioackin_input_img_ARREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => ap_reg_ioackin_input_img_ARREADY_reg_3,
      I1 => input_img_ARREADY,
      I2 => \^ap_reg_ioackin_input_img_arready_reg\,
      I3 => ap_reg_ioackin_input_img_ARREADY_i_2_n_0,
      I4 => ap_reg_ioackin_input_img_ARREADY_i_3_n_0,
      O => ap_reg_ioackin_input_img_ARREADY_reg_0
    );
ap_reg_ioackin_input_img_ARREADY_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^input_img_addr_2_reg_705_reg[0]\(0),
      I2 => \exitcond_flatten_reg_613_reg[0]\,
      I3 => or_cond5_reg_657,
      I4 => \ap_CS_fsm_reg[6]\,
      O => ap_reg_ioackin_input_img_ARREADY_i_2_n_0
    );
ap_reg_ioackin_input_img_ARREADY_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0EFFEEFF0E"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => ap_reg_ioackin_input_img_ARREADY_i_4_n_0,
      I4 => ap_reg_ioackin_input_img_ARREADY_reg_1,
      I5 => \data_p2[11]_i_17_n_0\,
      O => ap_reg_ioackin_input_img_ARREADY_i_3_n_0
    );
ap_reg_ioackin_input_img_ARREADY_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54000000FFFFFFFF"
    )
        port map (
      I0 => \^or_cond5_reg_657_reg[0]\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter1_reg_2,
      I4 => or_cond5_reg_657,
      I5 => ap_rst_n,
      O => ap_reg_ioackin_input_img_ARREADY_i_4_n_0
    );
ap_reg_ioackin_output_img_AWREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
        port map (
      I0 => ap_reg_ioackin_output_img_AWREADY,
      I1 => output_img_AWREADY,
      I2 => \^ap_reg_ioackin_output_img_wready_reg_0\,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[6]_0\,
      I5 => \ap_CS_fsm[6]_i_3_n_0\,
      O => ap_reg_ioackin_output_img_AWREADY_reg
    );
ap_reg_ioackin_output_img_WREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AA000000AA00"
    )
        port map (
      I0 => ap_reg_ioackin_output_img_WREADY,
      I1 => output_img_WREADY,
      I2 => \^ap_reg_ioackin_output_img_wready_reg_0\,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm_reg[7]\,
      I5 => \^ap_reg_ioackin_output_img_wready_reg\,
      O => ap_reg_ioackin_output_img_WREADY_reg_1
    );
\ap_reg_pp0_iter1_or_cond5_reg_657[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => or_cond5_reg_657,
      I1 => Q(2),
      I2 => \^or_cond5_reg_657_reg[0]\,
      I3 => ap_reg_pp0_iter1_or_cond5_reg_657,
      O => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\
    );
\ap_reg_pp0_iter2_or_cond5_reg_657[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I1 => Q(2),
      I2 => \^or_cond5_reg_657_reg[0]\,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_657,
      O => \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\
    );
\ap_reg_pp0_iter3_or_cond5_reg_657[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I1 => Q(2),
      I2 => \^or_cond5_reg_657_reg[0]\,
      I3 => ap_reg_pp0_iter3_or_cond5_reg_657,
      O => \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\
    );
\bus_wide_gen.len_cnt[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB08888"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => reg_1460,
      I3 => \state[1]_i_2__1_n_0\,
      I4 => \^s_ready_t_reg_0\(0),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_0\,
      Q => \input_img_addr_4_rea_reg_756_reg[7]_0\(7),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[0]_i_2_n_0\,
      I2 => \data_p2[0]_i_3_n_0\,
      I3 => \data_p2[0]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[0]\,
      O => \data_p2_reg[11]\(0)
    );
\data_p2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(0),
      I1 => \input_img_addr_3_reg_711_reg[0]_0\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(0),
      O => \data_p2[0]_i_2_n_0\
    );
\data_p2[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(0),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(0),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[0]_i_3_n_0\
    );
\data_p2[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(0),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[0]_i_4_n_0\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \data_p2[10]_i_2_n_0\,
      I1 => \data_p2[10]_i_3_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[10]_i_4_n_0\,
      I4 => \data_p2[10]_i_5_n_0\,
      I5 => \tmp_10_2_reg_687_reg[10]\,
      O => \data_p2_reg[11]\(10)
    );
\data_p2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01015101"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => \input_img_addr_4_reg_717_reg[11]\(10),
      I2 => \data_p2[11]_i_15_n_0\,
      I3 => \data_p2[11]_i_14_n_0\,
      I4 => \input_img_addr_3_reg_711_reg[11]\(1),
      O => \data_p2[10]_i_2_n_0\
    );
\data_p2[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => \input_img_addr_5_reg_728_reg[11]\(10),
      O => \data_p2[10]_i_3_n_0\
    );
\data_p2[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(10),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(10),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[10]_i_4_n_0\
    );
\data_p2[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \data_p2[11]_i_12_n_0\,
      I1 => \state[1]_i_3_n_0\,
      I2 => \data_p2[11]_i_17_n_0\,
      I3 => \input_img_addr_2_reg_705_reg[11]\(10),
      O => \data_p2[10]_i_5_n_0\
    );
\data_p2[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555500000000"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => Q(4),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter1_reg_2,
      I5 => \ap_CS_fsm_reg[4]\,
      O => \data_p2[11]_i_10_n_0\
    );
\data_p2[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FFFFFFFFFF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I3 => or_cond5_reg_657,
      I4 => \exitcond_flatten_reg_613_reg[0]\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \data_p2[11]_i_11_n_0\
    );
\data_p2[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_p2[11]_i_15_n_0\,
      I1 => \data_p2[11]_i_14_n_0\,
      O => \data_p2[11]_i_12_n_0\
    );
\data_p2[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700000000000000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter1_reg_2,
      I5 => or_cond5_reg_657,
      O => \data_p2[11]_i_14_n_0\
    );
\data_p2[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => Q(2),
      I4 => ap_enable_reg_pp0_iter1_reg_2,
      I5 => or_cond5_reg_657,
      O => \data_p2[11]_i_15_n_0\
    );
\data_p2[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080000000800"
    )
        port map (
      I0 => Q(6),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_613_reg[0]\,
      I3 => or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      I5 => \^s_ready_t_reg_0\(0),
      O => \data_p2[11]_i_16_n_0\
    );
\data_p2[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080000000800"
    )
        port map (
      I0 => Q(7),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_613_reg[0]\,
      I3 => or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter1_reg_1,
      I5 => \^s_ready_t_reg_0\(0),
      O => \data_p2[11]_i_17_n_0\
    );
\data_p2[11]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I2 => \^s_ready_t_reg_0\(0),
      I3 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter1_reg_2,
      O => \data_p2_reg[0]_0\
    );
\data_p2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[11]_i_5_n_0\,
      I2 => \data_p2[11]_i_6_n_0\,
      I3 => \data_p2[11]_i_7_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[11]\,
      O => \data_p2_reg[11]\(11)
    );
\data_p2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880000888A0000"
    )
        port map (
      I0 => \data_p2[11]_i_10_n_0\,
      I1 => \data_p2[11]_i_11_n_0\,
      I2 => Q(5),
      I3 => Q(7),
      I4 => \data_p2[11]_i_12_n_0\,
      I5 => Q(6),
      O => \^ap_reg_ioackin_input_img_arready_reg\
    );
\data_p2[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003055FFFF3055"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(11),
      I1 => \input_img_addr_3_reg_711_reg[11]\(2),
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(11),
      O => \data_p2[11]_i_5_n_0\
    );
\data_p2[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(11),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(11),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[11]_i_6_n_0\
    );
\data_p2[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(11),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[11]_i_7_n_0\
    );
\data_p2[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => \data_p2[11]_i_12_n_0\,
      O => \data_p2[11]_i_8_n_0\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[1]_i_2_n_0\,
      I2 => \data_p2[1]_i_3_n_0\,
      I3 => \data_p2[1]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[1]\,
      O => \data_p2_reg[11]\(1)
    );
\data_p2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(1),
      I1 => \input_img_addr_3_reg_711_reg[1]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(1),
      O => \data_p2[1]_i_2_n_0\
    );
\data_p2[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(1),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(1),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[1]_i_3_n_0\
    );
\data_p2[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(1),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[1]_i_4_n_0\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[2]_i_2_n_0\,
      I2 => \data_p2[2]_i_3_n_0\,
      I3 => \data_p2[2]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[2]\,
      O => \data_p2_reg[11]\(2)
    );
\data_p2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(2),
      I1 => \input_img_addr_3_reg_711_reg[2]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(2),
      O => \data_p2[2]_i_2_n_0\
    );
\data_p2[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(2),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(2),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[2]_i_3_n_0\
    );
\data_p2[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(2),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[2]_i_4_n_0\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[3]_i_2_n_0\,
      I2 => \data_p2[3]_i_3_n_0\,
      I3 => \data_p2[3]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[3]\,
      O => \data_p2_reg[11]\(3)
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(3),
      I1 => \input_img_addr_3_reg_711_reg[3]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(3),
      O => \data_p2[3]_i_2_n_0\
    );
\data_p2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(3),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(3),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[3]_i_3_n_0\
    );
\data_p2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(3),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[3]_i_4_n_0\
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[4]_i_2_n_0\,
      I2 => \data_p2[4]_i_3_n_0\,
      I3 => \data_p2[4]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[4]\,
      O => \data_p2_reg[11]\(4)
    );
\data_p2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(4),
      I1 => \input_img_addr_3_reg_711_reg[4]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(4),
      O => \data_p2[4]_i_2_n_0\
    );
\data_p2[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(4),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(4),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[4]_i_3_n_0\
    );
\data_p2[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(4),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[4]_i_4_n_0\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[5]_i_2_n_0\,
      I2 => \data_p2[5]_i_3_n_0\,
      I3 => \data_p2[5]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[5]\,
      O => \data_p2_reg[11]\(5)
    );
\data_p2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(5),
      I1 => \input_img_addr_3_reg_711_reg[5]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(5),
      O => \data_p2[5]_i_2_n_0\
    );
\data_p2[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(5),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(5),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[5]_i_3_n_0\
    );
\data_p2[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(5),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[5]_i_4_n_0\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[6]_i_2_n_0\,
      I2 => \data_p2[6]_i_3_n_0\,
      I3 => \data_p2[6]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[6]\,
      O => \data_p2_reg[11]\(6)
    );
\data_p2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(6),
      I1 => \input_img_addr_3_reg_711_reg[6]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(6),
      O => \data_p2[6]_i_2_n_0\
    );
\data_p2[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(6),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(6),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[6]_i_3_n_0\
    );
\data_p2[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(6),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[6]_i_4_n_0\
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[7]_i_2_n_0\,
      I2 => \data_p2[7]_i_3_n_0\,
      I3 => \data_p2[7]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[7]\,
      O => \data_p2_reg[11]\(7)
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(7),
      I1 => \input_img_addr_3_reg_711_reg[7]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(7),
      O => \data_p2[7]_i_2_n_0\
    );
\data_p2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(7),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(7),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[7]_i_3_n_0\
    );
\data_p2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(7),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[7]_i_4_n_0\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \data_p2[8]_i_2_n_0\,
      I2 => \data_p2[8]_i_3_n_0\,
      I3 => \data_p2[8]_i_4_n_0\,
      I4 => \data_p2[11]_i_8_n_0\,
      I5 => \tmp_10_2_reg_687_reg[8]\,
      O => \data_p2_reg[11]\(8)
    );
\data_p2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C045FFFFC045"
    )
        port map (
      I0 => \input_img_addr_4_reg_717_reg[11]\(8),
      I1 => \input_img_addr_3_reg_711_reg[8]\,
      I2 => \data_p2[11]_i_14_n_0\,
      I3 => \data_p2[11]_i_15_n_0\,
      I4 => \state[1]_i_3_n_0\,
      I5 => \input_img_addr_5_reg_728_reg[11]\(8),
      O => \data_p2[8]_i_2_n_0\
    );
\data_p2[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(8),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(8),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[8]_i_3_n_0\
    );
\data_p2[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_img_addr_2_reg_705_reg[11]\(8),
      I1 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[8]_i_4_n_0\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
        port map (
      I0 => \data_p2[9]_i_2_n_0\,
      I1 => \data_p2[9]_i_3_n_0\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \data_p2[9]_i_4_n_0\,
      I4 => \data_p2[9]_i_5_n_0\,
      I5 => \tmp_10_2_reg_687_reg[9]\,
      O => \data_p2_reg[11]\(9)
    );
\data_p2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01015101"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => \input_img_addr_4_reg_717_reg[11]\(9),
      I2 => \data_p2[11]_i_15_n_0\,
      I3 => \data_p2[11]_i_14_n_0\,
      I4 => \input_img_addr_3_reg_711_reg[11]\(0),
      O => \data_p2[9]_i_2_n_0\
    );
\data_p2[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state[1]_i_3_n_0\,
      I1 => \input_img_addr_5_reg_728_reg[11]\(9),
      O => \data_p2[9]_i_3_n_0\
    );
\data_p2[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \input_img_addr_reg_674_reg[11]\(9),
      I1 => \data_p2[11]_i_16_n_0\,
      I2 => tmp_s_reg_668(9),
      I3 => \data_p2[11]_i_17_n_0\,
      O => \data_p2[9]_i_4_n_0\
    );
\data_p2[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \data_p2[11]_i_12_n_0\,
      I1 => \state[1]_i_3_n_0\,
      I2 => \data_p2[11]_i_17_n_0\,
      I3 => \input_img_addr_2_reg_705_reg[11]\(9),
      O => \data_p2[9]_i_5_n_0\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\exitcond_reg_622[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \^j_mid2_reg_627_reg[5]\,
      I1 => \indvar_flatten_next_reg_617_reg[2]\,
      I2 => p_1_in,
      I3 => exitcond_reg_622,
      O => \exitcond_reg_622_reg[0]\
    );
\indvar_flatten_next_reg_617[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^j_mid2_reg_627_reg[5]\,
      O => indvar_flatten_next_reg_6170
    );
\indvar_flatten_reg_109[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF000000000000"
    )
        port map (
      I0 => \exitcond_flatten_reg_613_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => Q(1),
      I3 => \^or_cond5_reg_657_reg[0]\,
      I4 => Q(0),
      I5 => ap_start,
      O => \i_reg_120_reg[0]_0\(0)
    );
\indvar_flatten_reg_109[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_flatten_reg_613_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => Q(1),
      I3 => \^or_cond5_reg_657_reg[0]\,
      O => \i_reg_120_reg[0]\(0)
    );
\input_img_addr_2_rea_reg_746[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => Q(6),
      I2 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[8]\,
      I4 => output_img_WREADY,
      I5 => ap_reg_ioackin_output_img_WREADY,
      O => \^e\(0)
    );
\input_img_addr_2_reg_705[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => \or_cond5_reg_657_reg[0]_1\,
      I1 => Q(6),
      I2 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      I3 => \^ap_cs_fsm_reg[8]\,
      I4 => output_img_WREADY,
      I5 => ap_reg_ioackin_output_img_WREADY,
      O => \^input_img_addr_2_reg_705_reg[0]\(0)
    );
\input_img_addr_3_rea_reg_751[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => Q(7),
      I3 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      O => \^input_img_addr_3_rea_reg_751_reg[0]\(0)
    );
\input_img_addr_3_reg_711[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \exitcond_flatten_reg_613_reg[0]\,
      I1 => or_cond5_reg_657,
      I2 => \ap_CS_fsm[1]_i_2_n_0\,
      O => \input_img_addr_3_reg_711_reg[0]\(0)
    );
\input_img_addr_4_rea_reg_756[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I2 => Q(1),
      I3 => \^or_cond5_reg_657_reg[0]\,
      O => \^input_img_addr_4_rea_reg_756_reg[7]\(0)
    );
\input_img_addr_5_rea_reg_761[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I2 => Q(2),
      I3 => \^or_cond5_reg_657_reg[0]\,
      O => \^input_img_addr_5_rea_reg_761_reg[7]\(0)
    );
\input_img_addr_5_reg_728[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => or_cond5_reg_657,
      I1 => Q(2),
      I2 => \^or_cond5_reg_657_reg[0]\,
      O => \input_img_addr_5_reg_728_reg[0]\(0)
    );
\j_1_reg_694[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_613_reg[0]\,
      O => \j_1_reg_694_reg[0]\(0)
    );
\j_mid2_reg_627[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^j_mid2_reg_627_reg[5]\,
      I1 => \indvar_flatten_next_reg_617_reg[2]\,
      I2 => p_1_in,
      O => \j_mid2_reg_627_reg[5]_1\(0)
    );
\j_mid2_reg_627[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j_mid2_reg_627_reg[5]\,
      I1 => \indvar_flatten_next_reg_617_reg[2]\,
      O => \j_mid2_reg_627_reg[5]_0\(0)
    );
\j_mid2_reg_627[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^or_cond5_reg_657_reg[0]\,
      I1 => Q(1),
      O => \^j_mid2_reg_627_reg[5]\
    );
mem_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_reg_pp0_iter2_or_cond5_reg_657,
      O => \^ap_cs_fsm_reg[8]\
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040400040404"
    )
        port map (
      I0 => ap_reg_ioackin_output_img_WREADY,
      I1 => Q(6),
      I2 => \^ap_cs_fsm_reg[8]\,
      I3 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter1_reg_2,
      I5 => \^s_ready_t_reg_0\(0),
      O => WEA(0)
    );
\or_cond5_reg_657[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => or_cond5_fu_255_p2,
      I1 => \exitcond_flatten_reg_613_reg[0]\,
      I2 => Q(2),
      I3 => \^or_cond5_reg_657_reg[0]\,
      I4 => or_cond5_reg_657,
      O => \or_cond5_reg_657_reg[0]_0\
    );
\output_img_addr_reg_723[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond5_reg_657,
      I1 => \^j_mid2_reg_627_reg[5]\,
      O => \input_img_addr_4_reg_717_reg[0]\(0)
    );
\reg_142[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF545454545454"
    )
        port map (
      I0 => \^reg_142_reg[0]_0\,
      I1 => ap_reg_ioackin_input_img_ARREADY_reg_3,
      I2 => input_img_ARREADY,
      I3 => \reg_142[7]_i_3_n_0\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_reg_pp0_iter2_or_cond5_reg_657,
      O => \^reg_142_reg[0]\(0)
    );
\reg_142[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(4),
      I1 => \^s_ready_t_reg_0\(0),
      I2 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I3 => ap_enable_reg_pp0_iter1_reg_2,
      O => \^reg_142_reg[0]_0\
    );
\reg_142[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F1FFFFFFFF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\(0),
      I1 => \^ap_cs_fsm_reg[8]\,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => input_img_ARREADY,
      I4 => ap_reg_ioackin_input_img_ARREADY_reg_3,
      I5 => Q(3),
      O => \reg_142[7]_i_3_n_0\
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F3C3C3C0C"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => \^s_ready_t_reg_0\(0),
      I3 => \state[1]_i_2__1_n_0\,
      I4 => reg_1460,
      I5 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCCC000CCCCC"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \^s_ready_t_reg_0\(0),
      I2 => \state[1]_i_2__1_n_0\,
      I3 => reg_1460,
      I4 => state(1),
      I5 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => state(1),
      I2 => reg_1460,
      I3 => \state[1]_i_2__1_n_0\,
      I4 => \^s_ready_t_reg_0\(0),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^state_reg[1]_1\,
      I1 => rs2f_rreq_ack,
      I2 => \state_reg[1]_2\(0),
      O => \state_reg[1]_0\(0)
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0002"
    )
        port map (
      I0 => \state_reg[1]_2\(1),
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \state[1]_i_3_n_0\,
      I3 => \state[1]_i_4_n_0\,
      I4 => ap_reg_ioackin_input_img_ARREADY_reg_3,
      O => \^state_reg[1]_1\
    );
\state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^reg_142_reg[0]\(0),
      I2 => \^input_img_addr_4_rea_reg_756_reg[7]\(0),
      I3 => \^input_img_addr_5_rea_reg_761_reg[7]\(0),
      I4 => \^input_img_addr_3_rea_reg_751_reg[0]\(0),
      O => \state[1]_i_2__1_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080808080"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I3 => \^s_ready_t_reg_0\(0),
      I4 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I5 => ap_enable_reg_pp0_iter2,
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333FFFB"
    )
        port map (
      I0 => Q(6),
      I1 => \data_p2[11]_i_12_n_0\,
      I2 => Q(7),
      I3 => Q(5),
      I4 => \data_p2[11]_i_11_n_0\,
      O => \state[1]_i_4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^s_ready_t_reg_0\(0),
      R => ap_rst_n_0
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => ap_rst_n_0
    );
\tmp1_reg_608[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j_mid2_reg_627_reg[5]\,
      O => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\(0)
    );
\tmp_10_1_reg_680[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_flatten_reg_613_reg[0]\,
      I1 => or_cond5_reg_657,
      I2 => \ap_CS_fsm[6]_i_2_n_0\,
      O => \input_img_addr_reg_674_reg[0]\(0)
    );
\tmp_1_mid1_reg_641[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE1110"
    )
        port map (
      I0 => \^j_mid2_reg_627_reg[5]\,
      I1 => \indvar_flatten_next_reg_617_reg[2]\,
      I2 => \i_reg_120_reg[2]\,
      I3 => \tmp_2_mid2_v_v_reg_646_reg[5]\,
      I4 => tmp_1_mid1_reg_641,
      O => \tmp_1_mid1_reg_641_reg[0]\
    );
\tmp_2_mid2_v_v_reg_646[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^j_mid2_reg_627_reg[5]\,
      I2 => \indvar_flatten_next_reg_617_reg[2]\,
      O => \tmp_2_mid2_v_v_reg_646_reg[0]\(0)
    );
\tmp_6_reg_813[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050501000000000"
    )
        port map (
      I0 => \^input_img_addr_3_rea_reg_751_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I3 => output_img_AWREADY,
      I4 => ap_reg_ioackin_output_img_AWREADY,
      I5 => Q(5),
      O => \tmp_6_reg_813_reg[0]\(0)
    );
\tmp_mid1_reg_636[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF1011"
    )
        port map (
      I0 => \^j_mid2_reg_627_reg[5]\,
      I1 => \indvar_flatten_next_reg_617_reg[2]\,
      I2 => \tmp_2_mid2_v_v_reg_646_reg[5]\,
      I3 => \i_reg_120_reg[2]\,
      I4 => tmp_mid1_reg_636,
      O => \tmp_mid1_reg_636_reg[0]\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => \^s_ready_t_reg_0\(0),
      O => \^ap_reg_ioackin_output_img_wready_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb_Mul3S_0 is
  port (
    \tmp_2_mid2_reg_661_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb_Mul3S_0 : entity is "ip_sobel_mul_6ns_bkb_Mul3S_0";
end project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb_Mul3S_0;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb_Mul3S_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \buff0[11]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[11]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[11]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[11]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[11]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[11]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[11]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[11]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[1]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[5]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[5]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[5]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[5]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[5]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[5]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_12_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_24_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[9]_i_9_n_0\ : STD_LOGIC;
  signal \buff0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \buff0_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \buff0_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_1\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_2\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_3\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_4\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_5\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_6\ : STD_LOGIC;
  signal \buff0_reg[9]_i_17_n_7\ : STD_LOGIC;
  signal \buff0_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  signal n_0_1 : STD_LOGIC;
  attribute RTL_KEEP of n_0_1 : signal is "true";
  signal n_0_2 : STD_LOGIC;
  attribute RTL_KEEP of n_0_2 : signal is "true";
  signal n_0_3 : STD_LOGIC;
  attribute RTL_KEEP of n_0_3 : signal is "true";
  signal n_0_4 : STD_LOGIC;
  attribute RTL_KEEP of n_0_4 : signal is "true";
  signal n_0_5 : STD_LOGIC;
  attribute RTL_KEEP of n_0_5 : signal is "true";
  signal n_0_6 : STD_LOGIC;
  attribute RTL_KEEP of n_0_6 : signal is "true";
  signal tmp_product : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_buff0_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[11]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[11]_i_5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \buff0[11]_i_6\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \buff0[11]_i_8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \buff0[1]_i_9\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \buff0[9]_i_10\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \buff0[9]_i_11\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \buff0[9]_i_12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \buff0[9]_i_13\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \buff0[9]_i_14\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \buff0[9]_i_16\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \buff0[9]_i_27\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \buff0[9]_i_28\ : label is "soft_lutpair133";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[11]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[11]_i_7\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[1]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[5]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[9]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[9]_i_17\ : label is "{SYNTH-9 {cell *THIS*} {string 7x6}}";
begin
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(0),
      Q => a_reg0(0),
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(1),
      Q => a_reg0(1),
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(2),
      Q => a_reg0(2),
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(3),
      Q => a_reg0(3),
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(4),
      Q => a_reg0(4),
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(5),
      Q => a_reg0(5),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => n_0_6,
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => n_0_5,
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => n_0_4,
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => n_0_3,
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => n_0_2,
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => n_0_1,
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => n_0_0,
      Q => b_reg0(6),
      R => '0'
    );
\buff0[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => a_reg0(1),
      I1 => b_reg0(5),
      I2 => a_reg0(2),
      I3 => b_reg0(6),
      O => \buff0[11]_i_10_n_0\
    );
\buff0[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => a_reg0(3),
      I1 => b_reg0(6),
      I2 => \buff0[11]_i_5_n_0\,
      I3 => \buff0[11]_i_6_n_0\,
      O => \buff0[11]_i_2_n_0\
    );
\buff0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EC070007800F000"
    )
        port map (
      I0 => b_reg0(4),
      I1 => \buff0_reg[11]_i_7_n_2\,
      I2 => b_reg0(6),
      I3 => a_reg0(5),
      I4 => b_reg0(5),
      I5 => a_reg0(4),
      O => \buff0[11]_i_3_n_0\
    );
\buff0[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A959595956A6A6A"
    )
        port map (
      I0 => \buff0[11]_i_2_n_0\,
      I1 => a_reg0(4),
      I2 => b_reg0(6),
      I3 => a_reg0(5),
      I4 => b_reg0(5),
      I5 => \buff0[11]_i_8_n_0\,
      O => \buff0[11]_i_4_n_0\
    );
\buff0[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => a_reg0(4),
      I1 => b_reg0(5),
      I2 => \buff0_reg[11]_i_7_n_2\,
      I3 => b_reg0(4),
      I4 => a_reg0(5),
      O => \buff0[11]_i_5_n_0\
    );
\buff0[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => a_reg0(5),
      I1 => b_reg0(3),
      I2 => \buff0_reg[11]_i_7_n_7\,
      I3 => a_reg0(4),
      I4 => b_reg0(4),
      O => \buff0[11]_i_6_n_0\
    );
\buff0[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => a_reg0(5),
      I1 => b_reg0(4),
      I2 => \buff0_reg[11]_i_7_n_2\,
      I3 => a_reg0(4),
      I4 => b_reg0(5),
      O => \buff0[11]_i_8_n_0\
    );
\buff0[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => a_reg0(2),
      I1 => b_reg0(5),
      I2 => a_reg0(1),
      I3 => b_reg0(6),
      O => \buff0[11]_i_9_n_0\
    );
\buff0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => a_reg0(1),
      I1 => b_reg0(2),
      I2 => a_reg0(2),
      I3 => b_reg0(1),
      I4 => b_reg0(3),
      I5 => a_reg0(0),
      O => \buff0[1]_i_2_n_0\
    );
\buff0[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => a_reg0(1),
      I1 => b_reg0(1),
      I2 => a_reg0(2),
      I3 => b_reg0(0),
      O => \buff0[1]_i_3_n_0\
    );
\buff0[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => a_reg0(0),
      I1 => b_reg0(1),
      O => \buff0[1]_i_4_n_0\
    );
\buff0[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => b_reg0(2),
      I1 => \buff0[1]_i_9_n_0\,
      I2 => b_reg0(1),
      I3 => a_reg0(1),
      I4 => b_reg0(0),
      I5 => a_reg0(2),
      O => \buff0[1]_i_5_n_0\
    );
\buff0[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => b_reg0(0),
      I1 => a_reg0(2),
      I2 => b_reg0(1),
      I3 => a_reg0(1),
      I4 => a_reg0(0),
      I5 => b_reg0(2),
      O => \buff0[1]_i_6_n_0\
    );
\buff0[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => a_reg0(0),
      I1 => b_reg0(1),
      I2 => a_reg0(1),
      I3 => b_reg0(0),
      O => \buff0[1]_i_7_n_0\
    );
\buff0[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_reg0(0),
      I1 => a_reg0(0),
      O => \buff0[1]_i_8_n_0\
    );
\buff0[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => b_reg0(3),
      I1 => a_reg0(0),
      O => \buff0[1]_i_9_n_0\
    );
\buff0[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => a_reg0(4),
      I1 => b_reg0(1),
      I2 => \buff0_reg[9]_i_17_n_6\,
      I3 => b_reg0(0),
      I4 => a_reg0(5),
      O => \buff0[5]_i_2_n_0\
    );
\buff0[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \buff0_reg[9]_i_17_n_7\,
      I1 => b_reg0(0),
      I2 => a_reg0(4),
      O => \buff0[5]_i_3_n_0\
    );
\buff0[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A6A6A6A"
    )
        port map (
      I0 => \buff0[5]_i_2_n_0\,
      I1 => b_reg0(2),
      I2 => a_reg0(3),
      I3 => \buff0_reg[9]_i_17_n_7\,
      I4 => a_reg0(4),
      I5 => b_reg0(0),
      O => \buff0[5]_i_4_n_0\
    );
\buff0[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A6A6A"
    )
        port map (
      I0 => \buff0_reg[9]_i_17_n_7\,
      I1 => b_reg0(0),
      I2 => a_reg0(4),
      I3 => a_reg0(3),
      I4 => b_reg0(1),
      O => \buff0[5]_i_5_n_0\
    );
\buff0[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \buff0_reg[1]_i_1_n_4\,
      I1 => a_reg0(3),
      I2 => b_reg0(0),
      O => \buff0[5]_i_6_n_0\
    );
\buff0[5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \buff0_reg[1]_i_1_n_5\,
      O => \buff0[5]_i_7_n_0\
    );
\buff0[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => a_reg0(4),
      I1 => b_reg0(4),
      I2 => \buff0_reg[11]_i_7_n_7\,
      I3 => b_reg0(3),
      I4 => a_reg0(5),
      O => \buff0[9]_i_10_n_0\
    );
\buff0[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => a_reg0(5),
      I1 => b_reg0(2),
      I2 => \buff0_reg[9]_i_17_n_4\,
      I3 => a_reg0(4),
      I4 => b_reg0(3),
      O => \buff0[9]_i_11_n_0\
    );
\buff0[9]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => a_reg0(4),
      I1 => b_reg0(3),
      I2 => \buff0_reg[9]_i_17_n_4\,
      I3 => b_reg0(2),
      I4 => a_reg0(5),
      O => \buff0[9]_i_12_n_0\
    );
\buff0[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8808080"
    )
        port map (
      I0 => a_reg0(5),
      I1 => b_reg0(1),
      I2 => \buff0_reg[9]_i_17_n_5\,
      I3 => a_reg0(4),
      I4 => b_reg0(2),
      O => \buff0[9]_i_13_n_0\
    );
\buff0[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => a_reg0(4),
      I1 => b_reg0(2),
      I2 => \buff0_reg[9]_i_17_n_5\,
      I3 => b_reg0(1),
      I4 => a_reg0(5),
      O => \buff0[9]_i_14_n_0\
    );
\buff0[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => b_reg0(0),
      I1 => a_reg0(4),
      I2 => \buff0_reg[9]_i_17_n_7\,
      I3 => a_reg0(3),
      I4 => b_reg0(2),
      O => \buff0[9]_i_15_n_0\
    );
\buff0[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \buff0[9]_i_15_n_0\,
      I1 => b_reg0(3),
      I2 => a_reg0(3),
      I3 => \buff0[9]_i_14_n_0\,
      O => \buff0[9]_i_16_n_0\
    );
\buff0[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => a_reg0(2),
      I1 => b_reg0(4),
      I2 => a_reg0(1),
      I3 => b_reg0(5),
      I4 => a_reg0(0),
      I5 => b_reg0(6),
      O => \buff0[9]_i_18_n_0\
    );
\buff0[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => a_reg0(2),
      I1 => b_reg0(3),
      I2 => a_reg0(1),
      I3 => b_reg0(4),
      I4 => a_reg0(0),
      I5 => b_reg0(5),
      O => \buff0[9]_i_19_n_0\
    );
\buff0[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => a_reg0(3),
      I1 => b_reg0(5),
      I2 => \buff0[9]_i_10_n_0\,
      I3 => \buff0[9]_i_11_n_0\,
      O => \buff0[9]_i_2_n_0\
    );
\buff0[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => a_reg0(2),
      I1 => b_reg0(2),
      I2 => a_reg0(1),
      I3 => b_reg0(3),
      I4 => a_reg0(0),
      I5 => b_reg0(4),
      O => \buff0[9]_i_20_n_0\
    );
\buff0[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => a_reg0(2),
      I1 => b_reg0(1),
      I2 => a_reg0(1),
      I3 => b_reg0(2),
      I4 => a_reg0(0),
      I5 => b_reg0(3),
      O => \buff0[9]_i_21_n_0\
    );
\buff0[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => a_reg0(0),
      I1 => b_reg0(4),
      I2 => b_reg0(5),
      I3 => a_reg0(2),
      I4 => b_reg0(6),
      I5 => a_reg0(1),
      O => \buff0[9]_i_22_n_0\
    );
\buff0[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[9]_i_19_n_0\,
      I1 => a_reg0(1),
      I2 => b_reg0(5),
      I3 => \buff0[9]_i_26_n_0\,
      I4 => b_reg0(6),
      I5 => a_reg0(0),
      O => \buff0[9]_i_23_n_0\
    );
\buff0[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[9]_i_20_n_0\,
      I1 => a_reg0(1),
      I2 => b_reg0(4),
      I3 => \buff0[9]_i_27_n_0\,
      I4 => b_reg0(5),
      I5 => a_reg0(0),
      O => \buff0[9]_i_24_n_0\
    );
\buff0[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[9]_i_21_n_0\,
      I1 => a_reg0(1),
      I2 => b_reg0(3),
      I3 => \buff0[9]_i_28_n_0\,
      I4 => b_reg0(4),
      I5 => a_reg0(0),
      O => \buff0[9]_i_25_n_0\
    );
\buff0[9]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => b_reg0(4),
      I1 => a_reg0(2),
      O => \buff0[9]_i_26_n_0\
    );
\buff0[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => b_reg0(3),
      I1 => a_reg0(2),
      O => \buff0[9]_i_27_n_0\
    );
\buff0[9]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => b_reg0(2),
      I1 => a_reg0(2),
      O => \buff0[9]_i_28_n_0\
    );
\buff0[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => a_reg0(3),
      I1 => b_reg0(4),
      I2 => \buff0[9]_i_12_n_0\,
      I3 => \buff0[9]_i_13_n_0\,
      O => \buff0[9]_i_3_n_0\
    );
\buff0[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => a_reg0(3),
      I1 => b_reg0(3),
      I2 => \buff0[9]_i_14_n_0\,
      I3 => \buff0[9]_i_15_n_0\,
      O => \buff0[9]_i_4_n_0\
    );
\buff0[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \buff0[9]_i_14_n_0\,
      I1 => a_reg0(3),
      I2 => b_reg0(3),
      I3 => \buff0[9]_i_15_n_0\,
      O => \buff0[9]_i_5_n_0\
    );
\buff0[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => a_reg0(3),
      I1 => b_reg0(6),
      I2 => \buff0[11]_i_5_n_0\,
      I3 => \buff0[11]_i_6_n_0\,
      I4 => \buff0[9]_i_2_n_0\,
      O => \buff0[9]_i_6_n_0\
    );
\buff0[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0[9]_i_3_n_0\,
      I1 => \buff0[9]_i_10_n_0\,
      I2 => a_reg0(3),
      I3 => b_reg0(5),
      I4 => \buff0[9]_i_11_n_0\,
      O => \buff0[9]_i_7_n_0\
    );
\buff0[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0[9]_i_4_n_0\,
      I1 => \buff0[9]_i_12_n_0\,
      I2 => a_reg0(3),
      I3 => b_reg0(4),
      I4 => \buff0[9]_i_13_n_0\,
      O => \buff0[9]_i_8_n_0\
    );
\buff0[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA95955595559555"
    )
        port map (
      I0 => \buff0[9]_i_16_n_0\,
      I1 => b_reg0(1),
      I2 => a_reg0(4),
      I3 => \buff0_reg[9]_i_17_n_6\,
      I4 => b_reg0(0),
      I5 => a_reg0(5),
      O => \buff0[9]_i_9_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(0),
      Q => \tmp_2_mid2_reg_661_reg[11]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(10),
      Q => \tmp_2_mid2_reg_661_reg[11]\(10),
      R => '0'
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(11),
      Q => \tmp_2_mid2_reg_661_reg[11]\(11),
      R => '0'
    );
\buff0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[9]_i_1_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[11]_i_2_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_product(11 downto 10),
      S(3 downto 2) => B"00",
      S(1) => \buff0[11]_i_3_n_0\,
      S(0) => \buff0[11]_i_4_n_0\
    );
\buff0_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[9]_i_17_n_0\,
      CO(3 downto 2) => \NLW_buff0_reg[11]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \buff0_reg[11]_i_7_n_2\,
      CO(0) => \NLW_buff0_reg[11]_i_7_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[11]_i_9_n_0\,
      O(3 downto 1) => \NLW_buff0_reg[11]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[11]_i_7_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \buff0[11]_i_10_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(1),
      Q => \tmp_2_mid2_reg_661_reg[11]\(1),
      R => '0'
    );
\buff0_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[1]_i_1_n_0\,
      CO(2) => \buff0_reg[1]_i_1_n_1\,
      CO(1) => \buff0_reg[1]_i_1_n_2\,
      CO(0) => \buff0_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[1]_i_2_n_0\,
      DI(2) => \buff0[1]_i_3_n_0\,
      DI(1) => \buff0[1]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[1]_i_1_n_4\,
      O(2) => \buff0_reg[1]_i_1_n_5\,
      O(1 downto 0) => tmp_product(1 downto 0),
      S(3) => \buff0[1]_i_5_n_0\,
      S(2) => \buff0[1]_i_6_n_0\,
      S(1) => \buff0[1]_i_7_n_0\,
      S(0) => \buff0[1]_i_8_n_0\
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(2),
      Q => \tmp_2_mid2_reg_661_reg[11]\(2),
      R => '0'
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(3),
      Q => \tmp_2_mid2_reg_661_reg[11]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(4),
      Q => \tmp_2_mid2_reg_661_reg[11]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(5),
      Q => \tmp_2_mid2_reg_661_reg[11]\(5),
      R => '0'
    );
\buff0_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[5]_i_1_n_0\,
      CO(2) => \buff0_reg[5]_i_1_n_1\,
      CO(1) => \buff0_reg[5]_i_1_n_2\,
      CO(0) => \buff0_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[5]_i_2_n_0\,
      DI(2) => \buff0[5]_i_3_n_0\,
      DI(1) => \buff0_reg[1]_i_1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => tmp_product(5 downto 2),
      S(3) => \buff0[5]_i_4_n_0\,
      S(2) => \buff0[5]_i_5_n_0\,
      S(1) => \buff0[5]_i_6_n_0\,
      S(0) => \buff0[5]_i_7_n_0\
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(6),
      Q => \tmp_2_mid2_reg_661_reg[11]\(6),
      R => '0'
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(7),
      Q => \tmp_2_mid2_reg_661_reg[11]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(8),
      Q => \tmp_2_mid2_reg_661_reg[11]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_product(9),
      Q => \tmp_2_mid2_reg_661_reg[11]\(9),
      R => '0'
    );
\buff0_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[5]_i_1_n_0\,
      CO(3) => \buff0_reg[9]_i_1_n_0\,
      CO(2) => \buff0_reg[9]_i_1_n_1\,
      CO(1) => \buff0_reg[9]_i_1_n_2\,
      CO(0) => \buff0_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[9]_i_2_n_0\,
      DI(2) => \buff0[9]_i_3_n_0\,
      DI(1) => \buff0[9]_i_4_n_0\,
      DI(0) => \buff0[9]_i_5_n_0\,
      O(3 downto 0) => tmp_product(9 downto 6),
      S(3) => \buff0[9]_i_6_n_0\,
      S(2) => \buff0[9]_i_7_n_0\,
      S(1) => \buff0[9]_i_8_n_0\,
      S(0) => \buff0[9]_i_9_n_0\
    );
\buff0_reg[9]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[1]_i_1_n_0\,
      CO(3) => \buff0_reg[9]_i_17_n_0\,
      CO(2) => \buff0_reg[9]_i_17_n_1\,
      CO(1) => \buff0_reg[9]_i_17_n_2\,
      CO(0) => \buff0_reg[9]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[9]_i_18_n_0\,
      DI(2) => \buff0[9]_i_19_n_0\,
      DI(1) => \buff0[9]_i_20_n_0\,
      DI(0) => \buff0[9]_i_21_n_0\,
      O(3) => \buff0_reg[9]_i_17_n_4\,
      O(2) => \buff0_reg[9]_i_17_n_5\,
      O(1) => \buff0_reg[9]_i_17_n_6\,
      O(0) => \buff0_reg[9]_i_17_n_7\,
      S(3) => \buff0[9]_i_22_n_0\,
      S(2) => \buff0[9]_i_23_n_0\,
      S(1) => \buff0[9]_i_24_n_0\,
      S(0) => \buff0[9]_i_25_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_2
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_3
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_4
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_5
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer is
  port (
    mem_reg_0 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer : entity is "ip_sobel_output_img_m_axi_buffer";
end project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer is
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \full_n_i_3__4_n_0\ : STD_LOGIC;
  signal \^mem_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_0\ : STD_LOGIC;
  signal mem_reg_i_11_n_0 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_0\ : STD_LOGIC;
  signal \^usedw_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_5_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \full_n_i_3__4\ : label is "soft_lutpair140";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \raddr[3]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \show_ahead_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair145";
begin
  data_valid <= \^data_valid\;
  mem_reg_0 <= \^mem_reg_0\;
  \usedw_reg[7]_0\(5 downto 0) <= \^usedw_reg[7]_0\(5 downto 0);
\bus_wide_gen.len_cnt[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]\,
      I2 => \bus_wide_gen.first_pad_reg\,
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(8),
      R => ap_rst_n_inv
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08AA"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_output_img_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_0,
      O => \dout_valid_i_1__0_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_0\,
      Q => \^data_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(0),
      I1 => \empty_n_i_2__0_n_0\,
      I2 => pop,
      I3 => push,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(5),
      I1 => \^usedw_reg[7]_0\(3),
      I2 => \^usedw_reg[7]_0\(2),
      I3 => \empty_n_i_3__0_n_0\,
      O => \empty_n_i_2__0_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[7]_0\(1),
      I3 => \^usedw_reg[7]_0\(4),
      O => \empty_n_i_3__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFFFAF"
    )
        port map (
      I0 => \^mem_reg_0\,
      I1 => \full_n_i_2__5_n_0\,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => push,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(4),
      I1 => \^usedw_reg[7]_0\(3),
      I2 => \^usedw_reg[7]_0\(5),
      I3 => \^usedw_reg[7]_0\(2),
      I4 => \full_n_i_3__4_n_0\,
      O => \full_n_i_2__5_n_0\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[7]_0\(1),
      I3 => \^usedw_reg[7]_0\(0),
      O => \full_n_i_3__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^mem_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000001",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => q_buf(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^mem_reg_0\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => \mem_reg_i_10__0_n_0\
    );
mem_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => mem_reg_i_11_n_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \mem_reg_i_10__0_n_0\,
      I1 => raddr(6),
      I2 => pop,
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => pop,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_11_n_0,
      I2 => pop,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959999AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^data_valid\,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      I3 => m_axi_output_img_WREADY,
      I4 => burst_valid,
      I5 => empty_n_reg_n_0,
      O => rnext(0)
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_1\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_1\(1)
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(4),
      I1 => \^usedw_reg[7]_0\(5),
      O => \usedw_reg[7]_1\(0)
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(3),
      I1 => \^usedw_reg[7]_0\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \^usedw_reg[7]_0\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \^usedw_reg[7]_0\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => pop,
      I2 => push,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => Q(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1__0_n_0\
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1__0_n_0\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => \raddr[4]_i_1_n_0\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => burst_valid,
      I2 => m_axi_output_img_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg\,
      I4 => \^data_valid\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(7),
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => raddr(6),
      O => \raddr[7]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1__0_n_0\,
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1__0_n_0\,
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_0\,
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_0\,
      Q => raddr(7),
      R => ap_rst_n_inv
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => push,
      I2 => \^usedw_reg[7]_0\(0),
      I3 => pop,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(0),
      O => \usedw[0]_i_1__0_n_0\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAFFFFF7550000"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_output_img_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_0,
      I5 => push,
      O => \usedw[7]_i_1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw[0]_i_1__0_n_0\,
      Q => \^usedw_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => D(0),
      Q => \^usedw_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => D(1),
      Q => \^usedw_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => D(2),
      Q => \^usedw_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => D(3),
      Q => \^usedw_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => D(4),
      Q => \^usedw_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_0\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_0\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_0\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_0\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_0\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^mem_reg_0\,
      I1 => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I4 => \ap_CS_fsm_reg[7]\(0),
      I5 => ap_reg_ioackin_output_img_WREADY,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_4__0_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_5_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_0\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_0\
    );
\waddr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_5_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_0\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_0\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_0\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_0\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_0\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_0\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_0\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer__parameterized0\ is
  port (
    m_axi_output_img_RREADY : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_output_img_RVALID : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer__parameterized0\ : entity is "ip_sobel_output_img_m_axi_buffer";
end \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal \dout_valid_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__6_n_0\ : STD_LOGIC;
  signal \full_n_i_3__5_n_0\ : STD_LOGIC;
  signal \^m_axi_output_img_rready\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_0\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair134";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  m_axi_output_img_RREADY <= \^m_axi_output_img_rready\;
\bus_wide_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0202"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8CC0000C800C8"
    )
        port map (
      I0 => beat_valid,
      I1 => ap_rst_n,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => rdata_ack_t,
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08AAAAAA"
    )
        port map (
      I0 => beat_valid,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I5 => empty_n_reg_n_0,
      O => \dout_valid_i_1__1_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_0\,
      Q => beat_valid,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0FE0E0E0"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => \empty_n_i_3__1_n_0\,
      I2 => pop,
      I3 => \^m_axi_output_img_rready\,
      I4 => m_axi_output_img_RVALID,
      I5 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^di\(3),
      I3 => \^di\(2),
      O => \empty_n_i_2__1_n_0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^di\(1),
      O => \empty_n_i_3__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF0FFF0F"
    )
        port map (
      I0 => \full_n_i_2__6_n_0\,
      I1 => \full_n_i_3__5_n_0\,
      I2 => ap_rst_n,
      I3 => pop,
      I4 => m_axi_output_img_RVALID,
      I5 => \^m_axi_output_img_rready\,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      I2 => \^q\(0),
      I3 => \^di\(1),
      O => \full_n_i_2__6_n_0\
    );
\full_n_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^di\(2),
      I2 => \^q\(1),
      I3 => \^di\(3),
      O => \full_n_i_3__5_n_0\
    );
\full_n_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008080AAAAAAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I5 => beat_valid,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^m_axi_output_img_rready\,
      R => '0'
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => usedw_reg(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \usedw_reg[7]_0\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \^di\(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => \^m_axi_output_img_rready\,
      I3 => m_axi_output_img_RVALID,
      O => S(0)
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__1_n_0\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => m_axi_output_img_RVALID,
      I2 => \^m_axi_output_img_rready\,
      O => \usedw[7]_i_1__0_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(0),
      Q => \^di\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(1),
      Q => \^di\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(2),
      Q => \^di\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(4),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(5),
      Q => usedw_reg(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => D(6),
      Q => usedw_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].data_buf_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_pad : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[1].data_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[1].data_buf_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[2].data_buf_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awaddr_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[2].strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[2].data_buf_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_gen[3].strb_buf_reg[2]\ : out STD_LOGIC;
    \bus_wide_gen.data_gen[4].strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.pad_oh_reg_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]\ : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_valid : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]_0\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]_0\ : in STD_LOGIC;
    dout_valid_reg : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_0\ : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_output_img_WLAST : in STD_LOGIC;
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC;
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo : entity is "ip_sobel_output_img_m_axi_fifo";
end project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal burst_pack : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf[7]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf[7]_i_5_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[1].data_buf_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[1].data_buf_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[2].data_buf_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[2].data_buf_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[3].data_buf[23]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf[23]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[3].data_buf[23]_i_6_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.data_gen[3].data_buf_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.awaddr_buf_reg[31]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_vld_i_1__2_n_0\ : STD_LOGIC;
  signal data_vld_i_2_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \^first_pad\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \full_n_i_3__6_n_0\ : STD_LOGIC;
  signal \full_n_i_4__5_n_0\ : STD_LOGIC;
  signal \full_n_i_5__2_n_0\ : STD_LOGIC;
  signal head_pads : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \pout[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal tmp_burst_info : STD_LOGIC_VECTOR ( 11 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[7]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[7]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[1].data_buf[7]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[3].data_buf[23]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_gen[4].data_buf[31]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of data_vld_i_2 : label is "soft_lutpair149";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1__0\ : label is "soft_lutpair154";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1__0\ : label is "soft_lutpair154";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair155";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pout[2]_i_2__3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pout[2]_i_3__0\ : label is "soft_lutpair149";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_gen[1].data_buf_reg[0]\(0) <= \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0);
  \bus_wide_gen.data_gen[1].data_buf_reg[7]\(0) <= \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0);
  \bus_wide_gen.data_gen[2].data_buf_reg[15]\(0) <= \^bus_wide_gen.data_gen[2].data_buf_reg[15]\(0);
  \bus_wide_gen.data_gen[2].data_buf_reg[8]\(0) <= \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0);
  \bus_wide_gen.data_gen[3].data_buf_reg[16]\(0) <= \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0);
  \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0) <= \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0);
  \could_multi_bursts.awaddr_buf_reg[31]\ <= \^could_multi_bursts.awaddr_buf_reg[31]\;
  \could_multi_bursts.awlen_buf_reg[3]\ <= \^could_multi_bursts.awlen_buf_reg[3]\;
  \could_multi_bursts.awlen_buf_reg[3]_0\ <= \^could_multi_bursts.awlen_buf_reg[3]_0\;
  \could_multi_bursts.awlen_buf_reg[3]_1\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_1\(3 downto 0);
  first_pad <= \^first_pad\;
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => m_axi_output_img_WLAST,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_output_img_WREADY,
      I3 => \^first_pad\,
      I4 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_output_img_WREADY,
      I2 => \^first_pad\,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32003232"
    )
        port map (
      I0 => burst_pack(11),
      I1 => \bus_wide_gen.data_gen[1].data_buf[7]_i_3_n_0\,
      I2 => head_pads(0),
      I3 => m_axi_output_img_WREADY,
      I4 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0)
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[1].data_buf[7]_i_4_n_0\,
      I1 => m_axi_output_img_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0)
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \bus_wide_gen.data_gen[1].data_buf[7]_i_3_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFD000000000000"
    )
        port map (
      I0 => burst_pack(11),
      I1 => \bus_wide_gen.data_gen[1].data_buf[7]_i_5_n_0\,
      I2 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      I3 => head_pads(0),
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => data_valid,
      O => \bus_wide_gen.data_gen[1].data_buf[7]_i_4_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \bus_wide_gen.data_gen[1].data_buf[7]_i_5_n_0\
    );
\bus_wide_gen.data_gen[1].strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(0),
      I1 => \^bus_wide_gen.data_gen[1].data_buf_reg[7]\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[1].data_buf_reg[0]\(0),
      O => \bus_wide_gen.data_gen[1].strb_buf_reg[0]\
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB0000000B"
    )
        port map (
      I0 => m_axi_output_img_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I3 => burst_pack(9),
      I4 => burst_pack(8),
      I5 => \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_0\,
      O => \^bus_wide_gen.data_gen[2].data_buf_reg[15]\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => p_0_in50_in,
      I1 => m_axi_output_img_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0)
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => burst_pack(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      O => \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_0\
    );
\bus_wide_gen.data_gen[2].data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => data_valid,
      I1 => \bus_wide_gen.data_gen[3].data_buf[23]_i_4_n_0\,
      I2 => head_pads(0),
      I3 => burst_pack(11),
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => p_0_in50_in
    );
\bus_wide_gen.data_gen[2].strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(1),
      I1 => \^bus_wide_gen.data_gen[2].data_buf_reg[8]\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[2].data_buf_reg[15]\(0),
      O => \bus_wide_gen.data_gen[2].strb_buf_reg[1]\
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB000B000B000B"
    )
        port map (
      I0 => m_axi_output_img_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => burst_pack(9),
      I3 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I4 => burst_pack(11),
      I5 => \bus_wide_gen.data_gen[4].data_buf[31]_i_4_n_0\,
      O => \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => p_0_in42_in,
      I1 => m_axi_output_img_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0)
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAA00800080"
    )
        port map (
      I0 => data_valid,
      I1 => \bus_wide_gen.data_gen[3].data_buf[23]_i_4_n_0\,
      I2 => burst_pack(11),
      I3 => head_pads(0),
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]_0\,
      O => p_0_in42_in
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \bus_wide_gen.first_pad_reg_0\,
      I1 => \^burst_valid\,
      I2 => \bus_wide_gen.data_gen[3].data_buf[23]_i_5_n_0\,
      I3 => \bus_wide_gen.data_gen[3].data_buf[23]_i_6_n_0\,
      O => \bus_wide_gen.data_gen[3].data_buf[23]_i_4_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(3),
      O => \bus_wide_gen.data_gen[3].data_buf[23]_i_5_n_0\
    );
\bus_wide_gen.data_gen[3].data_buf[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(0),
      O => \bus_wide_gen.data_gen[3].data_buf[23]_i_6_n_0\
    );
\bus_wide_gen.data_gen[3].strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(2),
      I1 => \^bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.data_gen[3].data_buf_reg[16]\(0),
      O => \bus_wide_gen.data_gen[3].strb_buf_reg[2]\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000707"
    )
        port map (
      I0 => burst_pack(8),
      I1 => burst_pack(9),
      I2 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \^sr\(0)
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8080808"
    )
        port map (
      I0 => data_valid,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]_0\,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.data_gen[4].data_buf[31]_i_4_n_0\,
      I4 => burst_pack(11),
      I5 => \bus_wide_gen.data_gen[4].data_buf[31]_i_5_n_0\,
      O => \^e\(0)
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      I1 => \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_0\,
      I2 => \q_reg_n_0_[3]\,
      I3 => Q(3),
      I4 => \q_reg_n_0_[1]\,
      I5 => Q(1),
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => head_pads(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_4_n_0\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_output_img_WREADY,
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_5_n_0\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(5),
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\
    );
\bus_wide_gen.data_gen[4].data_buf[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \q_reg_n_0_[0]\,
      I3 => Q(0),
      O => \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_0\
    );
\bus_wide_gen.data_gen[4].strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_output_img_WSTRB(3),
      I1 => \^e\(0),
      I2 => \dout_buf_reg[8]\(0),
      I3 => ap_rst_n,
      I4 => \^sr\(0),
      O => \bus_wide_gen.data_gen[4].strb_buf_reg[3]\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF88080000"
    )
        port map (
      I0 => \^first_pad\,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => \^burst_valid\,
      I5 => \bus_wide_gen.first_pad_reg_0\,
      O => \bus_wide_gen.first_pad_reg\
    );
\bus_wide_gen.len_cnt[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[3].data_buf[23]_i_6_n_0\,
      I1 => \bus_wide_gen.data_gen[3].data_buf[23]_i_5_n_0\,
      I2 => \^burst_valid\,
      I3 => \bus_wide_gen.first_pad_reg_0\,
      I4 => head_pads(0),
      I5 => burst_pack(11),
      O => \bus_wide_gen.len_cnt[7]_i_10_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[3].data_buf[23]_i_6_n_0\,
      I1 => \bus_wide_gen.data_gen[3].data_buf[23]_i_5_n_0\,
      I2 => \^burst_valid\,
      I3 => \bus_wide_gen.first_pad_reg_0\,
      I4 => burst_pack(11),
      I5 => head_pads(0),
      O => \bus_wide_gen.len_cnt[7]_i_11_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I1 => \^first_pad\,
      I2 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E200000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]_i_4_n_0\,
      I1 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I2 => \bus_wide_gen.len_cnt[7]_i_5__0_n_0\,
      I3 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I4 => m_axi_output_img_WREADY,
      I5 => \^burst_valid\,
      O => \^first_pad\
    );
\bus_wide_gen.len_cnt[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000200FFFF"
    )
        port map (
      I0 => burst_pack(11),
      I1 => \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_0\,
      I2 => \bus_wide_gen.data_gen[1].data_buf[7]_i_5_n_0\,
      I3 => head_pads(0),
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => dout_valid_reg,
      O => \bus_wide_gen.len_cnt[7]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A880000"
    )
        port map (
      I0 => data_valid,
      I1 => \bus_wide_gen.len_cnt[7]_i_10_n_0\,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I4 => burst_pack(8),
      I5 => \bus_wide_gen.data_gen[1].data_buf[7]_i_4_n_0\,
      O => \bus_wide_gen.len_cnt[7]_i_7__0_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B888B888"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_0\,
      I1 => burst_pack(8),
      I2 => data_valid,
      I3 => \bus_wide_gen.len_cnt[7]_i_11_n_0\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]_0\,
      O => \bus_wide_gen.len_cnt[7]_i_8__0_n_0\
    );
\bus_wide_gen.len_cnt_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_7__0_n_0\,
      I1 => \bus_wide_gen.len_cnt[7]_i_8__0_n_0\,
      O => \bus_wide_gen.len_cnt_reg[7]_i_4_n_0\,
      S => burst_pack(9)
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF88080000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[1].data_buf[7]_i_4_n_0\,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => \^burst_valid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \bus_wide_gen.pad_oh_reg_reg[1]\
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF88080000"
    )
        port map (
      I0 => p_0_in50_in,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => \^burst_valid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]_0\,
      O => \bus_wide_gen.pad_oh_reg_reg[2]\
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFF88080000"
    )
        port map (
      I0 => p_0_in42_in,
      I1 => data_valid,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => \^burst_valid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]_0\,
      O => \bus_wide_gen.pad_oh_reg_reg[3]\
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => fifo_resp_ready,
      O => \could_multi_bursts.awaddr_buf_reg[2]\
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      O => \^could_multi_bursts.awaddr_buf_reg[31]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(0),
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(1),
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(2),
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_len_buf_reg[9]\(3),
      O => \^could_multi_bursts.awlen_buf_reg[3]_1\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I3 => \sect_len_buf_reg[9]\(9),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I5 => \sect_len_buf_reg[9]\(8),
      O => \^could_multi_bursts.awlen_buf_reg[3]_0\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \^could_multi_bursts.awlen_buf_reg[3]\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC4C4444EEEEEEEE"
    )
        port map (
      I0 => data_vld_i_2_n_0,
      I1 => data_vld_reg_n_0,
      I2 => \^first_pad\,
      I3 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I4 => \^burst_valid\,
      I5 => \pout[2]_i_3__0_n_0\,
      O => \data_vld_i_1__2_n_0\
    );
data_vld_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222222F"
    )
        port map (
      I0 => next_loop,
      I1 => \in\(0),
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[2]\,
      O => data_vld_i_2_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^first_pad\,
      I1 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I2 => \^burst_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \full_n_i_2__2_n_0\,
      I2 => \full_n_i_3__6_n_0\,
      I3 => fifo_burst_ready,
      I4 => ap_rst_n,
      I5 => \full_n_i_4__5_n_0\,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__2_n_0\
    );
\full_n_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBFBB"
    )
        port map (
      I0 => \full_n_i_5__2_n_0\,
      I1 => \^burst_valid\,
      I2 => \bus_wide_gen.data_gen[4].data_buf[31]_i_5_n_0\,
      I3 => \bus_wide_gen.len_cnt_reg[7]_i_4_n_0\,
      I4 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      O => \full_n_i_3__6_n_0\
    );
\full_n_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222A22"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^burst_valid\,
      I2 => \bus_wide_gen.data_gen[4].data_buf[31]_i_5_n_0\,
      I3 => \bus_wide_gen.len_cnt_reg[7]_i_4_n_0\,
      I4 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      O => \full_n_i_4__5_n_0\
    );
\full_n_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => next_loop,
      I1 => \in\(0),
      I2 => data_vld_reg_n_0,
      O => \full_n_i_5__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => fifo_burst_ready,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][10]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      O => tmp_burst_info(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][11]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      I2 => \sect_addr_buf_reg[1]\(1),
      O => tmp_burst_info(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^could_multi_bursts.awlen_buf_reg[3]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_end_buf_reg[0]\,
      O => tmp_burst_info(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => tmp_burst_info(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I2 => \sect_end_buf_reg[1]\,
      O => tmp_burst_info(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D7D7D728282820"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \pout[2]_i_3__0_n_0\,
      I2 => \pout[2]_i_2__3_n_0\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9866AAAAAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout[2]_i_2__3_n_0\,
      I4 => \pout[2]_i_3__0_n_0\,
      I5 => data_vld_reg_n_0,
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E078F0F0F0F0F0"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout[2]_i_2__3_n_0\,
      I4 => \pout[2]_i_3__0_n_0\,
      I5 => data_vld_reg_n_0,
      O => \pout[2]_i_1__0_n_0\
    );
\pout[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB0000"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[4].data_buf[31]_i_3_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg[7]_i_4_n_0\,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_output_img_WREADY,
      I4 => \^burst_valid\,
      O => \pout[2]_i_2__3_n_0\
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \in\(0),
      I1 => next_loop,
      O => \pout[2]_i_3__0_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \q_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => head_pads(0),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => burst_pack(11),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \q_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \q_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \q_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => burst_pack(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => burst_pack(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid_buf_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]_0\ : out STD_LOGIC;
    \align_len_reg[31]\ : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    \start_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : in STD_LOGIC;
    push : in STD_LOGIC;
    fifo_wreq_valid_buf_reg_0 : in STD_LOGIC;
    sect_cnt_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \align_len_reg[31]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sect_len_buf_reg[7]\ : in STD_LOGIC;
    \sect_len_buf_reg[4]\ : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    \data_p1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized0\ : entity is "ip_sobel_output_img_m_axi_fifo";
end \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__3_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \full_n_i_4__2_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  signal \sect_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \full_n_i_4__2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__0\ : label is "soft_lutpair162";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair161";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \start_addr[11]_i_1__0\ : label is "soft_lutpair160";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5D000000000000"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => wreq_handling_reg,
      I2 => CO(0),
      I3 => \^q_reg[0]_0\,
      I4 => \align_len_reg[31]_0\,
      I5 => ap_rst_n,
      O => \align_len_reg[31]\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \full_n_i_4__2_n_0\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__3_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => CO(0),
      I2 => wreq_handling_reg,
      I3 => \^fifo_wreq_valid\,
      O => pop0
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \sect_len_buf_reg[7]\,
      I1 => \sect_len_buf_reg[4]\,
      I2 => next_loop,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => wreq_handling_reg,
      O => \^q_reg[0]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_wreq_valid\,
      R => ap_rst_n_inv
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      O => fifo_wreq_valid_buf_reg(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \full_n_i_2__3_n_0\,
      I2 => \full_n_i_3__2_n_0\,
      I3 => \^rs2f_wreq_ack\,
      I4 => ap_rst_n,
      I5 => \full_n_i_4__2_n_0\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__3_n_0\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => CO(0),
      I2 => wreq_handling_reg,
      I3 => \^fifo_wreq_valid\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \full_n_i_3__2_n_0\
    );
\full_n_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^q_reg[0]_0\,
      I2 => CO(0),
      I3 => wreq_handling_reg,
      I4 => \^fifo_wreq_valid\,
      O => \full_n_i_4__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_data(32),
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(19),
      I1 => sect_cnt_reg(19),
      I2 => Q(18),
      I3 => sect_cnt_reg(18),
      O => \q_reg[0]_1\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(17),
      I1 => Q(17),
      I2 => sect_cnt_reg(15),
      I3 => Q(15),
      I4 => Q(16),
      I5 => sect_cnt_reg(16),
      O => \q_reg[0]_1\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => Q(12),
      I2 => sect_cnt_reg(13),
      I3 => Q(13),
      I4 => Q(14),
      I5 => sect_cnt_reg(14),
      O => \q_reg[0]_1\(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => Q(9),
      I2 => sect_cnt_reg(10),
      I3 => Q(10),
      I4 => Q(11),
      I5 => sect_cnt_reg(11),
      O => S(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => Q(6),
      I2 => sect_cnt_reg(7),
      I3 => Q(7),
      I4 => Q(8),
      I5 => sect_cnt_reg(8),
      O => S(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(3),
      I1 => Q(3),
      I2 => sect_cnt_reg(4),
      I3 => Q(4),
      I4 => Q(5),
      I5 => sect_cnt_reg(5),
      O => S(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => Q(0),
      I2 => sect_cnt_reg(1),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sect_cnt_reg(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[11]\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2__1_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => push,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5AF0F0F0F0A4F0F0"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => \pout[2]_i_2__1_n_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => data_vld_reg_n_0,
      I5 => \pout[2]_i_2__1_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => wreq_handling_reg,
      I2 => CO(0),
      I3 => \^q_reg[0]_0\,
      O => \pout[2]_i_2__1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \start_addr_reg[11]\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \start_addr_reg[11]\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \start_addr_reg[11]\(11),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \start_addr_reg[11]\(1),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \start_addr_reg[11]\(2),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => fifo_wreq_data(32),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \start_addr_reg[11]\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \start_addr_reg[11]\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \start_addr_reg[11]\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \start_addr_reg[11]\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \start_addr_reg[11]\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \start_addr_reg[11]\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \start_addr_reg[11]\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg_0,
      I2 => wreq_handling_reg,
      I3 => \^q_reg[0]_0\,
      O => \sect_cnt_reg[19]_0\
    );
\sect_cnt[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_3__0_n_0\
    );
\sect_cnt[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(3),
      O => \sect_cnt[0]_i_4__0_n_0\
    );
\sect_cnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(2),
      O => \sect_cnt[0]_i_5__0_n_0\
    );
\sect_cnt[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(1),
      O => \sect_cnt[0]_i_6__0_n_0\
    );
\sect_cnt[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2A2A2FF"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(0),
      O => \sect_cnt[0]_i_7__0_n_0\
    );
\sect_cnt[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(15),
      O => \sect_cnt[12]_i_2__0_n_0\
    );
\sect_cnt[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(14),
      O => \sect_cnt[12]_i_3__0_n_0\
    );
\sect_cnt[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(13),
      O => \sect_cnt[12]_i_4__0_n_0\
    );
\sect_cnt[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(12),
      O => \sect_cnt[12]_i_5__0_n_0\
    );
\sect_cnt[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(19),
      O => \sect_cnt[16]_i_2__0_n_0\
    );
\sect_cnt[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(18),
      O => \sect_cnt[16]_i_3__0_n_0\
    );
\sect_cnt[16]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(17),
      O => \sect_cnt[16]_i_4__0_n_0\
    );
\sect_cnt[16]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(16),
      O => \sect_cnt[16]_i_5__0_n_0\
    );
\sect_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(7),
      O => \sect_cnt[4]_i_2__0_n_0\
    );
\sect_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(6),
      O => \sect_cnt[4]_i_3__0_n_0\
    );
\sect_cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(5),
      O => \sect_cnt[4]_i_4__0_n_0\
    );
\sect_cnt[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(4),
      O => \sect_cnt[4]_i_5__0_n_0\
    );
\sect_cnt[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(11),
      O => \sect_cnt[8]_i_2__0_n_0\
    );
\sect_cnt[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(10),
      O => \sect_cnt[8]_i_3__0_n_0\
    );
\sect_cnt[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(9),
      O => \sect_cnt[8]_i_4__0_n_0\
    );
\sect_cnt[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2FF00000000"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => CO(0),
      I2 => \^q_reg[0]_0\,
      I3 => fifo_wreq_valid_buf_reg_0,
      I4 => \^fifo_wreq_valid\,
      I5 => sect_cnt_reg(8),
      O => \sect_cnt[8]_i_5__0_n_0\
    );
\sect_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \sect_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \sect_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \sect_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sect_cnt[0]_i_3__0_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \sect_cnt[0]_i_4__0_n_0\,
      S(2) => \sect_cnt[0]_i_5__0_n_0\,
      S(1) => \sect_cnt[0]_i_6__0_n_0\,
      S(0) => \sect_cnt[0]_i_7__0_n_0\
    );
\sect_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[15]\(3 downto 0),
      S(3) => \sect_cnt[12]_i_2__0_n_0\,
      S(2) => \sect_cnt[12]_i_3__0_n_0\,
      S(1) => \sect_cnt[12]_i_4__0_n_0\,
      S(0) => \sect_cnt[12]_i_5__0_n_0\
    );
\sect_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[19]\(3 downto 0),
      S(3) => \sect_cnt[16]_i_2__0_n_0\,
      S(2) => \sect_cnt[16]_i_3__0_n_0\,
      S(1) => \sect_cnt[16]_i_4__0_n_0\,
      S(0) => \sect_cnt[16]_i_5__0_n_0\
    );
\sect_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \sect_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[7]\(3 downto 0),
      S(3) => \sect_cnt[4]_i_2__0_n_0\,
      S(2) => \sect_cnt[4]_i_3__0_n_0\,
      S(1) => \sect_cnt[4]_i_4__0_n_0\,
      S(0) => \sect_cnt[4]_i_5__0_n_0\
    );
\sect_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sect_cnt_reg[11]\(3 downto 0),
      S(3) => \sect_cnt[8]_i_2__0_n_0\,
      S(2) => \sect_cnt[8]_i_3__0_n_0\,
      S(1) => \sect_cnt[8]_i_4__0_n_0\,
      S(0) => \sect_cnt[8]_i_5__0_n_0\
    );
\start_addr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => wreq_handling_reg,
      I2 => CO(0),
      I3 => \^q_reg[0]_0\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized1\ is
  port (
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    fifo_resp_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    m_axi_output_img_BVALID : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \sect_len_buf_reg[7]\ : in STD_LOGIC;
    \sect_len_buf_reg[4]\ : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized1\ : entity is "ip_sobel_output_img_m_axi_fifo";
end \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__4_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__8_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_vld_i_1__4\ : label is "soft_lutpair157";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\ip_sobel_output_img_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair157";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
\data_vld_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => next_loop,
      I1 => \pout[3]_i_3__0_n_0\,
      I2 => data_vld_reg_n_0,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__4_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__5_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_0\,
      Q => need_wrsp,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBBBFB"
    )
        port map (
      I0 => \full_n_i_2__8_n_0\,
      I1 => ap_rst_n,
      I2 => data_vld_reg_n_0,
      I3 => need_wrsp,
      I4 => next_resp,
      O => full_n_i_1_n_0
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => \pout_reg__0\(3),
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      I5 => \pout[3]_i_4__0_n_0\,
      O => \full_n_i_2__8_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => next_loop,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => next_loop,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sect_len_buf_reg[7]\,
      I1 => \sect_len_buf_reg[4]\,
      I2 => \could_multi_bursts.last_sect_buf_reg\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_output_img_BVALID,
      I4 => full_n_reg_0,
      O => next_resp0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF08000800F7FF"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => next_loop,
      I4 => \pout_reg__0\(0),
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout[3]_i_4__0_n_0\,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      O => \pout[2]_i_1__0_n_0\
    );
\pout[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => full_n_reg_0,
      I3 => need_wrsp,
      I4 => next_resp,
      O => push
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => next_loop,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_0,
      I4 => \pout[3]_i_3__0_n_0\,
      O => \pout[3]_i_1__0_n_0\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(0),
      I3 => \pout[3]_i_4__0_n_0\,
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_0\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__0_n_0\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => next_loop,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_0,
      O => \pout[3]_i_4__0_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg__0\(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg__0\(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[2]_i_1__0_n_0\,
      Q => \pout_reg__0\(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[3]_i_2__0_n_0\,
      Q => \pout_reg__0\(3),
      R => ap_rst_n_inv
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => aw2b_bdata(0),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => aw2b_bdata(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized2\ is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    \data_p2_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    \data_p2_reg[1]\ : out STD_LOGIC;
    \data_p2_reg[2]\ : out STD_LOGIC;
    \data_p2_reg[3]\ : out STD_LOGIC;
    \data_p2_reg[4]\ : out STD_LOGIC;
    \data_p2_reg[5]\ : out STD_LOGIC;
    \data_p2_reg[6]\ : out STD_LOGIC;
    \data_p2_reg[7]\ : out STD_LOGIC;
    \data_p2_reg[8]\ : out STD_LOGIC;
    \data_p2_reg[9]\ : out STD_LOGIC;
    \data_p2_reg[10]\ : out STD_LOGIC;
    \data_p2_reg[11]\ : out STD_LOGIC;
    \data_p2_reg[0]_1\ : out STD_LOGIC;
    m_axi_output_img_BREADY : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    \input_img_addr_7_reg_740_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized2\ : entity is "ip_sobel_output_img_m_axi_fifo";
end \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized2\ is
  signal \^data_p2_reg[0]_0\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \full_n_i_3__3_n_0\ : STD_LOGIC;
  signal \full_n_i_4__3_n_0\ : STD_LOGIC;
  signal \^m_axi_output_img_bready\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \full_n_i_4__3\ : label is "soft_lutpair159";
begin
  \data_p2_reg[0]_0\ <= \^data_p2_reg[0]_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  m_axi_output_img_BREADY <= \^m_axi_output_img_bready\;
\data_p2[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(0),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(0),
      O => \data_p2_reg[0]\
    );
\data_p2[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(10),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(10),
      O => \data_p2_reg[10]\
    );
\data_p2[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7555"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]_0\(0),
      I1 => \^empty_n_reg_0\,
      I2 => ap_reg_pp0_iter3_or_cond5_reg_657,
      I3 => ap_enable_reg_pp0_iter3_reg,
      I4 => ap_enable_reg_pp0_iter2_reg,
      O => \^data_p2_reg[0]_0\
    );
\data_p2[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5555555"
    )
        port map (
      I0 => \^data_p2_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I3 => \state_reg[0]\(0),
      I4 => \ap_CS_fsm_reg[5]_0\(1),
      O => \data_p2_reg[0]_1\
    );
\data_p2[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(11),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(11),
      O => \data_p2_reg[11]\
    );
\data_p2[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(1),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(1),
      O => \data_p2_reg[1]\
    );
\data_p2[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(2),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(2),
      O => \data_p2_reg[2]\
    );
\data_p2[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(3),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(3),
      O => \data_p2_reg[3]\
    );
\data_p2[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(4),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(4),
      O => \data_p2_reg[4]\
    );
\data_p2[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(5),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(5),
      O => \data_p2_reg[5]\
    );
\data_p2[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(6),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(6),
      O => \data_p2_reg[6]\
    );
\data_p2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(7),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(7),
      O => \data_p2_reg[7]\
    );
\data_p2[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(8),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(8),
      O => \data_p2_reg[8]\
    );
\data_p2[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tmp_10_2_reg_687_reg[11]\(9),
      I1 => \^data_p2_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[5]\,
      I3 => \input_img_addr_7_reg_740_reg[11]\(9),
      O => \data_p2_reg[9]\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \full_n_i_4__3_n_0\,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__5_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_0\,
      Q => data_vld_reg_n_0,
      R => ap_rst_n_inv
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \ap_CS_fsm_reg[4]\,
      I2 => ap_enable_reg_pp0_iter3_reg,
      I3 => ap_reg_pp0_iter3_or_cond5_reg_657,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__4_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_0\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \full_n_i_2__4_n_0\,
      I2 => \full_n_i_3__3_n_0\,
      I3 => \^m_axi_output_img_bready\,
      I4 => ap_rst_n,
      I5 => \full_n_i_4__3_n_0\,
      O => full_n_i_1_n_0
    );
\full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__4_n_0\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => push,
      I1 => \ap_CS_fsm_reg[4]\,
      I2 => ap_enable_reg_pp0_iter3_reg,
      I3 => ap_reg_pp0_iter3_or_cond5_reg_657,
      I4 => \^empty_n_reg_0\,
      I5 => data_vld_reg_n_0,
      O => \full_n_i_3__3_n_0\
    );
\full_n_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222A222"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^empty_n_reg_0\,
      I2 => ap_reg_pp0_iter3_or_cond5_reg_657,
      I3 => ap_enable_reg_pp0_iter3_reg,
      I4 => \ap_CS_fsm_reg[4]\,
      O => \full_n_i_4__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^m_axi_output_img_bready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F0FFF00F0E000"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => data_vld_reg_n_0,
      I3 => pop0,
      I4 => push,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20BF40DF20BF00"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFBF20000000"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    \reg_146_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_146_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice : entity is "ip_sobel_output_img_m_axi_reg_slice";
end project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice is
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^reg_146_reg[0]_0\ : STD_LOGIC;
  signal rs2f_wreq_valid : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p1[2]_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair163";
begin
  \reg_146_reg[0]_0\ <= \^reg_146_reg[0]_0\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^reg_146_reg[0]_0\,
      I1 => \ap_CS_fsm_reg[7]_0\(1),
      I2 => ap_enable_reg_pp0_iter2_reg,
      O => \ap_CS_fsm_reg[7]\(0)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]_0\(0),
      I1 => ap_reg_ioackin_output_img_AWREADY,
      I2 => \^s_ready_t_reg_0\,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \^reg_146_reg[0]_0\
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(0),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(10),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => state(1),
      I1 => rs2f_wreq_valid,
      I2 => rs2f_wreq_ack,
      I3 => \state[1]_i_2__0_n_0\,
      O => load_p1
    );
\data_p1[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(11),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(11),
      O => \data_p1[11]_i_2__0_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(1),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(2),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(3),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(4),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(5),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(6),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(7),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(8),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(9),
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => Q(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => Q(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_2__0_n_0\,
      Q => Q(11),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => Q(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => Q(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => Q(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => Q(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => Q(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => Q(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => Q(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => Q(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => Q(9),
      R => '0'
    );
\data_p2[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I4 => \ap_CS_fsm_reg[7]_0\(0),
      I5 => ap_reg_ioackin_output_img_AWREADY,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(9),
      Q => data_p2(9),
      R => '0'
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rs2f_wreq_valid,
      I1 => rs2f_wreq_ack,
      O => push
    );
\reg_146[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF808080808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_reg_pp0_iter1_or_cond5_reg_657,
      I2 => \^reg_146_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[4]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_reg_pp0_iter2_or_cond5_reg_657,
      O => \reg_146_reg[0]\(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0FC0"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => rs2f_wreq_ack,
      I2 => rs2f_wreq_valid,
      I3 => state(1),
      I4 => \^s_ready_t_reg_0\,
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0F8F8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => state(1),
      I2 => rs2f_wreq_valid,
      I3 => rs2f_wreq_ack,
      I4 => \state[1]_i_2__0_n_0\,
      O => \state[0]_i_1__2_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => rs2f_wreq_ack,
      I2 => rs2f_wreq_valid,
      O => \state[1]_i_1__2_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => state(1),
      I1 => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I4 => \ap_CS_fsm_reg[7]_0\(0),
      I5 => ap_reg_ioackin_output_img_AWREADY,
      O => \state[1]_i_2__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => rs2f_wreq_valid,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice__parameterized0\ : entity is "ip_sobel_output_img_m_axi_reg_slice";
end \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice__parameterized0\ is
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair135";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\bus_wide_gen.split_cnt_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28882828"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I3 => \^rdata_ack_t\,
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F30"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \state_reg_n_0_[0]\,
      I2 => state(1),
      I3 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => state(1),
      I3 => \^rdata_ack_t\,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => state(1),
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_throttl is
  port (
    push : out STD_LOGIC;
    next_loop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWVALID : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.awlen_buf_reg[1]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_throttl : entity is "ip_sobel_output_img_m_axi_throttl";
end project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_throttl;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_3_n_0\ : STD_LOGIC;
  signal m_axi_output_img_AWVALID_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^next_loop\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair203";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  next_loop <= \^next_loop\;
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555555D"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => m_axi_output_img_AWREADY,
      I2 => throttl_cnt_reg(6),
      I3 => \could_multi_bursts.awaddr_buf[31]_i_3_n_0\,
      I4 => throttl_cnt_reg(7),
      I5 => full_n_reg,
      O => \^next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => throttl_cnt_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(4),
      O => \could_multi_bursts.awaddr_buf[31]_i_3_n_0\
    );
m_axi_output_img_AWVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(4),
      I3 => m_axi_output_img_AWVALID_INST_0_i_1_n_0,
      I4 => throttl_cnt_reg(5),
      I5 => throttl_cnt_reg(7),
      O => m_axi_output_img_AWVALID
    );
m_axi_output_img_AWVALID_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => throttl_cnt_reg(2),
      O => m_axi_output_img_AWVALID_INST_0_i_1_n_0
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I1 => \could_multi_bursts.awlen_buf_reg[1]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[3]\(1),
      I1 => \could_multi_bursts.awlen_buf_reg[1]\,
      I2 => throttl_cnt_reg(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => throttl_cnt_reg(3),
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => throttl_cnt_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(4),
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => throttl_cnt_reg(4),
      I2 => m_axi_output_img_AWVALID_INST_0_i_1_n_0,
      I3 => throttl_cnt_reg(5),
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => throttl_cnt_reg(5),
      I2 => m_axi_output_img_AWVALID_INST_0_i_1_n_0,
      I3 => throttl_cnt_reg(4),
      I4 => throttl_cnt_reg(6),
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[1]\,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(4),
      I3 => m_axi_output_img_AWVALID_INST_0_i_1_n_0,
      I4 => throttl_cnt_reg(5),
      I5 => throttl_cnt_reg(7),
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => throttl_cnt_reg(7),
      I1 => throttl_cnt_reg(5),
      I2 => m_axi_output_img_AWVALID_INST_0_i_1_n_0,
      I3 => throttl_cnt_reg(4),
      I4 => throttl_cnt_reg(6),
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => throttl_cnt_reg(2),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => throttl_cnt_reg(3),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => throttl_cnt_reg(4),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => throttl_cnt_reg(5),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => throttl_cnt_reg(6),
      R => ap_rst_n_inv
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => throttl_cnt_reg(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_read is
  port (
    pop0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rdata_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_142_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_4_rea_reg_756_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_rea_reg_761_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_751_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_reg_728_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_mid2_reg_627_reg[5]\ : out STD_LOGIC;
    indvar_flatten_next_reg_6170 : out STD_LOGIC;
    \input_img_addr_4_reg_717_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_120_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_142_reg[0]_0\ : out STD_LOGIC;
    \abscond_reg_797_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_1_reg_694_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_reg_674_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_dir_2_0_2_reg_766_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_7860 : out STD_LOGIC;
    \input_img_addr_7_reg_740_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_reg_711_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_751_reg[0]_0\ : out STD_LOGIC;
    \tmp_6_reg_813_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_2_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_output_img_WREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg_1 : out STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \j_mid2_reg_627_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_mid2_reg_661_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \data_p2_reg[0]\ : out STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_2_mid2_v_v_reg_646_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_120_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_mid2_reg_627_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_reg_622_reg[0]\ : out STD_LOGIC;
    \tmp_1_mid1_reg_641_reg[0]\ : out STD_LOGIC;
    \tmp_mid1_reg_636_reg[0]\ : out STD_LOGIC;
    \input_img_addr_4_rea_reg_756_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond5_reg_657 : in STD_LOGIC;
    output_img_BVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[0]\ : in STD_LOGIC;
    \input_img_addr_4_reg_717_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \input_img_addr_5_reg_728_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_10_2_reg_687_reg[1]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[2]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[3]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[4]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[5]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[6]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[7]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[8]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[9]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_10_2_reg_687_reg[10]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[11]\ : in STD_LOGIC;
    \input_img_addr_2_reg_705_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \exitcond_flatten_reg_613_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    output_img_WREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    output_img_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    \or_cond5_reg_657_reg[0]_0\ : in STD_LOGIC;
    exitcond_flatten_fu_168_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \input_img_addr_reg_674_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_s_reg_668 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    m_axi_input_img_RVALID : in STD_LOGIC;
    \indvar_flatten_next_reg_617_reg[2]\ : in STD_LOGIC;
    or_cond5_fu_255_p2 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    exitcond_reg_622 : in STD_LOGIC;
    \i_reg_120_reg[2]\ : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_646_reg[5]\ : in STD_LOGIC;
    tmp_1_mid1_reg_641 : in STD_LOGIC;
    tmp_mid1_reg_636 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_input_img_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARREADY : in STD_LOGIC;
    reg_1460 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_read : entity is "ip_sobel_input_img_m_axi_read";
end project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_read;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_read is
  signal \^arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_3 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_5 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_54 : STD_LOGIC;
  signal buff_rdata_n_6 : STD_LOGIC;
  signal burst_pack : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_1 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal input_img_ARREADY : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_split : STD_LOGIC;
  signal \^m_axi_input_img_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_input_img_arvalid\ : STD_LOGIC;
  signal next_loop : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal \^rdata_valid\ : STD_LOGIC;
  signal rreq_handling_reg_n_0 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_10 : STD_LOGIC;
  signal rs_rdata_n_11 : STD_LOGIC;
  signal rs_rdata_n_12 : STD_LOGIC;
  signal rs_rdata_n_13 : STD_LOGIC;
  signal rs_rdata_n_14 : STD_LOGIC;
  signal rs_rdata_n_15 : STD_LOGIC;
  signal rs_rdata_n_16 : STD_LOGIC;
  signal rs_rdata_n_17 : STD_LOGIC;
  signal rs_rdata_n_18 : STD_LOGIC;
  signal rs_rdata_n_19 : STD_LOGIC;
  signal rs_rdata_n_27 : STD_LOGIC;
  signal rs_rdata_n_38 : STD_LOGIC;
  signal rs_rdata_n_6 : STD_LOGIC;
  signal rs_rdata_n_62 : STD_LOGIC;
  signal rs_rdata_n_63 : STD_LOGIC;
  signal rs_rdata_n_64 : STD_LOGIC;
  signal rs_rdata_n_7 : STD_LOGIC;
  signal rs_rdata_n_8 : STD_LOGIC;
  signal rs_rdata_n_9 : STD_LOGIC;
  signal rs_rreq_n_10 : STD_LOGIC;
  signal rs_rreq_n_11 : STD_LOGIC;
  signal rs_rreq_n_16 : STD_LOGIC;
  signal rs_rreq_n_18 : STD_LOGIC;
  signal rs_rreq_n_21 : STD_LOGIC;
  signal rs_rreq_n_3 : STD_LOGIC;
  signal rs_rreq_n_4 : STD_LOGIC;
  signal rs_rreq_n_5 : STD_LOGIC;
  signal rs_rreq_n_6 : STD_LOGIC;
  signal rs_rreq_n_7 : STD_LOGIC;
  signal rs_rreq_n_8 : STD_LOGIC;
  signal rs_rreq_n_9 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_end_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair105";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair92";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair123";
begin
  ARLEN(3 downto 0) <= \^arlen\(3 downto 0);
  SR(0) <= \^sr\(0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  m_axi_input_img_ARADDR(29 downto 0) <= \^m_axi_input_img_araddr\(29 downto 0);
  m_axi_input_img_ARVALID <= \^m_axi_input_img_arvalid\;
  rdata_valid <= \^rdata_valid\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_2_n_0\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_3_n_0\
    );
\beat_len_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[1]\,
      O => \beat_len_buf[1]_i_4_n_0\
    );
\beat_len_buf[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[0]\,
      O => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_2_n_0\
    );
\beat_len_buf[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_3_n_0\
    );
\beat_len_buf[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_4_n_0\
    );
\beat_len_buf[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_5_n_0\
    );
\beat_len_buf[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_2_n_0\
    );
\beat_len_buf[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_3_n_0\
    );
\beat_len_buf[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_4_n_0\
    );
\beat_len_buf[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_5_n_0\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_0\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_0_[31]\,
      DI(0) => \align_len_reg_n_0_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \beat_len_buf[1]_i_2_n_0\,
      S(2) => \beat_len_buf[1]_i_3_n_0\,
      S(1) => \beat_len_buf[1]_i_4_n_0\,
      S(0) => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_0\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_0\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \beat_len_buf[5]_i_2_n_0\,
      S(2) => \beat_len_buf[5]_i_3_n_0\,
      S(1) => \beat_len_buf[5]_i_4_n_0\,
      S(0) => \beat_len_buf[5]_i_5_n_0\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_0\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \beat_len_buf[9]_i_2_n_0\,
      S(2) => \beat_len_buf[9]_i_3_n_0\,
      S(1) => \beat_len_buf[9]_i_4_n_0\,
      S(0) => \beat_len_buf[9]_i_5_n_0\
    );
buff_rdata: entity work.\project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_buffer__parameterized0\
     port map (
      D(23) => buff_rdata_n_17,
      D(22) => buff_rdata_n_18,
      D(21) => buff_rdata_n_19,
      D(20) => buff_rdata_n_20,
      D(19) => buff_rdata_n_21,
      D(18) => buff_rdata_n_22,
      D(17) => buff_rdata_n_23,
      D(16) => buff_rdata_n_24,
      D(15) => buff_rdata_n_25,
      D(14) => buff_rdata_n_26,
      D(13) => buff_rdata_n_27,
      D(12) => buff_rdata_n_28,
      D(11) => buff_rdata_n_29,
      D(10) => buff_rdata_n_30,
      D(9) => buff_rdata_n_31,
      D(8) => buff_rdata_n_32,
      D(7) => buff_rdata_n_33,
      D(6) => buff_rdata_n_34,
      D(5) => buff_rdata_n_35,
      D(4) => buff_rdata_n_36,
      D(3) => buff_rdata_n_37,
      D(2) => buff_rdata_n_38,
      D(1) => buff_rdata_n_39,
      D(0) => buff_rdata_n_40,
      DI(0) => buff_rdata_n_44,
      E(0) => buff_rdata_n_41,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[24]\ => buff_rdata_n_42,
      \bus_wide_gen.data_buf_reg[31]\ => buff_rdata_n_16,
      \bus_wide_gen.data_buf_reg[31]_0\(23) => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.data_buf_reg[31]_0\(22) => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[31]_0\(21) => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[31]_0\(20) => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[31]_0\(19) => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[31]_0\(18) => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[31]_0\(17) => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.data_buf_reg[31]_0\(16) => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[31]_0\(15) => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[31]_0\(14) => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[31]_0\(13) => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[31]_0\(12) => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[31]_0\(11) => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[31]_0\(10) => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[31]_0\(9) => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[31]_0\(8) => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[31]_0\(7) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \bus_wide_gen.data_buf_reg[31]_0\(6) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \bus_wide_gen.data_buf_reg[31]_0\(5) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \bus_wide_gen.data_buf_reg[31]_0\(4) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \bus_wide_gen.data_buf_reg[31]_0\(3) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \bus_wide_gen.data_buf_reg[31]_0\(2) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \bus_wide_gen.data_buf_reg[31]_0\(1) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \bus_wide_gen.data_buf_reg[31]_0\(0) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \bus_wide_gen.len_cnt_reg[0]\ => buff_rdata_n_43,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_54,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.fifo_burst_n_40\,
      dout_valid_reg_0 => \bus_wide_gen.fifo_burst_n_42\,
      full_n_reg_0(8) => data_pack(34),
      full_n_reg_0(7) => buff_rdata_n_46,
      full_n_reg_0(6) => buff_rdata_n_47,
      full_n_reg_0(5) => buff_rdata_n_48,
      full_n_reg_0(4) => buff_rdata_n_49,
      full_n_reg_0(3) => buff_rdata_n_50,
      full_n_reg_0(2) => buff_rdata_n_51,
      full_n_reg_0(1) => buff_rdata_n_52,
      full_n_reg_0(0) => buff_rdata_n_53,
      last_split => last_split,
      m_axi_input_img_RLAST(32 downto 0) => m_axi_input_img_RLAST(32 downto 0),
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      \q_reg[10]\ => \bus_wide_gen.fifo_burst_n_1\,
      \q_reg[11]\ => \bus_wide_gen.fifo_burst_n_41\,
      \q_reg[11]_0\(1 downto 0) => burst_pack(11 downto 10),
      \q_reg[11]_1\ => \bus_wide_gen.fifo_burst_n_31\,
      \q_tmp_reg[0]_0\ => \^sr\(0),
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_5\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_6\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_7\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_4,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_5,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_6,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_7,
      \usedw_reg[7]_0\(2) => buff_rdata_n_13,
      \usedw_reg[7]_0\(1) => buff_rdata_n_14,
      \usedw_reg[7]_0\(0) => buff_rdata_n_15
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_41,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo
     port map (
      CO(0) => first_sect,
      D(7) => \bus_wide_gen.fifo_burst_n_32\,
      D(6) => \bus_wide_gen.fifo_burst_n_33\,
      D(5) => \bus_wide_gen.fifo_burst_n_34\,
      D(4) => \bus_wide_gen.fifo_burst_n_35\,
      D(3) => \bus_wide_gen.fifo_burst_n_36\,
      D(2) => \bus_wide_gen.fifo_burst_n_37\,
      D(1) => \bus_wide_gen.fifo_burst_n_38\,
      D(0) => \bus_wide_gen.fifo_burst_n_39\,
      E(0) => buff_rdata_n_41,
      O(0) => data1(1),
      Q(1 downto 0) => burst_pack(11 downto 10),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \beat_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.fifo_burst_n_1\,
      \bus_wide_gen.data_buf_reg[24]\ => \bus_wide_gen.fifo_burst_n_40\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_41\,
      \bus_wide_gen.len_cnt_reg[2]\ => buff_rdata_n_16,
      \bus_wide_gen.len_cnt_reg[6]\ => buff_rdata_n_43,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_4\,
      \bus_wide_gen.len_cnt_reg[7]_0\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_31\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => rs_rdata_n_62,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_28\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_26\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^m_axi_input_img_arvalid\,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_8\,
      \could_multi_bursts.loop_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_5\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_25\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \dout_buf_reg[31]\(7) => buff_rdata_n_46,
      \dout_buf_reg[31]\(6) => buff_rdata_n_47,
      \dout_buf_reg[31]\(5) => buff_rdata_n_48,
      \dout_buf_reg[31]\(4) => buff_rdata_n_49,
      \dout_buf_reg[31]\(3) => buff_rdata_n_50,
      \dout_buf_reg[31]\(2) => buff_rdata_n_51,
      \dout_buf_reg[31]\(1) => buff_rdata_n_52,
      \dout_buf_reg[31]\(0) => buff_rdata_n_53,
      dout_valid_reg => buff_rdata_n_42,
      \end_addr_buf_reg[11]\(11) => \end_addr_buf_reg_n_0_[11]\,
      \end_addr_buf_reg[11]\(10) => \end_addr_buf_reg_n_0_[10]\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_0_[9]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_0_[8]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_0_[7]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_0_[6]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_0_[5]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_0_[4]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_0_[3]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_0_[2]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_0_[1]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_0_[0]\,
      \end_addr_buf_reg[31]\(0) => last_sect,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_0,
      full_n_reg_0 => \bus_wide_gen.fifo_burst_n_42\,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => \bus_wide_gen.fifo_burst_n_45\,
      last_split => last_split,
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      next_loop => next_loop,
      \pout_reg[2]_0\ => \bus_wide_gen.fifo_burst_n_44\,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_47\,
      rreq_handling_reg_0 => rreq_handling_reg_n_0,
      \sect_addr_buf_reg[1]\(0) => \bus_wide_gen.fifo_burst_n_7\,
      \sect_addr_buf_reg[1]_0\(1) => \sect_addr_buf_reg_n_0_[1]\,
      \sect_addr_buf_reg[1]_0\(0) => \sect_addr_buf_reg_n_0_[0]\,
      \sect_addr_buf_reg[31]\(0) => p_15_in,
      \sect_end_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_30\,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_0_[0]\,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_6\,
      \sect_end_buf_reg[1]_0\ => \bus_wide_gen.fifo_burst_n_29\,
      \sect_end_buf_reg[1]_1\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_10\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_11\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_12\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_9\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_13\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_14\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_15\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_16\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_17\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_18\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_19\,
      \sect_len_buf_reg[9]_0\(9) => \sect_len_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]_0\(8) => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]_0\(7) => \sect_len_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]_0\(6) => \sect_len_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]_0\(5) => \sect_len_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]_0\(4) => \sect_len_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]_0\(3) => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]_0\(2) => \sect_len_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_0\(1) => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[9]_0\(0) => \sect_len_buf_reg_n_0_[0]\,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_0_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_0_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_0_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_0_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_0_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_0_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_0_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_0_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_0_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_0_[2]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(4),
      I1 => \bus_wide_gen.len_cnt_reg__0\(2),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_0\,
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_0\,
      I2 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_7_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_split,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_4\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_54,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_1,
      Q => \^m_axi_input_img_arvalid\,
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[10]\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[11]\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[12]\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(10),
      O => \could_multi_bursts.araddr_buf[12]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(9),
      O => \could_multi_bursts.araddr_buf[12]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(8),
      O => \could_multi_bursts.araddr_buf[12]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(7),
      O => \could_multi_bursts.araddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[13]\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[14]\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[15]\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[16]\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(14),
      O => \could_multi_bursts.araddr_buf[16]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(13),
      O => \could_multi_bursts.araddr_buf[16]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(12),
      O => \could_multi_bursts.araddr_buf[16]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(11),
      O => \could_multi_bursts.araddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[17]\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[18]\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[19]\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[20]\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(18),
      O => \could_multi_bursts.araddr_buf[20]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(17),
      O => \could_multi_bursts.araddr_buf[20]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(16),
      O => \could_multi_bursts.araddr_buf[20]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(15),
      O => \could_multi_bursts.araddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[21]\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[22]\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[23]\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[24]\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(22),
      O => \could_multi_bursts.araddr_buf[24]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(21),
      O => \could_multi_bursts.araddr_buf[24]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(20),
      O => \could_multi_bursts.araddr_buf[24]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(19),
      O => \could_multi_bursts.araddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[25]\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[26]\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[27]\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[28]\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(26),
      O => \could_multi_bursts.araddr_buf[28]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(25),
      O => \could_multi_bursts.araddr_buf[28]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(24),
      O => \could_multi_bursts.araddr_buf[28]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(23),
      O => \could_multi_bursts.araddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[29]\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[2]\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[30]\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[31]\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(29),
      O => \could_multi_bursts.araddr_buf[31]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(28),
      O => \could_multi_bursts.araddr_buf[31]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(27),
      O => \could_multi_bursts.araddr_buf[31]_i_7_n_0\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[3]\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[4]\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(2),
      I1 => \^arlen\(0),
      I2 => \^arlen\(1),
      I3 => \^arlen\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(1),
      I1 => \^arlen\(1),
      I2 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(0),
      I1 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[5]\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[6]\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[7]\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[8]\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(6),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(5),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(4),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_input_img_araddr\(3),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \bus_wide_gen.fifo_burst_n_8\,
      I2 => \sect_addr_buf_reg_n_0_[9]\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(10),
      Q => \^m_axi_input_img_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(11),
      Q => \^m_axi_input_img_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(12),
      Q => \^m_axi_input_img_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_input_img_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \could_multi_bursts.araddr_buf[12]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[12]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[12]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(13),
      Q => \^m_axi_input_img_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(14),
      Q => \^m_axi_input_img_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(15),
      Q => \^m_axi_input_img_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(16),
      Q => \^m_axi_input_img_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \could_multi_bursts.araddr_buf[16]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[16]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[16]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(17),
      Q => \^m_axi_input_img_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(18),
      Q => \^m_axi_input_img_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(19),
      Q => \^m_axi_input_img_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(20),
      Q => \^m_axi_input_img_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \could_multi_bursts.araddr_buf[20]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[20]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[20]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(21),
      Q => \^m_axi_input_img_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(22),
      Q => \^m_axi_input_img_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(23),
      Q => \^m_axi_input_img_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(24),
      Q => \^m_axi_input_img_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \could_multi_bursts.araddr_buf[24]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[24]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[24]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(25),
      Q => \^m_axi_input_img_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(26),
      Q => \^m_axi_input_img_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(27),
      Q => \^m_axi_input_img_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(28),
      Q => \^m_axi_input_img_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \could_multi_bursts.araddr_buf[28]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[28]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[28]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(29),
      Q => \^m_axi_input_img_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(2),
      Q => \^m_axi_input_img_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(30),
      Q => \^m_axi_input_img_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(31),
      Q => \^m_axi_input_img_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_3_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2) => \could_multi_bursts.araddr_buf[31]_i_5_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[31]_i_6_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[31]_i_7_n_0\
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(3),
      Q => \^m_axi_input_img_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(4),
      Q => \^m_axi_input_img_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_input_img_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(5),
      Q => \^m_axi_input_img_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(6),
      Q => \^m_axi_input_img_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(7),
      Q => \^m_axi_input_img_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(8),
      Q => \^m_axi_input_img_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_input_img_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \could_multi_bursts.araddr_buf[8]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_5_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => araddr_tmp(9),
      Q => \^m_axi_input_img_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(0),
      Q => \^arlen\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(1),
      Q => \^arlen\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(2),
      Q => \^arlen\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => arlen_tmp(3),
      Q => \^arlen\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_5\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_2_n_0\
    );
\end_addr_buf[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_3_n_0\
    );
\end_addr_buf[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_4_n_0\
    );
\end_addr_buf[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_5_n_0\
    );
\end_addr_buf[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_2_n_0\
    );
\end_addr_buf[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_3_n_0\
    );
\end_addr_buf[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_4_n_0\
    );
\end_addr_buf[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_5_n_0\
    );
\end_addr_buf[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_2_n_0\
    );
\end_addr_buf[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_3_n_0\
    );
\end_addr_buf[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_4_n_0\
    );
\end_addr_buf[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_5_n_0\
    );
\end_addr_buf[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_2_n_0\
    );
\end_addr_buf[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_3_n_0\
    );
\end_addr_buf[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_4_n_0\
    );
\end_addr_buf[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_5_n_0\
    );
\end_addr_buf[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_2_n_0\
    );
\end_addr_buf[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_3_n_0\
    );
\end_addr_buf[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_4_n_0\
    );
\end_addr_buf[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_5_n_0\
    );
\end_addr_buf[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_2_n_0\
    );
\end_addr_buf[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_3_n_0\
    );
\end_addr_buf[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_4_n_0\
    );
\end_addr_buf[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_5_n_0\
    );
\end_addr_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_2_n_0\
    );
\end_addr_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_3_n_0\
    );
\end_addr_buf[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_4_n_0\
    );
\end_addr_buf[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[0]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_5_n_0\
    );
\end_addr_buf[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_2_n_0\
    );
\end_addr_buf[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_3_n_0\
    );
\end_addr_buf[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_4_n_0\
    );
\end_addr_buf[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_5_n_0\
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[7]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[11]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[11]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[11]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[11]\,
      DI(2) => \start_addr_reg_n_0_[10]\,
      DI(1) => \start_addr_reg_n_0_[9]\,
      DI(0) => \start_addr_reg_n_0_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_buf[11]_i_2_n_0\,
      S(2) => \end_addr_buf[11]_i_3_n_0\,
      S(1) => \end_addr_buf[11]_i_4_n_0\,
      S(0) => \end_addr_buf[11]_i_5_n_0\
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[11]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[15]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[15]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[15]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_buf[15]_i_2_n_0\,
      S(2) => \end_addr_buf[15]_i_3_n_0\,
      S(1) => \end_addr_buf[15]_i_4_n_0\,
      S(0) => \end_addr_buf[15]_i_5_n_0\
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[15]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[19]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[19]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[19]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_buf[19]_i_2_n_0\,
      S(2) => \end_addr_buf[19]_i_3_n_0\,
      S(1) => \end_addr_buf[19]_i_4_n_0\,
      S(0) => \end_addr_buf[19]_i_5_n_0\
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[19]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[23]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[23]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[23]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_buf[23]_i_2_n_0\,
      S(2) => \end_addr_buf[23]_i_3_n_0\,
      S(1) => \end_addr_buf[23]_i_4_n_0\,
      S(0) => \end_addr_buf[23]_i_5_n_0\
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[23]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[27]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[27]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[27]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_buf[27]_i_2_n_0\,
      S(2) => \end_addr_buf[27]_i_3_n_0\,
      S(1) => \end_addr_buf[27]_i_4_n_0\,
      S(0) => \end_addr_buf[27]_i_5_n_0\
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[27]_i_1_n_0\,
      CO(3) => \NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_buf_reg[31]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[31]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_buf[31]_i_2_n_0\,
      S(2) => \end_addr_buf[31]_i_3_n_0\,
      S(1) => \end_addr_buf[31]_i_4_n_0\,
      S(0) => \end_addr_buf[31]_i_5_n_0\
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[3]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[3]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[3]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[3]\,
      DI(2) => \start_addr_reg_n_0_[2]\,
      DI(1) => \start_addr_reg_n_0_[1]\,
      DI(0) => \start_addr_reg_n_0_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_buf[3]_i_2_n_0\,
      S(2) => \end_addr_buf[3]_i_3_n_0\,
      S(1) => \end_addr_buf[3]_i_4_n_0\,
      S(0) => \end_addr_buf[3]_i_5_n_0\
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[3]_i_1_n_0\,
      CO(3) => \end_addr_buf_reg[7]_i_1_n_0\,
      CO(2) => \end_addr_buf_reg[7]_i_1_n_1\,
      CO(1) => \end_addr_buf_reg[7]_i_1_n_2\,
      CO(0) => \end_addr_buf_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[7]\,
      DI(2) => \start_addr_reg_n_0_[6]\,
      DI(1) => \start_addr_reg_n_0_[5]\,
      DI(0) => \start_addr_reg_n_0_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_buf[7]_i_2_n_0\,
      S(2) => \end_addr_buf[7]_i_3_n_0\,
      S(1) => \end_addr_buf[7]_i_4_n_0\,
      S(0) => \end_addr_buf[7]_i_5_n_0\
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
fifo_rctl: entity work.\project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_1,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_input_img_arvalid\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      next_loop => next_loop
    );
fifo_rreq: entity work.\project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_fifo__parameterized0\
     port map (
      E(0) => align_len,
      O(3) => fifo_rreq_n_13,
      O(2) => fifo_rreq_n_14,
      O(1) => fifo_rreq_n_15,
      O(0) => fifo_rreq_n_16,
      Q(0) => rs2f_rreq_valid,
      S(3) => fifo_rreq_n_5,
      S(2) => fifo_rreq_n_6,
      S(1) => fifo_rreq_n_7,
      S(0) => fifo_rreq_n_8,
      align_len0(0) => align_len0(31),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_6\,
      \data_p1_reg[11]\(11 downto 0) => rs2f_rreq_data(11 downto 0),
      \end_addr_buf_reg[31]\(0) => last_sect,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg(2) => fifo_rreq_n_9,
      fifo_rreq_valid_buf_reg(1) => fifo_rreq_n_10,
      fifo_rreq_valid_buf_reg(0) => fifo_rreq_n_11,
      fifo_rreq_valid_buf_reg_0 => fifo_rreq_n_34,
      fifo_rreq_valid_buf_reg_1 => fifo_rreq_valid_buf_reg_n_0,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg => fifo_rreq_n_33,
      next_rreq => next_rreq,
      push => push,
      rreq_handling_reg => rreq_handling_reg_n_0,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_45\,
      rreq_handling_reg_1 => \bus_wide_gen.fifo_burst_n_44\,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_rreq_n_21,
      \sect_cnt_reg[11]\(2) => fifo_rreq_n_22,
      \sect_cnt_reg[11]\(1) => fifo_rreq_n_23,
      \sect_cnt_reg[11]\(0) => fifo_rreq_n_24,
      \sect_cnt_reg[15]\(3) => fifo_rreq_n_25,
      \sect_cnt_reg[15]\(2) => fifo_rreq_n_26,
      \sect_cnt_reg[15]\(1) => fifo_rreq_n_27,
      \sect_cnt_reg[15]\(0) => fifo_rreq_n_28,
      \sect_cnt_reg[19]_0\(3) => fifo_rreq_n_29,
      \sect_cnt_reg[19]_0\(2) => fifo_rreq_n_30,
      \sect_cnt_reg[19]_0\(1) => fifo_rreq_n_31,
      \sect_cnt_reg[19]_0\(0) => fifo_rreq_n_32,
      \sect_cnt_reg[7]\(3) => fifo_rreq_n_17,
      \sect_cnt_reg[7]\(2) => fifo_rreq_n_18,
      \sect_cnt_reg[7]\(1) => fifo_rreq_n_19,
      \sect_cnt_reg[7]\(0) => fifo_rreq_n_20,
      \sect_cnt_reg_19__s_port_]\ => fifo_rreq_n_2,
      \start_addr_reg[11]\(11) => fifo_rreq_n_35,
      \start_addr_reg[11]\(10) => fifo_rreq_n_36,
      \start_addr_reg[11]\(9) => fifo_rreq_n_37,
      \start_addr_reg[11]\(8) => fifo_rreq_n_38,
      \start_addr_reg[11]\(7) => fifo_rreq_n_39,
      \start_addr_reg[11]\(6) => fifo_rreq_n_40,
      \start_addr_reg[11]\(5) => fifo_rreq_n_41,
      \start_addr_reg[11]\(4) => fifo_rreq_n_42,
      \start_addr_reg[11]\(3) => fifo_rreq_n_43,
      \start_addr_reg[11]\(2) => fifo_rreq_n_44,
      \start_addr_reg[11]\(1) => fifo_rreq_n_45,
      \start_addr_reg[11]\(0) => fifo_rreq_n_46
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_34,
      Q => fifo_rreq_valid_buf_reg_n_0,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_0,
      S(2) => first_sect_carry_i_2_n_0,
      S(1) => first_sect_carry_i_3_n_0,
      S(0) => first_sect_carry_i_4_n_0
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_0\,
      S(1) => \first_sect_carry__0_i_2_n_0\,
      S(0) => \first_sect_carry__0_i_3_n_0\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sect_cnt_reg(19),
      I1 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1_n_0\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      O => \first_sect_carry__0_i_2_n_0\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      O => \first_sect_carry__0_i_3_n_0\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => sect_cnt_reg(11),
      I2 => sect_cnt_reg(9),
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => sect_cnt_reg(8),
      I2 => sect_cnt_reg(6),
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(3),
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(0),
      O => first_sect_carry_i_4_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_33,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_5,
      S(2) => fifo_rreq_n_6,
      S(1) => fifo_rreq_n_7,
      S(0) => fifo_rreq_n_8
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_9,
      S(1) => fifo_rreq_n_10,
      S(0) => fifo_rreq_n_11
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_44,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_3,
      S(2) => buff_rdata_n_4,
      S(1) => buff_rdata_n_5,
      S(0) => buff_rdata_n_6
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_13,
      S(1) => buff_rdata_n_14,
      S(0) => buff_rdata_n_15
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => rreq_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_rdata: entity work.\project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice__parameterized0\
     port map (
      D(4 downto 3) => D(6 downto 5),
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(7 downto 4) => Q(8 downto 5),
      Q(3 downto 0) => Q(3 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\ => rs_rdata_n_27,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[4]_0\ => \^ap_cs_fsm_reg[5]\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[8]\ => rs_rdata_n_38,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => rs_rreq_n_16,
      ap_enable_reg_pp0_iter1_reg_2 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg_0,
      ap_reg_ioackin_input_img_ARREADY_reg => rs_rdata_n_19,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg,
      ap_reg_ioackin_input_img_ARREADY_reg_1 => rs_rreq_n_21,
      ap_reg_ioackin_input_img_ARREADY_reg_2 => rs_rreq_n_18,
      ap_reg_ioackin_input_img_ARREADY_reg_3 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_AWREADY_reg => ap_reg_ioackin_output_img_AWREADY_reg,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_ioackin_output_img_WREADY_reg => ap_reg_ioackin_output_img_WREADY_reg,
      ap_reg_ioackin_output_img_WREADY_reg_0 => ap_reg_ioackin_output_img_WREADY_reg_0,
      ap_reg_ioackin_output_img_WREADY_reg_1 => ap_reg_ioackin_output_img_WREADY_reg_1,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\(0) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\(0),
      ap_reg_pp0_iter3_or_cond5_reg_657 => ap_reg_pp0_iter3_or_cond5_reg_657,
      \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      ap_start => ap_start,
      \bus_wide_gen.data_buf_reg[7]\(7) => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      \bus_wide_gen.data_buf_reg[7]\(6) => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      \bus_wide_gen.data_buf_reg[7]\(5) => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      \bus_wide_gen.data_buf_reg[7]\(4) => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      \bus_wide_gen.data_buf_reg[7]\(3) => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      \bus_wide_gen.data_buf_reg[7]\(2) => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      \bus_wide_gen.data_buf_reg[7]\(1) => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      \bus_wide_gen.data_buf_reg[7]\(0) => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      \bus_wide_gen.len_cnt_reg[0]\ => rs_rdata_n_62,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]\,
      \data_p2_reg[11]\(11) => rs_rdata_n_7,
      \data_p2_reg[11]\(10) => rs_rdata_n_8,
      \data_p2_reg[11]\(9) => rs_rdata_n_9,
      \data_p2_reg[11]\(8) => rs_rdata_n_10,
      \data_p2_reg[11]\(7) => rs_rdata_n_11,
      \data_p2_reg[11]\(6) => rs_rdata_n_12,
      \data_p2_reg[11]\(5) => rs_rdata_n_13,
      \data_p2_reg[11]\(4) => rs_rdata_n_14,
      \data_p2_reg[11]\(3) => rs_rdata_n_15,
      \data_p2_reg[11]\(2) => rs_rdata_n_16,
      \data_p2_reg[11]\(1) => rs_rdata_n_17,
      \data_p2_reg[11]\(0) => rs_rdata_n_18,
      exitcond_flatten_fu_168_p2 => exitcond_flatten_fu_168_p2,
      \exitcond_flatten_reg_613_reg[0]\ => \exitcond_flatten_reg_613_reg[0]\,
      exitcond_reg_622 => exitcond_reg_622,
      \exitcond_reg_622_reg[0]\ => \exitcond_reg_622_reg[0]\,
      \i_reg_120_reg[0]\(0) => \i_reg_120_reg[0]\(0),
      \i_reg_120_reg[0]_0\(0) => \i_reg_120_reg[0]_0\(0),
      \i_reg_120_reg[2]\ => \i_reg_120_reg[2]\,
      indvar_flatten_next_reg_6170 => indvar_flatten_next_reg_6170,
      \indvar_flatten_next_reg_617_reg[2]\ => \indvar_flatten_next_reg_617_reg[2]\,
      input_img_ARREADY => input_img_ARREADY,
      \input_img_addr_2_reg_705_reg[0]\(0) => \input_img_addr_2_reg_705_reg[0]\(0),
      \input_img_addr_2_reg_705_reg[11]\(11 downto 0) => \input_img_addr_2_reg_705_reg[11]\(11 downto 0),
      \input_img_addr_3_rea_reg_751_reg[0]\(0) => \input_img_addr_3_rea_reg_751_reg[0]\(0),
      \input_img_addr_3_rea_reg_751_reg[0]_0\ => \input_img_addr_3_rea_reg_751_reg[0]_0\,
      \input_img_addr_3_reg_711_reg[0]\(0) => \input_img_addr_3_reg_711_reg[0]\(0),
      \input_img_addr_3_reg_711_reg[0]_0\ => rs_rreq_n_11,
      \input_img_addr_3_reg_711_reg[11]\(2 downto 0) => \input_img_addr_3_reg_711_reg[11]\(11 downto 9),
      \input_img_addr_3_reg_711_reg[1]\ => rs_rreq_n_10,
      \input_img_addr_3_reg_711_reg[2]\ => rs_rreq_n_9,
      \input_img_addr_3_reg_711_reg[3]\ => rs_rreq_n_8,
      \input_img_addr_3_reg_711_reg[4]\ => rs_rreq_n_7,
      \input_img_addr_3_reg_711_reg[5]\ => rs_rreq_n_6,
      \input_img_addr_3_reg_711_reg[6]\ => rs_rreq_n_5,
      \input_img_addr_3_reg_711_reg[7]\ => rs_rreq_n_4,
      \input_img_addr_3_reg_711_reg[8]\ => rs_rreq_n_3,
      \input_img_addr_4_rea_reg_756_reg[7]\(0) => \input_img_addr_4_rea_reg_756_reg[7]\(0),
      \input_img_addr_4_rea_reg_756_reg[7]_0\(7 downto 0) => \input_img_addr_4_rea_reg_756_reg[7]_0\(7 downto 0),
      \input_img_addr_4_reg_717_reg[0]\(0) => \input_img_addr_4_reg_717_reg[0]\(0),
      \input_img_addr_4_reg_717_reg[11]\(11 downto 0) => \input_img_addr_4_reg_717_reg[11]\(11 downto 0),
      \input_img_addr_5_rea_reg_761_reg[7]\(0) => \input_img_addr_5_rea_reg_761_reg[7]\(0),
      \input_img_addr_5_reg_728_reg[0]\(0) => \input_img_addr_5_reg_728_reg[0]\(0),
      \input_img_addr_5_reg_728_reg[11]\(11 downto 0) => \input_img_addr_5_reg_728_reg[11]\(11 downto 0),
      \input_img_addr_reg_674_reg[0]\(0) => \input_img_addr_reg_674_reg[0]\(0),
      \input_img_addr_reg_674_reg[11]\(11 downto 0) => \input_img_addr_reg_674_reg[11]\(11 downto 0),
      \j_1_reg_694_reg[0]\(0) => \j_1_reg_694_reg[0]\(0),
      \j_mid2_reg_627_reg[5]\ => \j_mid2_reg_627_reg[5]\,
      \j_mid2_reg_627_reg[5]_0\(0) => \j_mid2_reg_627_reg[5]_0\(0),
      \j_mid2_reg_627_reg[5]_1\(0) => \j_mid2_reg_627_reg[5]_1\(0),
      or_cond5_fu_255_p2 => or_cond5_fu_255_p2,
      or_cond5_reg_657 => or_cond5_reg_657,
      \or_cond5_reg_657_reg[0]\ => rs_rdata_n_6,
      \or_cond5_reg_657_reg[0]_0\ => \or_cond5_reg_657_reg[0]\,
      \or_cond5_reg_657_reg[0]_1\ => \or_cond5_reg_657_reg[0]_0\,
      output_img_AWREADY => output_img_AWREADY,
      output_img_WREADY => output_img_WREADY,
      p_1_in => p_1_in,
      rdata_ack_t => rdata_ack_t,
      \reg_142_reg[0]\(0) => \reg_142_reg[0]\(0),
      \reg_142_reg[0]_0\ => \reg_142_reg[0]_0\,
      reg_1460 => reg_1460,
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0(0) => \^rdata_valid\,
      \state_reg[1]_0\(0) => rs_rdata_n_63,
      \state_reg[1]_1\ => rs_rdata_n_64,
      \state_reg[1]_2\(1) => state(1),
      \state_reg[1]_2\(0) => rs2f_rreq_valid,
      \tmp_10_2_reg_687_reg[0]\ => \tmp_10_2_reg_687_reg[0]\,
      \tmp_10_2_reg_687_reg[10]\ => \tmp_10_2_reg_687_reg[10]\,
      \tmp_10_2_reg_687_reg[11]\ => \tmp_10_2_reg_687_reg[11]\,
      \tmp_10_2_reg_687_reg[1]\ => \tmp_10_2_reg_687_reg[1]\,
      \tmp_10_2_reg_687_reg[2]\ => \tmp_10_2_reg_687_reg[2]\,
      \tmp_10_2_reg_687_reg[3]\ => \tmp_10_2_reg_687_reg[3]\,
      \tmp_10_2_reg_687_reg[4]\ => \tmp_10_2_reg_687_reg[4]\,
      \tmp_10_2_reg_687_reg[5]\ => \tmp_10_2_reg_687_reg[5]\,
      \tmp_10_2_reg_687_reg[6]\ => \tmp_10_2_reg_687_reg[6]\,
      \tmp_10_2_reg_687_reg[7]\ => \tmp_10_2_reg_687_reg[7]\,
      \tmp_10_2_reg_687_reg[8]\ => \tmp_10_2_reg_687_reg[8]\,
      \tmp_10_2_reg_687_reg[9]\ => \tmp_10_2_reg_687_reg[9]\,
      tmp_1_mid1_reg_641 => tmp_1_mid1_reg_641,
      \tmp_1_mid1_reg_641_reg[0]\ => \tmp_1_mid1_reg_641_reg[0]\,
      \tmp_2_mid2_v_v_reg_646_reg[0]\(0) => \tmp_2_mid2_v_v_reg_646_reg[0]\(0),
      \tmp_2_mid2_v_v_reg_646_reg[5]\ => \tmp_2_mid2_v_v_reg_646_reg[5]\,
      \tmp_6_reg_813_reg[0]\(0) => \tmp_6_reg_813_reg[0]\(0),
      tmp_mid1_reg_636 => tmp_mid1_reg_636,
      \tmp_mid1_reg_636_reg[0]\ => \tmp_mid1_reg_636_reg[0]\,
      tmp_s_reg_668(11 downto 0) => tmp_s_reg_668(11 downto 0)
    );
rs_rreq: entity work.project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_reg_slice
     port map (
      D(2) => D(7),
      D(1 downto 0) => D(4 downto 3),
      Q(4 downto 0) => Q(5 downto 1),
      \abscond_reg_797_reg[0]\(0) => \abscond_reg_797_reg[0]\(0),
      \abscond_reg_797_reg[0]_0\ => rs_rreq_n_16,
      \ap_CS_fsm_reg[5]\ => \^ap_cs_fsm_reg[5]\,
      \ap_CS_fsm_reg[6]\ => rs_rdata_n_19,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter1_reg_0 => rs_rdata_n_27,
      ap_enable_reg_pp0_iter1_reg_1(11) => rs_rdata_n_7,
      ap_enable_reg_pp0_iter1_reg_1(10) => rs_rdata_n_8,
      ap_enable_reg_pp0_iter1_reg_1(9) => rs_rdata_n_9,
      ap_enable_reg_pp0_iter1_reg_1(8) => rs_rdata_n_10,
      ap_enable_reg_pp0_iter1_reg_1(7) => rs_rdata_n_11,
      ap_enable_reg_pp0_iter1_reg_1(6) => rs_rdata_n_12,
      ap_enable_reg_pp0_iter1_reg_1(5) => rs_rdata_n_13,
      ap_enable_reg_pp0_iter1_reg_1(4) => rs_rdata_n_14,
      ap_enable_reg_pp0_iter1_reg_1(3) => rs_rdata_n_15,
      ap_enable_reg_pp0_iter1_reg_1(2) => rs_rdata_n_16,
      ap_enable_reg_pp0_iter1_reg_1(1) => rs_rdata_n_17,
      ap_enable_reg_pp0_iter1_reg_1(0) => rs_rdata_n_18,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => rs_rdata_n_38,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg_0,
      ap_reg_ioackin_input_img_ARREADY_reg => rs_rreq_n_21,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => rs_rdata_n_6,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      ap_reg_pp0_iter3_or_cond5_reg_657 => ap_reg_pp0_iter3_or_cond5_reg_657,
      ap_rst_n => \^sr\(0),
      \b_reg0_reg[6]\(0) => \b_reg0_reg[6]\(0),
      \data_p2_reg[0]_0\ => rs_rreq_n_11,
      \data_p2_reg[1]_0\ => rs_rreq_n_10,
      \data_p2_reg[2]_0\ => rs_rreq_n_9,
      \data_p2_reg[3]_0\ => rs_rreq_n_8,
      \data_p2_reg[4]_0\ => rs_rreq_n_7,
      \data_p2_reg[5]_0\ => rs_rreq_n_6,
      \data_p2_reg[6]_0\ => rs_rreq_n_5,
      \data_p2_reg[7]_0\ => rs_rreq_n_4,
      \data_p2_reg[8]_0\ => rs_rreq_n_3,
      \exitcond_flatten_reg_613_reg[0]\ => \exitcond_flatten_reg_613_reg[0]\,
      full_n_reg(0) => rs_rdata_n_63,
      input_img_ARREADY => input_img_ARREADY,
      \input_img_addr_3_reg_711_reg[8]\(8 downto 0) => \input_img_addr_3_reg_711_reg[11]\(8 downto 0),
      \input_img_addr_7_reg_740_reg[0]\(0) => \input_img_addr_7_reg_740_reg[0]\(0),
      or_cond5_reg_657 => or_cond5_reg_657,
      output_img_BVALID => output_img_BVALID,
      pop0 => pop0,
      push => push,
      \q_reg[11]\(11 downto 0) => rs2f_rreq_data(11 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0(1) => state(1),
      s_ready_t_reg_0(0) => rs2f_rreq_valid,
      \state_reg[0]_0\(0) => \^rdata_valid\,
      \state_reg[1]_0\ => rs_rdata_n_64,
      \tmp_2_mid2_reg_661_reg[11]\(0) => \tmp_2_mid2_reg_661_reg[11]\(0),
      tmp_8_reg_7860 => tmp_8_reg_7860,
      \x_dir_2_0_2_reg_766_reg[0]\(0) => \x_dir_2_0_2_reg_766_reg[0]\(0),
      \x_dir_2_0_2_reg_766_reg[0]_0\ => rs_rreq_n_18
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => first_sect,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => first_sect,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(2),
      I1 => first_sect,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(3),
      I1 => first_sect,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => first_sect,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(5),
      I1 => first_sect,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => first_sect,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => first_sect,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => first_sect,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => first_sect,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => first_sect,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => first_sect,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => first_sect,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => first_sect,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(14),
      I1 => first_sect,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(15),
      I1 => first_sect,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => first_sect,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(17),
      I1 => first_sect,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => first_sect,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(19),
      I1 => first_sect,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_0_[0]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_0_[1]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_16,
      Q => sect_cnt_reg(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_22,
      Q => sect_cnt_reg(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_21,
      Q => sect_cnt_reg(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_28,
      Q => sect_cnt_reg(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_27,
      Q => sect_cnt_reg(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_26,
      Q => sect_cnt_reg(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_25,
      Q => sect_cnt_reg(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_32,
      Q => sect_cnt_reg(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_31,
      Q => sect_cnt_reg(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_30,
      Q => sect_cnt_reg(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_29,
      Q => sect_cnt_reg(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_15,
      Q => sect_cnt_reg(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_14,
      Q => sect_cnt_reg(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_13,
      Q => sect_cnt_reg(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_20,
      Q => sect_cnt_reg(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_19,
      Q => sect_cnt_reg(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_18,
      Q => sect_cnt_reg(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_17,
      Q => sect_cnt_reg(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_24,
      Q => sect_cnt_reg(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_2,
      D => fifo_rreq_n_23,
      Q => sect_cnt_reg(9),
      R => \^sr\(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \sect_end_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_9\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[0]\,
      Q => \start_addr_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[1]\,
      Q => \start_addr_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb is
  port (
    \tmp_2_mid2_reg_661_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb : entity is "ip_sobel_mul_6ns_bkb";
end project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb is
begin
ip_sobel_mul_6ns_bkb_Mul3S_0_U: entity work.project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb_Mul3S_0
     port map (
      E(0) => E(0),
      Q(5 downto 0) => Q(5 downto 0),
      ap_clk => ap_clk,
      \tmp_2_mid2_reg_661_reg[11]\(11 downto 0) => \tmp_2_mid2_reg_661_reg[11]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_read is
  port (
    m_axi_output_img_RREADY : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_output_img_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_read : entity is "ip_sobel_output_img_m_axi_read";
end project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_read;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_read is
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_4 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rs_rdata_n_1 : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
buff_rdata: entity work.\project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_4,
      Q(2 downto 1) => usedw_reg(5 downto 4),
      Q(0) => usedw_reg(0),
      S(3) => buff_rdata_n_9,
      S(2) => buff_rdata_n_10,
      S(1) => buff_rdata_n_11,
      S(0) => buff_rdata_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_8,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => buff_rdata_n_16,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RVALID => m_axi_output_img_RVALID,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[7]_0\(2) => buff_rdata_n_13,
      \usedw_reg[7]_0\(1) => buff_rdata_n_14,
      \usedw_reg[7]_0\(0) => buff_rdata_n_15
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_8,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_1,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_4,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_9,
      S(2) => buff_rdata_n_10,
      S(1) => buff_rdata_n_11,
      S(0) => buff_rdata_n_12
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_13,
      S(1) => buff_rdata_n_14,
      S(0) => buff_rdata_n_15
    );
rs_rdata: entity work.\project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => rs_rdata_n_1,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      rdata_ack_t => rdata_ack_t
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_write is
  port (
    mem_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    invalid_len_event_reg2 : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axi_output_img_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \reg_146_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_146_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    \data_p2_reg[1]\ : out STD_LOGIC;
    \data_p2_reg[2]\ : out STD_LOGIC;
    \data_p2_reg[3]\ : out STD_LOGIC;
    \data_p2_reg[4]\ : out STD_LOGIC;
    \data_p2_reg[5]\ : out STD_LOGIC;
    \data_p2_reg[6]\ : out STD_LOGIC;
    \data_p2_reg[7]\ : out STD_LOGIC;
    \data_p2_reg[8]\ : out STD_LOGIC;
    \data_p2_reg[9]\ : out STD_LOGIC;
    \data_p2_reg[10]\ : out STD_LOGIC;
    \data_p2_reg[11]\ : out STD_LOGIC;
    \data_p2_reg[0]_1\ : out STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    next_loop : in STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWVALID : in STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    m_axi_output_img_BVALID : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    \input_img_addr_7_reg_740_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    pop0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_write : entity is "ip_sobel_output_img_m_axi_write";
end project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_write;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal align_len0 : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_4_n_0\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_5_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_12 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.AWVALID_Dummy_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[12]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[16]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[20]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[24]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[28]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[31]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_wreq_n_1 : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_pad : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_0\ : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal \^invalid_len_event_reg2\ : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal \^m_axi_output_img_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_output_img_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_img_bready\ : STD_LOGIC;
  signal \^m_axi_output_img_wlast\ : STD_LOGIC;
  signal \^m_axi_output_img_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_img_wvalid\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_end_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_end_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^throttl_cnt_reg[7]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_i_1_n_0 : STD_LOGIC;
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair169";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair165";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair167";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  invalid_len_event_reg2 <= \^invalid_len_event_reg2\;
  m_axi_output_img_AWADDR(29 downto 0) <= \^m_axi_output_img_awaddr\(29 downto 0);
  \m_axi_output_img_AWLEN[3]\(3 downto 0) <= \^m_axi_output_img_awlen[3]\(3 downto 0);
  m_axi_output_img_BREADY <= \^m_axi_output_img_bready\;
  m_axi_output_img_WLAST <= \^m_axi_output_img_wlast\;
  m_axi_output_img_WSTRB(3 downto 0) <= \^m_axi_output_img_wstrb\(3 downto 0);
  m_axi_output_img_WVALID <= \^m_axi_output_img_wvalid\;
  \throttl_cnt_reg[7]\ <= \^throttl_cnt_reg[7]\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_33,
      Q => \align_len_reg_n_0_[31]\,
      R => '0'
    );
\beat_len_buf[1]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_2__0_n_0\
    );
\beat_len_buf[1]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[1]_i_3__0_n_0\
    );
\beat_len_buf[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[1]\,
      O => \beat_len_buf[1]_i_4_n_0\
    );
\beat_len_buf[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[0]\,
      O => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf[5]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_2__0_n_0\
    );
\beat_len_buf[5]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_3__0_n_0\
    );
\beat_len_buf[5]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_4__0_n_0\
    );
\beat_len_buf[5]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[5]_i_5__0_n_0\
    );
\beat_len_buf[9]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_2__0_n_0\
    );
\beat_len_buf[9]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_3__0_n_0\
    );
\beat_len_buf[9]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_4__0_n_0\
    );
\beat_len_buf[9]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \beat_len_buf[9]_i_5__0_n_0\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1__0_n_0\,
      CO(2) => \beat_len_buf_reg[1]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_0_[31]\,
      DI(0) => \align_len_reg_n_0_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \beat_len_buf[1]_i_2__0_n_0\,
      S(2) => \beat_len_buf[1]_i_3__0_n_0\,
      S(1) => \beat_len_buf[1]_i_4_n_0\,
      S(0) => \beat_len_buf[1]_i_5_n_0\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1__0_n_0\,
      CO(3) => \beat_len_buf_reg[5]_i_1__0_n_0\,
      CO(2) => \beat_len_buf_reg[5]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \beat_len_buf[5]_i_2__0_n_0\,
      S(2) => \beat_len_buf[5]_i_3__0_n_0\,
      S(1) => \beat_len_buf[5]_i_4__0_n_0\,
      S(0) => \beat_len_buf[5]_i_5__0_n_0\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1__0_n_0\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \beat_len_buf[9]_i_2__0_n_0\,
      S(2) => \beat_len_buf[9]_i_3__0_n_0\,
      S(1) => \beat_len_buf[9]_i_4__0_n_0\,
      S(0) => \beat_len_buf[9]_i_5__0_n_0\
    );
buff_wdata: entity work.project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_buffer
     port map (
      D(6) => \p_0_out_carry__0_n_5\,
      D(5) => \p_0_out_carry__0_n_6\,
      D(4) => \p_0_out_carry__0_n_7\,
      D(3) => p_0_out_carry_n_4,
      D(2) => p_0_out_carry_n_5,
      D(1) => p_0_out_carry_n_6,
      D(0) => p_0_out_carry_n_7,
      DI(0) => buff_wdata_n_9,
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => buff_wdata_n_10,
      S(2) => buff_wdata_n_11,
      S(1) => buff_wdata_n_12,
      S(0) => buff_wdata_n_13,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]_0\(3),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => \^m_axi_output_img_wvalid\,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(8) => tmp_strb,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(7) => buff_wdata_n_18,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(6) => buff_wdata_n_19,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(5) => buff_wdata_n_20,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(4) => buff_wdata_n_21,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(3) => buff_wdata_n_22,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(2) => buff_wdata_n_23,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(1) => buff_wdata_n_24,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\(0) => buff_wdata_n_25,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.len_cnt_reg[0]\ => buff_wdata_n_8,
      \bus_wide_gen.pad_oh_reg_reg[3]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      data_valid => data_valid,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      mem_reg_0 => mem_reg,
      \usedw_reg[7]_0\(5 downto 0) => usedw_reg(5 downto 0),
      \usedw_reg[7]_1\(2) => buff_wdata_n_14,
      \usedw_reg[7]_1\(1) => buff_wdata_n_15,
      \usedw_reg[7]_1\(0) => buff_wdata_n_16
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \^m_axi_output_img_wlast\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \^m_axi_output_img_wvalid\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.data_gen[1].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(0),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(1),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(2),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(3),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(4),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_20,
      Q => m_axi_output_img_WDATA(5),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_19,
      Q => m_axi_output_img_WDATA(6),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_58_out,
      D => buff_wdata_n_18,
      Q => m_axi_output_img_WDATA(7),
      R => p_57_out
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \^m_axi_output_img_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.data_gen[2].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(10),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(11),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(12),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_20,
      Q => m_axi_output_img_WDATA(13),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_19,
      Q => m_axi_output_img_WDATA(14),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_18,
      Q => m_axi_output_img_WDATA(15),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(8),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_51_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(9),
      R => \bus_wide_gen.fifo_burst_n_17\
    );
\bus_wide_gen.data_gen[2].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \^m_axi_output_img_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.data_gen[3].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(16),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(17),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(18),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(19),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(20),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_20,
      Q => m_axi_output_img_WDATA(21),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_19,
      Q => m_axi_output_img_WDATA(22),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_out,
      D => buff_wdata_n_18,
      Q => m_axi_output_img_WDATA(23),
      R => p_41_out
    );
\bus_wide_gen.data_gen[3].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \^m_axi_output_img_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.data_gen[4].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_25,
      Q => m_axi_output_img_WDATA(24),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_24,
      Q => m_axi_output_img_WDATA(25),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_23,
      Q => m_axi_output_img_WDATA(26),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_22,
      Q => m_axi_output_img_WDATA(27),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_21,
      Q => m_axi_output_img_WDATA(28),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_20,
      Q => m_axi_output_img_WDATA(29),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_19,
      Q => m_axi_output_img_WDATA(30),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_35_out,
      D => buff_wdata_n_18,
      Q => m_axi_output_img_WDATA(31),
      R => p_33_out
    );
\bus_wide_gen.data_gen[4].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \^m_axi_output_img_wstrb\(3),
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo
     port map (
      E(0) => p_35_out,
      O(0) => data1(1),
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      SR(0) => p_33_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_20\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_13\,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \^m_axi_output_img_wvalid\,
      \bus_wide_gen.data_gen[1].data_buf_reg[0]\(0) => p_57_out,
      \bus_wide_gen.data_gen[1].data_buf_reg[7]\(0) => p_58_out,
      \bus_wide_gen.data_gen[1].strb_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_15\,
      \bus_wide_gen.data_gen[2].data_buf_reg[15]\(0) => \bus_wide_gen.fifo_burst_n_17\,
      \bus_wide_gen.data_gen[2].data_buf_reg[8]\(0) => p_51_out,
      \bus_wide_gen.data_gen[2].strb_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_16\,
      \bus_wide_gen.data_gen[3].data_buf_reg[16]\(0) => p_41_out,
      \bus_wide_gen.data_gen[3].data_buf_reg[16]_0\(0) => p_43_out,
      \bus_wide_gen.data_gen[3].strb_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_18\,
      \bus_wide_gen.data_gen[4].strb_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_19\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.fifo_burst_n_14\,
      \bus_wide_gen.first_pad_reg_0\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_21\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.fifo_burst_n_28\,
      \bus_wide_gen.pad_oh_reg_reg[1]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[2]\ => \bus_wide_gen.fifo_burst_n_27\,
      \bus_wide_gen.pad_oh_reg_reg[2]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\ => \bus_wide_gen.fifo_burst_n_26\,
      \bus_wide_gen.pad_oh_reg_reg[3]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      \could_multi_bursts.awaddr_buf_reg[2]\ => \could_multi_bursts.awaddr_buf_reg[2]_0\,
      \could_multi_bursts.awaddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_12\,
      \could_multi_bursts.awlen_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_10\,
      \could_multi_bursts.awlen_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_11\,
      \could_multi_bursts.awlen_buf_reg[3]_1\(3 downto 0) => awlen_tmp(3 downto 0),
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_0\,
      data_valid => data_valid,
      \dout_buf_reg[8]\(0) => tmp_strb,
      dout_valid_reg => buff_wdata_n_8,
      fifo_resp_ready => fifo_resp_ready,
      first_pad => first_pad,
      \in\(0) => \^invalid_len_event_reg2\,
      m_axi_output_img_WLAST => \^m_axi_output_img_wlast\,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => \^m_axi_output_img_wstrb\(3 downto 0),
      next_loop => next_loop,
      push => push,
      \sect_addr_buf_reg[1]\(1) => \sect_addr_buf_reg_n_0_[1]\,
      \sect_addr_buf_reg[1]\(0) => \sect_addr_buf_reg_n_0_[0]\,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_0_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[9]\(9) => \sect_len_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]\(8) => \sect_len_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]\(7) => \sect_len_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]\(6) => \sect_len_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_0_[0]\
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => ap_rst_n_inv
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__1\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__1\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__1\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__1\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(4),
      I1 => \bus_wide_gen.len_cnt_reg\(2),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__1\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__1\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_6__0_n_0\,
      O => \p_0_in__1\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_6__0_n_0\,
      I2 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__1\(7)
    );
\bus_wide_gen.len_cnt[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_6__0_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_pad,
      D => \p_0_in__1\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_21\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EECE0000"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => next_loop,
      I2 => m_axi_output_img_AWREADY,
      I3 => \throttl_cnt_reg[7]_0\,
      I4 => ap_rst_n,
      I5 => \^invalid_len_event_reg2\,
      O => \could_multi_bursts.AWVALID_Dummy_i_1_n_0\
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.AWVALID_Dummy_i_1_n_0\,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[10]\,
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[11]\,
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[12]\,
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(10),
      O => \could_multi_bursts.awaddr_buf[12]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(9),
      O => \could_multi_bursts.awaddr_buf[12]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(8),
      O => \could_multi_bursts.awaddr_buf[12]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(7),
      O => \could_multi_bursts.awaddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[13]\,
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[14]\,
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[15]\,
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[16]\,
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(14),
      O => \could_multi_bursts.awaddr_buf[16]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(13),
      O => \could_multi_bursts.awaddr_buf[16]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(12),
      O => \could_multi_bursts.awaddr_buf[16]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(11),
      O => \could_multi_bursts.awaddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[17]\,
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[18]\,
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[19]\,
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[20]\,
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(18),
      O => \could_multi_bursts.awaddr_buf[20]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(17),
      O => \could_multi_bursts.awaddr_buf[20]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(16),
      O => \could_multi_bursts.awaddr_buf[20]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(15),
      O => \could_multi_bursts.awaddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[21]\,
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[22]\,
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(23),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[23]\,
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[24]\,
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(22),
      O => \could_multi_bursts.awaddr_buf[24]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(21),
      O => \could_multi_bursts.awaddr_buf[24]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(20),
      O => \could_multi_bursts.awaddr_buf[24]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(19),
      O => \could_multi_bursts.awaddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(25),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[25]\,
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(26),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[26]\,
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(27),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[27]\,
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[28]\,
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(26),
      O => \could_multi_bursts.awaddr_buf[28]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(25),
      O => \could_multi_bursts.awaddr_buf[28]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(24),
      O => \could_multi_bursts.awaddr_buf[28]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(23),
      O => \could_multi_bursts.awaddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(29),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[29]\,
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[2]\,
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[30]\,
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[31]\,
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(29),
      O => \could_multi_bursts.awaddr_buf[31]_i_7_n_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(28),
      O => \could_multi_bursts.awaddr_buf[31]_i_8_n_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(27),
      O => \could_multi_bursts.awaddr_buf[31]_i_9_n_0\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[3]\,
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[4]\,
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(2),
      I1 => \^m_axi_output_img_awlen[3]\(0),
      I2 => \^m_axi_output_img_awlen[3]\(1),
      I3 => \^m_axi_output_img_awlen[3]\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(1),
      I1 => \^m_axi_output_img_awlen[3]\(1),
      I2 => \^m_axi_output_img_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(0),
      I1 => \^m_axi_output_img_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[5]\,
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[6]\,
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[7]\,
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[8]\,
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(6),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(5),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(4),
      I1 => \^m_axi_output_img_awlen[3]\(2),
      I2 => \^m_axi_output_img_awlen[3]\(1),
      I3 => \^m_axi_output_img_awlen[3]\(0),
      I4 => \^m_axi_output_img_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_output_img_awaddr\(3),
      I1 => \^m_axi_output_img_awlen[3]\(2),
      I2 => \^m_axi_output_img_awlen[3]\(1),
      I3 => \^m_axi_output_img_awlen[3]\(0),
      I4 => \^m_axi_output_img_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \bus_wide_gen.fifo_burst_n_12\,
      I2 => \sect_addr_buf_reg_n_0_[9]\,
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(10),
      Q => \^m_axi_output_img_awaddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(11),
      Q => \^m_axi_output_img_awaddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(12),
      Q => \^m_axi_output_img_awaddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_output_img_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \could_multi_bursts.awaddr_buf[12]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[12]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[12]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[12]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(13),
      Q => \^m_axi_output_img_awaddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(14),
      Q => \^m_axi_output_img_awaddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(15),
      Q => \^m_axi_output_img_awaddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(16),
      Q => \^m_axi_output_img_awaddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \could_multi_bursts.awaddr_buf[16]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[16]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[16]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[16]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(17),
      Q => \^m_axi_output_img_awaddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(18),
      Q => \^m_axi_output_img_awaddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(19),
      Q => \^m_axi_output_img_awaddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(20),
      Q => \^m_axi_output_img_awaddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \could_multi_bursts.awaddr_buf[20]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[20]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[20]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[20]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(21),
      Q => \^m_axi_output_img_awaddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(22),
      Q => \^m_axi_output_img_awaddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(23),
      Q => \^m_axi_output_img_awaddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(24),
      Q => \^m_axi_output_img_awaddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \could_multi_bursts.awaddr_buf[24]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[24]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[24]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[24]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(25),
      Q => \^m_axi_output_img_awaddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(26),
      Q => \^m_axi_output_img_awaddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(27),
      Q => \^m_axi_output_img_awaddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(28),
      Q => \^m_axi_output_img_awaddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \could_multi_bursts.awaddr_buf[28]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[28]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[28]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[28]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(29),
      Q => \^m_axi_output_img_awaddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(2),
      Q => \^m_axi_output_img_awaddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(30),
      Q => \^m_axi_output_img_awaddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(31),
      Q => \^m_axi_output_img_awaddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2) => \could_multi_bursts.awaddr_buf[31]_i_7_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[31]_i_8_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[31]_i_9_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(3),
      Q => \^m_axi_output_img_awaddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(4),
      Q => \^m_axi_output_img_awaddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_output_img_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(5),
      Q => \^m_axi_output_img_awaddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(6),
      Q => \^m_axi_output_img_awaddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(7),
      Q => \^m_axi_output_img_awaddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(8),
      Q => \^m_axi_output_img_awaddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_output_img_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awaddr_tmp(9),
      Q => \^m_axi_output_img_awaddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(0),
      Q => \^m_axi_output_img_awlen[3]\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(1),
      Q => \^m_axi_output_img_awlen[3]\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(2),
      Q => \^m_axi_output_img_awlen[3]\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => awlen_tmp(3),
      Q => \^m_axi_output_img_awlen[3]\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg_n_0\,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      O => \could_multi_bursts.last_sect_buf_i_1_n_0\
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.last_sect_buf_i_1_n_0\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_0\,
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_wreq_n_1,
      O => \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_loop,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \could_multi_bursts.loop_cnt[5]_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_11\,
      I1 => \bus_wide_gen.fifo_burst_n_10\,
      I2 => \could_multi_bursts.sect_handling_reg_n_0\,
      I3 => wreq_handling_reg_n_0,
      I4 => next_loop,
      O => \could_multi_bursts.sect_handling_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => ap_rst_n_inv
    );
\end_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_2_n_0\
    );
\end_addr_buf[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_3_n_0\
    );
\end_addr_buf[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_4_n_0\
    );
\end_addr_buf[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[11]_i_5_n_0\
    );
\end_addr_buf[15]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_2__0_n_0\
    );
\end_addr_buf[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_3__0_n_0\
    );
\end_addr_buf[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_4__0_n_0\
    );
\end_addr_buf[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[15]_i_5__0_n_0\
    );
\end_addr_buf[19]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_2__0_n_0\
    );
\end_addr_buf[19]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_3__0_n_0\
    );
\end_addr_buf[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_4__0_n_0\
    );
\end_addr_buf[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[19]_i_5__0_n_0\
    );
\end_addr_buf[23]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_2__0_n_0\
    );
\end_addr_buf[23]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_3__0_n_0\
    );
\end_addr_buf[23]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_4__0_n_0\
    );
\end_addr_buf[23]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[23]_i_5__0_n_0\
    );
\end_addr_buf[27]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_2__0_n_0\
    );
\end_addr_buf[27]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_3__0_n_0\
    );
\end_addr_buf[27]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_4__0_n_0\
    );
\end_addr_buf[27]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[27]_i_5__0_n_0\
    );
\end_addr_buf[31]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_2__0_n_0\
    );
\end_addr_buf[31]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_3__0_n_0\
    );
\end_addr_buf[31]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_4__0_n_0\
    );
\end_addr_buf[31]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[31]_i_5__0_n_0\
    );
\end_addr_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_2_n_0\
    );
\end_addr_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_3_n_0\
    );
\end_addr_buf[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_4_n_0\
    );
\end_addr_buf[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[0]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[3]_i_5_n_0\
    );
\end_addr_buf[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_2_n_0\
    );
\end_addr_buf[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_3_n_0\
    );
\end_addr_buf[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_4_n_0\
    );
\end_addr_buf[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_buf[7]_i_5_n_0\
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[7]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[11]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[11]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[11]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[11]\,
      DI(2) => \start_addr_reg_n_0_[10]\,
      DI(1) => \start_addr_reg_n_0_[9]\,
      DI(0) => \start_addr_reg_n_0_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_buf[11]_i_2_n_0\,
      S(2) => \end_addr_buf[11]_i_3_n_0\,
      S(1) => \end_addr_buf[11]_i_4_n_0\,
      S(0) => \end_addr_buf[11]_i_5_n_0\
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[11]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[15]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[15]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[15]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_buf[15]_i_2__0_n_0\,
      S(2) => \end_addr_buf[15]_i_3__0_n_0\,
      S(1) => \end_addr_buf[15]_i_4__0_n_0\,
      S(0) => \end_addr_buf[15]_i_5__0_n_0\
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[15]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[19]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[19]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[19]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_buf[19]_i_2__0_n_0\,
      S(2) => \end_addr_buf[19]_i_3__0_n_0\,
      S(1) => \end_addr_buf[19]_i_4__0_n_0\,
      S(0) => \end_addr_buf[19]_i_5__0_n_0\
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[19]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[23]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[23]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[23]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_buf[23]_i_2__0_n_0\,
      S(2) => \end_addr_buf[23]_i_3__0_n_0\,
      S(1) => \end_addr_buf[23]_i_4__0_n_0\,
      S(0) => \end_addr_buf[23]_i_5__0_n_0\
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[23]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[27]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[27]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[27]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_buf[27]_i_2__0_n_0\,
      S(2) => \end_addr_buf[27]_i_3__0_n_0\,
      S(1) => \end_addr_buf[27]_i_4__0_n_0\,
      S(0) => \end_addr_buf[27]_i_5__0_n_0\
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_end_addr_buf_reg[31]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_buf_reg[31]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[31]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_buf[31]_i_2__0_n_0\,
      S(2) => \end_addr_buf[31]_i_3__0_n_0\,
      S(1) => \end_addr_buf[31]_i_4__0_n_0\,
      S(0) => \end_addr_buf[31]_i_5__0_n_0\
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[3]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[3]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[3]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[3]\,
      DI(2) => \start_addr_reg_n_0_[2]\,
      DI(1) => \start_addr_reg_n_0_[1]\,
      DI(0) => \start_addr_reg_n_0_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_buf[3]_i_2_n_0\,
      S(2) => \end_addr_buf[3]_i_3_n_0\,
      S(1) => \end_addr_buf[3]_i_4_n_0\,
      S(0) => \end_addr_buf[3]_i_5_n_0\
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[3]_i_1__0_n_0\,
      CO(3) => \end_addr_buf_reg[7]_i_1__0_n_0\,
      CO(2) => \end_addr_buf_reg[7]_i_1__0_n_1\,
      CO(1) => \end_addr_buf_reg[7]_i_1__0_n_2\,
      CO(0) => \end_addr_buf_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[7]\,
      DI(2) => \start_addr_reg_n_0_[6]\,
      DI(1) => \start_addr_reg_n_0_[5]\,
      DI(0) => \start_addr_reg_n_0_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_buf[7]_i_2_n_0\,
      S(2) => \end_addr_buf[7]_i_3_n_0\,
      S(1) => \end_addr_buf[7]_i_4_n_0\,
      S(0) => \end_addr_buf[7]_i_5_n_0\
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
fifo_resp: entity work.\project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.last_sect_buf_reg\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => \^m_axi_output_img_bready\,
      \in\(0) => \^invalid_len_event_reg2\,
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      next_loop => next_loop,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      push => push_0,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_10\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_11\
    );
fifo_resp_to_user: entity work.\project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized2\
     port map (
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\(1 downto 0) => \ap_CS_fsm_reg[7]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      ap_reg_pp0_iter3_or_cond5_reg_657 => ap_reg_pp0_iter3_or_cond5_reg_657,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]_0\,
      \data_p2_reg[0]_1\ => \data_p2_reg[0]_1\,
      \data_p2_reg[10]\ => \data_p2_reg[10]\,
      \data_p2_reg[11]\ => \data_p2_reg[11]\,
      \data_p2_reg[1]\ => \data_p2_reg[1]\,
      \data_p2_reg[2]\ => \data_p2_reg[2]\,
      \data_p2_reg[3]\ => \data_p2_reg[3]\,
      \data_p2_reg[4]\ => \data_p2_reg[4]\,
      \data_p2_reg[5]\ => \data_p2_reg[5]\,
      \data_p2_reg[6]\ => \data_p2_reg[6]\,
      \data_p2_reg[7]\ => \data_p2_reg[7]\,
      \data_p2_reg[8]\ => \data_p2_reg[8]\,
      \data_p2_reg[9]\ => \data_p2_reg[9]\,
      empty_n_reg_0 => empty_n_reg,
      \input_img_addr_7_reg_740_reg[11]\(11 downto 0) => \input_img_addr_7_reg_740_reg[11]\(11 downto 0),
      m_axi_output_img_BREADY => \^m_axi_output_img_bready\,
      pop0 => pop0,
      push => push_0,
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \tmp_10_2_reg_687_reg[11]\(11 downto 0) => \tmp_10_2_reg_687_reg[11]\(11 downto 0)
    );
fifo_wreq: entity work.\project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => align_len0,
      O(3) => fifo_wreq_n_12,
      O(2) => fifo_wreq_n_13,
      O(1) => fifo_wreq_n_14,
      O(0) => fifo_wreq_n_15,
      Q(19 downto 0) => p_0_in0_in(19 downto 0),
      S(3) => fifo_wreq_n_5,
      S(2) => fifo_wreq_n_6,
      S(1) => fifo_wreq_n_7,
      S(0) => fifo_wreq_n_8,
      \align_len_reg[31]\ => fifo_wreq_n_33,
      \align_len_reg[31]_0\ => \align_len_reg_n_0_[31]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \data_p1_reg[11]\(11 downto 0) => rs2f_wreq_data(11 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg(0) => next_wreq,
      fifo_wreq_valid_buf_reg_0 => fifo_wreq_valid_buf_reg_n_0,
      invalid_len_event_reg => fifo_wreq_n_4,
      next_loop => next_loop,
      push => push_1,
      \q_reg[0]_0\ => fifo_wreq_n_1,
      \q_reg[0]_1\(2) => fifo_wreq_n_9,
      \q_reg[0]_1\(1) => fifo_wreq_n_10,
      \q_reg[0]_1\(0) => fifo_wreq_n_11,
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt_reg(19 downto 0) => sect_cnt_reg(19 downto 0),
      \sect_cnt_reg[11]\(3) => fifo_wreq_n_20,
      \sect_cnt_reg[11]\(2) => fifo_wreq_n_21,
      \sect_cnt_reg[11]\(1) => fifo_wreq_n_22,
      \sect_cnt_reg[11]\(0) => fifo_wreq_n_23,
      \sect_cnt_reg[15]\(3) => fifo_wreq_n_24,
      \sect_cnt_reg[15]\(2) => fifo_wreq_n_25,
      \sect_cnt_reg[15]\(1) => fifo_wreq_n_26,
      \sect_cnt_reg[15]\(0) => fifo_wreq_n_27,
      \sect_cnt_reg[19]\(3) => fifo_wreq_n_28,
      \sect_cnt_reg[19]\(2) => fifo_wreq_n_29,
      \sect_cnt_reg[19]\(1) => fifo_wreq_n_30,
      \sect_cnt_reg[19]\(0) => fifo_wreq_n_31,
      \sect_cnt_reg[19]_0\ => fifo_wreq_n_32,
      \sect_cnt_reg[7]\(3) => fifo_wreq_n_16,
      \sect_cnt_reg[7]\(2) => fifo_wreq_n_17,
      \sect_cnt_reg[7]\(1) => fifo_wreq_n_18,
      \sect_cnt_reg[7]\(0) => fifo_wreq_n_19,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_10\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_11\,
      \start_addr_reg[11]\(11) => fifo_wreq_n_35,
      \start_addr_reg[11]\(10) => fifo_wreq_n_36,
      \start_addr_reg[11]\(9) => fifo_wreq_n_37,
      \start_addr_reg[11]\(8) => fifo_wreq_n_38,
      \start_addr_reg[11]\(7) => fifo_wreq_n_39,
      \start_addr_reg[11]\(6) => fifo_wreq_n_40,
      \start_addr_reg[11]\(5) => fifo_wreq_n_41,
      \start_addr_reg[11]\(4) => fifo_wreq_n_42,
      \start_addr_reg[11]\(3) => fifo_wreq_n_43,
      \start_addr_reg[11]\(2) => fifo_wreq_n_44,
      \start_addr_reg[11]\(1) => fifo_wreq_n_45,
      \start_addr_reg[11]\(0) => fifo_wreq_n_46,
      wreq_handling_reg => wreq_handling_reg_n_0
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_0,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_0\,
      S(2) => \first_sect_carry_i_2__0_n_0\,
      S(1) => \first_sect_carry_i_3__0_n_0\,
      S(0) => \first_sect_carry_i_4__0_n_0\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_0\,
      S(1) => \first_sect_carry__0_i_2__0_n_0\,
      S(0) => \first_sect_carry__0_i_3__0_n_0\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sect_cnt_reg(19),
      I1 => sect_cnt_reg(18),
      O => \first_sect_carry__0_i_1__0_n_0\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => sect_cnt_reg(17),
      I2 => sect_cnt_reg(15),
      O => \first_sect_carry__0_i_2__0_n_0\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => sect_cnt_reg(14),
      I2 => sect_cnt_reg(12),
      O => \first_sect_carry__0_i_3__0_n_0\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => sect_cnt_reg(11),
      I2 => sect_cnt_reg(9),
      O => \first_sect_carry_i_1__0_n_0\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => sect_cnt_reg(8),
      I2 => sect_cnt_reg(6),
      O => \first_sect_carry_i_2__0_n_0\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => sect_cnt_reg(5),
      I2 => sect_cnt_reg(3),
      O => \first_sect_carry_i_3__0_n_0\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => sect_cnt_reg(2),
      I2 => sect_cnt_reg(0),
      O => \first_sect_carry_i_4__0_n_0\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_4,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => invalid_len_event_reg1,
      Q => \^invalid_len_event_reg2\,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_5,
      S(2) => fifo_wreq_n_6,
      S(1) => fifo_wreq_n_7,
      S(0) => fifo_wreq_n_8
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_9,
      S(1) => fifo_wreq_n_10,
      S(0) => fifo_wreq_n_11
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => ap_rst_n_inv
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_wdata_n_9,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_wdata_n_10,
      S(2) => buff_wdata_n_11,
      S(1) => buff_wdata_n_12,
      S(0) => buff_wdata_n_13
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_wdata_n_14,
      S(1) => buff_wdata_n_15,
      S(0) => buff_wdata_n_16
    );
rs_wreq: entity work.project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_reg_slice
     port map (
      Q(11 downto 0) => rs2f_wreq_data(11 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      \ap_CS_fsm_reg[7]_0\(1 downto 0) => \ap_CS_fsm_reg[7]_0\(3 downto 2),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(11 downto 0) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(11 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      push => push_1,
      \reg_146_reg[0]\(0) => \reg_146_reg[0]\(0),
      \reg_146_reg[0]_0\ => \reg_146_reg[0]_0\,
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\sect_addr_buf[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => fifo_wreq_n_1,
      I1 => first_sect,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(0),
      I1 => first_sect,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(1),
      I1 => first_sect,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(2),
      I1 => first_sect,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(3),
      I1 => first_sect,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(4),
      I1 => first_sect,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(5),
      I1 => first_sect,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(6),
      I1 => first_sect,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(7),
      I1 => first_sect,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(8),
      I1 => first_sect,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(9),
      I1 => first_sect,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(10),
      I1 => first_sect,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(11),
      I1 => first_sect,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(12),
      I1 => first_sect,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(13),
      I1 => first_sect,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(14),
      I1 => first_sect,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(15),
      I1 => first_sect,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(16),
      I1 => first_sect,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(17),
      I1 => first_sect,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(18),
      I1 => first_sect,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_wreq_n_1,
      O => last_sect_buf
    );
\sect_addr_buf[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt_reg(19),
      I1 => first_sect,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_0_[0]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_0_[1]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_15,
      Q => sect_cnt_reg(0),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_21,
      Q => sect_cnt_reg(10),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_20,
      Q => sect_cnt_reg(11),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_27,
      Q => sect_cnt_reg(12),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_26,
      Q => sect_cnt_reg(13),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_25,
      Q => sect_cnt_reg(14),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_24,
      Q => sect_cnt_reg(15),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_31,
      Q => sect_cnt_reg(16),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_30,
      Q => sect_cnt_reg(17),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_29,
      Q => sect_cnt_reg(18),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_28,
      Q => sect_cnt_reg(19),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_14,
      Q => sect_cnt_reg(1),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_13,
      Q => sect_cnt_reg(2),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_12,
      Q => sect_cnt_reg(3),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_19,
      Q => sect_cnt_reg(4),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_18,
      Q => sect_cnt_reg(5),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_17,
      Q => sect_cnt_reg(6),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_16,
      Q => sect_cnt_reg(7),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_23,
      Q => sect_cnt_reg(8),
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_32,
      D => fifo_wreq_n_22,
      Q => sect_cnt_reg(9),
      R => ap_rst_n_inv
    );
\sect_end_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF23"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[0]\,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \sect_end_buf_reg_n_0_[0]\,
      O => \sect_end_buf[0]_i_1__0_n_0\
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF23"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[1]\,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \sect_end_buf_reg_n_0_[1]\,
      O => \sect_end_buf[1]_i_1__0_n_0\
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sect_end_buf[0]_i_1__0_n_0\,
      Q => \sect_end_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sect_end_buf[1]_i_1__0_n_0\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \start_addr_buf_reg_n_0_[2]\,
      I4 => \end_addr_buf_reg_n_0_[2]\,
      I5 => beat_len_buf(0),
      O => \sect_len_buf[0]_i_1__0_n_0\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \start_addr_buf_reg_n_0_[3]\,
      I4 => \end_addr_buf_reg_n_0_[3]\,
      I5 => beat_len_buf(1),
      O => \sect_len_buf[1]_i_1__0_n_0\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \start_addr_buf_reg_n_0_[4]\,
      I4 => \end_addr_buf_reg_n_0_[4]\,
      I5 => beat_len_buf(2),
      O => \sect_len_buf[2]_i_1__0_n_0\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A1FFAB55015F0B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \end_addr_buf_reg_n_0_[5]\,
      I4 => \start_addr_buf_reg_n_0_[5]\,
      I5 => beat_len_buf(3),
      O => \sect_len_buf[3]_i_1__0_n_0\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \start_addr_buf_reg_n_0_[6]\,
      I4 => \end_addr_buf_reg_n_0_[6]\,
      I5 => beat_len_buf(4),
      O => \sect_len_buf[4]_i_1__0_n_0\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A15501FFAB5F0B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \end_addr_buf_reg_n_0_[7]\,
      I4 => beat_len_buf(5),
      I5 => \start_addr_buf_reg_n_0_[7]\,
      O => \sect_len_buf[5]_i_1__0_n_0\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \start_addr_buf_reg_n_0_[8]\,
      I4 => \end_addr_buf_reg_n_0_[8]\,
      I5 => beat_len_buf(6),
      O => \sect_len_buf[6]_i_1__0_n_0\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \start_addr_buf_reg_n_0_[9]\,
      I4 => \end_addr_buf_reg_n_0_[9]\,
      I5 => beat_len_buf(7),
      O => \sect_len_buf[7]_i_1__0_n_0\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A15501FFAB5F0B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \end_addr_buf_reg_n_0_[10]\,
      I4 => beat_len_buf(8),
      I5 => \start_addr_buf_reg_n_0_[10]\,
      O => \sect_len_buf[8]_i_1__0_n_0\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_wreq_n_1,
      O => \sect_len_buf[9]_i_1__0_n_0\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => first_sect,
      I1 => fifo_wreq_n_1,
      I2 => last_sect,
      I3 => \start_addr_buf_reg_n_0_[11]\,
      I4 => \end_addr_buf_reg_n_0_[11]\,
      I5 => beat_len_buf(9),
      O => \sect_len_buf[9]_i_2__0_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[0]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[1]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[2]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[3]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[4]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[5]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[6]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[7]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[8]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \sect_len_buf[9]_i_1__0_n_0\,
      D => \sect_len_buf[9]_i_2__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[0]\,
      Q => \start_addr_buf_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[1]\,
      Q => \start_addr_buf_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_46,
      Q => \start_addr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_36,
      Q => \start_addr_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_35,
      Q => \start_addr_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_45,
      Q => \start_addr_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_44,
      Q => \start_addr_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_43,
      Q => \start_addr_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_42,
      Q => \start_addr_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_41,
      Q => \start_addr_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_40,
      Q => \start_addr_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_39,
      Q => \start_addr_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_38,
      Q => \start_addr_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => fifo_wreq_n_37,
      Q => \start_addr_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_output_img_awlen[3]\(0),
      I1 => \^throttl_cnt_reg[7]\,
      I2 => \throttl_cnt_reg[1]\(0),
      O => D(0)
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^m_axi_output_img_awlen[3]\(1),
      I1 => \^throttl_cnt_reg[7]\,
      I2 => \throttl_cnt_reg[1]\(0),
      I3 => \throttl_cnt_reg[1]\(1),
      O => D(1)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_output_img_WREADY,
      I1 => \^m_axi_output_img_wvalid\,
      I2 => \throttl_cnt_reg[7]_0\,
      I3 => \^throttl_cnt_reg[7]\,
      O => E(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => m_axi_output_img_AWVALID,
      I1 => m_axi_output_img_AWREADY,
      I2 => \^m_axi_output_img_awlen[3]\(1),
      I3 => \^m_axi_output_img_awlen[3]\(0),
      I4 => \^m_axi_output_img_awlen[3]\(3),
      I5 => \^m_axi_output_img_awlen[3]\(2),
      O => \^throttl_cnt_reg[7]\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => wreq_handling_reg_n_0,
      I1 => fifo_wreq_valid_buf_reg_n_0,
      I2 => last_sect,
      I3 => fifo_wreq_n_1,
      O => wreq_handling_i_1_n_0
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => wreq_handling_i_1_n_0,
      Q => wreq_handling_reg_n_0,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi is
  port (
    pop0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_142_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_4_rea_reg_756_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_rea_reg_761_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_751_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_5_reg_728_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_mid2_reg_627_reg[5]\ : out STD_LOGIC;
    indvar_flatten_next_reg_6170 : out STD_LOGIC;
    \input_img_addr_4_reg_717_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_120_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_142_reg[0]_0\ : out STD_LOGIC;
    \abscond_reg_797_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_1_reg_694_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_reg_674_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_dir_2_0_2_reg_766_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_8_reg_7860 : out STD_LOGIC;
    \input_img_addr_7_reg_740_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_reg_711_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_3_rea_reg_751_reg[0]_0\ : out STD_LOGIC;
    \tmp_6_reg_813_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_img_addr_2_reg_705_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_output_img_WREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RREADY : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY_reg_1 : out STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg : out STD_LOGIC;
    \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : out STD_LOGIC;
    \j_mid2_reg_627_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_2_mid2_reg_661_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \data_p2_reg[0]\ : out STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_input_img_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_2_mid2_v_v_reg_646_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_reg0_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_mid2_reg_627_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_reg_622_reg[0]\ : out STD_LOGIC;
    \tmp_1_mid1_reg_641_reg[0]\ : out STD_LOGIC;
    \tmp_mid1_reg_636_reg[0]\ : out STD_LOGIC;
    \input_img_addr_4_rea_reg_756_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond5_reg_657 : in STD_LOGIC;
    output_img_BVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[0]\ : in STD_LOGIC;
    \input_img_addr_4_reg_717_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \input_img_addr_5_reg_728_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_10_2_reg_687_reg[1]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[2]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[3]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[4]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[5]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[6]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[7]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[8]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[9]\ : in STD_LOGIC;
    \input_img_addr_3_reg_711_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_10_2_reg_687_reg[10]\ : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[11]\ : in STD_LOGIC;
    \input_img_addr_2_reg_705_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \exitcond_flatten_reg_613_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_input_img_ARREADY_reg_0 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    output_img_WREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    output_img_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    \or_cond5_reg_657_reg[0]_0\ : in STD_LOGIC;
    exitcond_flatten_fu_168_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \input_img_addr_reg_674_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_s_reg_668 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    m_axi_input_img_RVALID : in STD_LOGIC;
    \indvar_flatten_next_reg_617_reg[2]\ : in STD_LOGIC;
    or_cond5_fu_255_p2 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    exitcond_reg_622 : in STD_LOGIC;
    \i_reg_120_reg[2]\ : in STD_LOGIC;
    \tmp_2_mid2_v_v_reg_646_reg[5]\ : in STD_LOGIC;
    tmp_1_mid1_reg_641 : in STD_LOGIC;
    tmp_mid1_reg_636 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_input_img_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARREADY : in STD_LOGIC;
    reg_1460 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi : entity is "ip_sobel_input_img_m_axi";
end project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi is
begin
bus_read: entity work.project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi_read
     port map (
      ARLEN(3 downto 0) => \m_axi_input_img_ARLEN[3]\(3 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => ap_rst_n_inv,
      WEA(0) => WEA(0),
      \abscond_reg_797_reg[0]\(0) => \abscond_reg_797_reg[0]\(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg_0,
      ap_reg_ioackin_input_img_ARREADY_reg => ap_reg_ioackin_input_img_ARREADY_reg,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_AWREADY_reg => ap_reg_ioackin_output_img_AWREADY_reg,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_ioackin_output_img_WREADY_reg => ap_reg_ioackin_output_img_WREADY_reg,
      ap_reg_ioackin_output_img_WREADY_reg_0 => ap_reg_ioackin_output_img_WREADY_reg_0,
      ap_reg_ioackin_output_img_WREADY_reg_1 => ap_reg_ioackin_output_img_WREADY_reg_1,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\(0) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\(0),
      ap_reg_pp0_iter3_or_cond5_reg_657 => ap_reg_pp0_iter3_or_cond5_reg_657,
      \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \b_reg0_reg[6]\(0) => \b_reg0_reg[6]\(0),
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      exitcond_flatten_fu_168_p2 => exitcond_flatten_fu_168_p2,
      \exitcond_flatten_reg_613_reg[0]\ => \exitcond_flatten_reg_613_reg[0]\,
      exitcond_reg_622 => exitcond_reg_622,
      \exitcond_reg_622_reg[0]\ => \exitcond_reg_622_reg[0]\,
      \i_reg_120_reg[0]\(0) => \i_reg_120_reg[0]\(0),
      \i_reg_120_reg[0]_0\(0) => SR(0),
      \i_reg_120_reg[2]\ => \i_reg_120_reg[2]\,
      indvar_flatten_next_reg_6170 => indvar_flatten_next_reg_6170,
      \indvar_flatten_next_reg_617_reg[2]\ => \indvar_flatten_next_reg_617_reg[2]\,
      \input_img_addr_2_reg_705_reg[0]\(0) => \input_img_addr_2_reg_705_reg[0]\(0),
      \input_img_addr_2_reg_705_reg[11]\(11 downto 0) => \input_img_addr_2_reg_705_reg[11]\(11 downto 0),
      \input_img_addr_3_rea_reg_751_reg[0]\(0) => \input_img_addr_3_rea_reg_751_reg[0]\(0),
      \input_img_addr_3_rea_reg_751_reg[0]_0\ => \input_img_addr_3_rea_reg_751_reg[0]_0\,
      \input_img_addr_3_reg_711_reg[0]\(0) => \input_img_addr_3_reg_711_reg[0]\(0),
      \input_img_addr_3_reg_711_reg[11]\(11 downto 0) => \input_img_addr_3_reg_711_reg[11]\(11 downto 0),
      \input_img_addr_4_rea_reg_756_reg[7]\(0) => \input_img_addr_4_rea_reg_756_reg[7]\(0),
      \input_img_addr_4_rea_reg_756_reg[7]_0\(7 downto 0) => \input_img_addr_4_rea_reg_756_reg[7]_0\(7 downto 0),
      \input_img_addr_4_reg_717_reg[0]\(0) => \input_img_addr_4_reg_717_reg[0]\(0),
      \input_img_addr_4_reg_717_reg[11]\(11 downto 0) => \input_img_addr_4_reg_717_reg[11]\(11 downto 0),
      \input_img_addr_5_rea_reg_761_reg[7]\(0) => \input_img_addr_5_rea_reg_761_reg[7]\(0),
      \input_img_addr_5_reg_728_reg[0]\(0) => \input_img_addr_5_reg_728_reg[0]\(0),
      \input_img_addr_5_reg_728_reg[11]\(11 downto 0) => \input_img_addr_5_reg_728_reg[11]\(11 downto 0),
      \input_img_addr_7_reg_740_reg[0]\(0) => \input_img_addr_7_reg_740_reg[0]\(0),
      \input_img_addr_reg_674_reg[0]\(0) => \input_img_addr_reg_674_reg[0]\(0),
      \input_img_addr_reg_674_reg[11]\(11 downto 0) => \input_img_addr_reg_674_reg[11]\(11 downto 0),
      \j_1_reg_694_reg[0]\(0) => \j_1_reg_694_reg[0]\(0),
      \j_mid2_reg_627_reg[5]\ => \j_mid2_reg_627_reg[5]\,
      \j_mid2_reg_627_reg[5]_0\(0) => \j_mid2_reg_627_reg[5]_0\(0),
      \j_mid2_reg_627_reg[5]_1\(0) => \j_mid2_reg_627_reg[5]_1\(0),
      m_axi_input_img_ARADDR(29 downto 0) => m_axi_input_img_ARADDR(29 downto 0),
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      m_axi_input_img_ARVALID => m_axi_input_img_ARVALID,
      m_axi_input_img_RLAST(32 downto 0) => m_axi_input_img_RLAST(32 downto 0),
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      or_cond5_fu_255_p2 => or_cond5_fu_255_p2,
      or_cond5_reg_657 => or_cond5_reg_657,
      \or_cond5_reg_657_reg[0]\ => \or_cond5_reg_657_reg[0]\,
      \or_cond5_reg_657_reg[0]_0\ => \or_cond5_reg_657_reg[0]_0\,
      output_img_AWREADY => output_img_AWREADY,
      output_img_BVALID => output_img_BVALID,
      output_img_WREADY => output_img_WREADY,
      p_1_in => p_1_in,
      pop0 => pop0,
      rdata_valid => s_ready_t_reg(0),
      \reg_142_reg[0]\(0) => \reg_142_reg[0]\(0),
      \reg_142_reg[0]_0\ => \reg_142_reg[0]_0\,
      reg_1460 => reg_1460,
      \tmp_10_2_reg_687_reg[0]\ => \tmp_10_2_reg_687_reg[0]\,
      \tmp_10_2_reg_687_reg[10]\ => \tmp_10_2_reg_687_reg[10]\,
      \tmp_10_2_reg_687_reg[11]\ => \tmp_10_2_reg_687_reg[11]\,
      \tmp_10_2_reg_687_reg[1]\ => \tmp_10_2_reg_687_reg[1]\,
      \tmp_10_2_reg_687_reg[2]\ => \tmp_10_2_reg_687_reg[2]\,
      \tmp_10_2_reg_687_reg[3]\ => \tmp_10_2_reg_687_reg[3]\,
      \tmp_10_2_reg_687_reg[4]\ => \tmp_10_2_reg_687_reg[4]\,
      \tmp_10_2_reg_687_reg[5]\ => \tmp_10_2_reg_687_reg[5]\,
      \tmp_10_2_reg_687_reg[6]\ => \tmp_10_2_reg_687_reg[6]\,
      \tmp_10_2_reg_687_reg[7]\ => \tmp_10_2_reg_687_reg[7]\,
      \tmp_10_2_reg_687_reg[8]\ => \tmp_10_2_reg_687_reg[8]\,
      \tmp_10_2_reg_687_reg[9]\ => \tmp_10_2_reg_687_reg[9]\,
      tmp_1_mid1_reg_641 => tmp_1_mid1_reg_641,
      \tmp_1_mid1_reg_641_reg[0]\ => \tmp_1_mid1_reg_641_reg[0]\,
      \tmp_2_mid2_reg_661_reg[11]\(0) => \tmp_2_mid2_reg_661_reg[11]\(0),
      \tmp_2_mid2_v_v_reg_646_reg[0]\(0) => \tmp_2_mid2_v_v_reg_646_reg[0]\(0),
      \tmp_2_mid2_v_v_reg_646_reg[5]\ => \tmp_2_mid2_v_v_reg_646_reg[5]\,
      \tmp_6_reg_813_reg[0]\(0) => \tmp_6_reg_813_reg[0]\(0),
      tmp_8_reg_7860 => tmp_8_reg_7860,
      tmp_mid1_reg_636 => tmp_mid1_reg_636,
      \tmp_mid1_reg_636_reg[0]\ => \tmp_mid1_reg_636_reg[0]\,
      tmp_s_reg_668(11 downto 0) => tmp_s_reg_668(11 downto 0),
      \x_dir_2_0_2_reg_766_reg[0]\(0) => \x_dir_2_0_2_reg_766_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi is
  port (
    output_img_WREADY : out STD_LOGIC;
    output_img_AWREADY : out STD_LOGIC;
    output_img_BVALID : out STD_LOGIC;
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    m_axi_output_img_RREADY : out STD_LOGIC;
    \m_axi_output_img_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWVALID : out STD_LOGIC;
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_146_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    \data_p2_reg[1]\ : out STD_LOGIC;
    \data_p2_reg[2]\ : out STD_LOGIC;
    \data_p2_reg[3]\ : out STD_LOGIC;
    \data_p2_reg[4]\ : out STD_LOGIC;
    \data_p2_reg[5]\ : out STD_LOGIC;
    \data_p2_reg[6]\ : out STD_LOGIC;
    \data_p2_reg[7]\ : out STD_LOGIC;
    \data_p2_reg[8]\ : out STD_LOGIC;
    \data_p2_reg[9]\ : out STD_LOGIC;
    \data_p2_reg[10]\ : out STD_LOGIC;
    \data_p2_reg[11]\ : out STD_LOGIC;
    \data_p2_reg[0]_1\ : out STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond5_reg_657 : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_reg_ioackin_output_img_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_output_img_WREADY : in STD_LOGIC;
    m_axi_output_img_BVALID : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    m_axi_output_img_RVALID : in STD_LOGIC;
    \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_pp0_iter1_or_cond5_reg_657 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \tmp_10_2_reg_687_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC;
    \input_img_addr_7_reg_740_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    pop0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi : entity is "ip_sobel_output_img_m_axi";
end project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst/push\ : STD_LOGIC;
  signal bus_write_n_11 : STD_LOGIC;
  signal bus_write_n_12 : STD_LOGIC;
  signal bus_write_n_13 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal \^m_axi_output_img_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_img_awvalid\ : STD_LOGIC;
  signal next_loop : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttl_n_5 : STD_LOGIC;
begin
  \m_axi_output_img_AWLEN[3]\(3 downto 0) <= \^m_axi_output_img_awlen[3]\(3 downto 0);
  m_axi_output_img_AWVALID <= \^m_axi_output_img_awvalid\;
bus_read: entity work.project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_read
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RVALID => m_axi_output_img_RVALID
    );
bus_write: entity work.project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => bus_write_n_12,
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[7]\(0) => D(0),
      \ap_CS_fsm_reg[7]_0\(3 downto 0) => \ap_CS_fsm_reg[7]\(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(11 downto 0) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(11 downto 0),
      ap_reg_pp0_iter3_or_cond5_reg_657 => ap_reg_pp0_iter3_or_cond5_reg_657,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.awaddr_buf_reg[2]_0\ => bus_write_n_11,
      \data_p2_reg[0]\ => \data_p2_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]_0\,
      \data_p2_reg[0]_1\ => \data_p2_reg[0]_1\,
      \data_p2_reg[10]\ => \data_p2_reg[10]\,
      \data_p2_reg[11]\ => \data_p2_reg[11]\,
      \data_p2_reg[1]\ => \data_p2_reg[1]\,
      \data_p2_reg[2]\ => \data_p2_reg[2]\,
      \data_p2_reg[3]\ => \data_p2_reg[3]\,
      \data_p2_reg[4]\ => \data_p2_reg[4]\,
      \data_p2_reg[5]\ => \data_p2_reg[5]\,
      \data_p2_reg[6]\ => \data_p2_reg[6]\,
      \data_p2_reg[7]\ => \data_p2_reg[7]\,
      \data_p2_reg[8]\ => \data_p2_reg[8]\,
      \data_p2_reg[9]\ => \data_p2_reg[9]\,
      empty_n_reg => output_img_BVALID,
      \input_img_addr_7_reg_740_reg[11]\(11 downto 0) => \input_img_addr_7_reg_740_reg[11]\(11 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_output_img_AWADDR(29 downto 0) => m_axi_output_img_AWADDR(29 downto 0),
      \m_axi_output_img_AWLEN[3]\(3 downto 0) => \^m_axi_output_img_awlen[3]\(3 downto 0),
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_AWVALID => \^m_axi_output_img_awvalid\,
      m_axi_output_img_BREADY => m_axi_output_img_BREADY,
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      m_axi_output_img_WDATA(31 downto 0) => m_axi_output_img_WDATA(31 downto 0),
      m_axi_output_img_WLAST => m_axi_output_img_WLAST,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => m_axi_output_img_WSTRB(3 downto 0),
      m_axi_output_img_WVALID => m_axi_output_img_WVALID,
      mem_reg => output_img_WREADY,
      next_loop => next_loop,
      pop0 => pop0,
      push => \bus_wide_gen.fifo_burst/push\,
      \reg_146_reg[0]\(0) => E(0),
      \reg_146_reg[0]_0\ => \reg_146_reg[0]\,
      s_ready_t_reg => output_img_AWREADY,
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \throttl_cnt_reg[1]\(1 downto 0) => throttl_cnt_reg(1 downto 0),
      \throttl_cnt_reg[7]\ => bus_write_n_13,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_5,
      \tmp_10_2_reg_687_reg[11]\(11 downto 0) => \tmp_10_2_reg_687_reg[11]\(11 downto 0)
    );
wreq_throttl: entity work.project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi_throttl
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => bus_write_n_12,
      Q(1 downto 0) => throttl_cnt_reg(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.AWVALID_Dummy_reg\ => wreq_throttl_n_5,
      \could_multi_bursts.awlen_buf_reg[1]\ => bus_write_n_13,
      \could_multi_bursts.awlen_buf_reg[3]\(1 downto 0) => \^m_axi_output_img_awlen[3]\(3 downto 2),
      full_n_reg => bus_write_n_11,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_AWVALID => \^m_axi_output_img_awvalid\,
      next_loop => next_loop,
      push => \bus_wide_gen.fifo_burst/push\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0_ip_sobel is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_input_img_AWVALID : out STD_LOGIC;
    m_axi_input_img_AWREADY : in STD_LOGIC;
    m_axi_input_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_WVALID : out STD_LOGIC;
    m_axi_input_img_WREADY : in STD_LOGIC;
    m_axi_input_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_WLAST : out STD_LOGIC;
    m_axi_input_img_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RVALID : in STD_LOGIC;
    m_axi_input_img_RREADY : out STD_LOGIC;
    m_axi_input_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_RLAST : in STD_LOGIC;
    m_axi_input_img_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_BVALID : in STD_LOGIC;
    m_axi_input_img_BREADY : out STD_LOGIC;
    m_axi_input_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_input_img_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_AWVALID : out STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    m_axi_output_img_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_ARVALID : out STD_LOGIC;
    m_axi_output_img_ARREADY : in STD_LOGIC;
    m_axi_output_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_RVALID : in STD_LOGIC;
    m_axi_output_img_RREADY : out STD_LOGIC;
    m_axi_output_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_RLAST : in STD_LOGIC;
    m_axi_output_img_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_BVALID : in STD_LOGIC;
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_output_img_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 32;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 32;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE of project_5_ip_sobel_0_0_ip_sobel : entity is 3;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 32;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE of project_5_ip_sobel_0_0_ip_sobel : entity is 0;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_INPUT_IMG_TARGET_ADDR : integer;
  attribute C_M_AXI_INPUT_IMG_TARGET_ADDR of project_5_ip_sobel_0_0_ip_sobel : entity is 0;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE of project_5_ip_sobel_0_0_ip_sobel : entity is 0;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 4;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 32;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE of project_5_ip_sobel_0_0_ip_sobel : entity is 3;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 32;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE of project_5_ip_sobel_0_0_ip_sobel : entity is 0;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_OUTPUT_IMG_TARGET_ADDR : integer;
  attribute C_M_AXI_OUTPUT_IMG_TARGET_ADDR of project_5_ip_sobel_0_0_ip_sobel : entity is 0;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE of project_5_ip_sobel_0_0_ip_sobel : entity is 0;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 4;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 4;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of project_5_ip_sobel_0_0_ip_sobel : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of project_5_ip_sobel_0_0_ip_sobel : entity is "ip_sobel";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0000000010";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0000000100";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0000001000";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0000010000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0000100000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0001000000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0010000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0100000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b0000000001";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of project_5_ip_sobel_0_0_ip_sobel : entity is "10'b1000000000";
  attribute hls_module : string;
  attribute hls_module of project_5_ip_sobel_0_0_ip_sobel : entity is "yes";
end project_5_ip_sobel_0_0_ip_sobel;

architecture STRUCTURE of project_5_ip_sobel_0_0_ip_sobel is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal I_RREADY3 : STD_LOGIC;
  signal I_RREADY4 : STD_LOGIC;
  signal abscond7_reg_808 : STD_LOGIC;
  signal abscond7_reg_8080 : STD_LOGIC;
  signal \abscond7_reg_808[0]_i_1_n_0\ : STD_LOGIC;
  signal \abscond7_reg_808[0]_i_3_n_0\ : STD_LOGIC;
  signal \abscond7_reg_808[0]_i_4_n_0\ : STD_LOGIC;
  signal \abscond7_reg_808[0]_i_5_n_0\ : STD_LOGIC;
  signal \abscond7_reg_808[0]_i_6_n_0\ : STD_LOGIC;
  signal \abscond7_reg_808[0]_i_7_n_0\ : STD_LOGIC;
  signal \abscond7_reg_808_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \abscond7_reg_808_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal abscond_reg_797 : STD_LOGIC;
  signal \abscond_reg_797[0]_i_10_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_11_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_12_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_13_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_14_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_15_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_16_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_1_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_4_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_5_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_6_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_7_n_0\ : STD_LOGIC;
  signal \abscond_reg_797[0]_i_9_n_0\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \abscond_reg_797_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_input_img_ARREADY_reg_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_output_img_AWREADY : STD_LOGIC;
  signal ap_reg_ioackin_output_img_AWREADY_i_2_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_output_img_WREADY : STD_LOGIC;
  signal ap_reg_ioackin_output_img_WREADY_i_2_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond5_reg_657 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond5_reg_657 : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond5_reg_657 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal buff0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \bus_write/fifo_resp_to_user/pop0\ : STD_LOGIC;
  signal data7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal exitcond_flatten_fu_168_p2 : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_10_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_2_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_5_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_6_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_7_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_8_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613[0]_i_9_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_613_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_reg_622 : STD_LOGIC;
  signal i_reg_120 : STD_LOGIC;
  signal i_reg_1200 : STD_LOGIC;
  signal \i_reg_120_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_reg_120_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_reg_120_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_reg_120_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_reg_120_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_reg_120_reg_n_0_[5]\ : STD_LOGIC;
  signal indvar_flatten_next_reg_6170 : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[0]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[0]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[0]_i_6_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[4]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[4]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[4]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[4]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[8]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[8]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[8]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617[8]_i_5_n_0\ : STD_LOGIC;
  signal indvar_flatten_next_reg_617_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_617_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal indvar_flatten_reg_109 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal input_img_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal input_img_addr_2_rea_reg_746 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_img_addr_2_reg_705[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[11]_i_6_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[4]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[4]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[4]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[4]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[8]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[8]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[8]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705[8]_i_5_n_0\ : STD_LOGIC;
  signal input_img_addr_2_reg_705_reg0 : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_2_reg_705_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal input_img_addr_3_rea_reg_751 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_img_addr_3_reg_711[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[4]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[4]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[4]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[4]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[8]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[8]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[8]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711[8]_i_5_n_0\ : STD_LOGIC;
  signal input_img_addr_3_reg_711_reg0 : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_3_reg_711_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal input_img_addr_4_rea_reg_756 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_img_addr_4_reg_717[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[4]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[4]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[4]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[4]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[8]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[8]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[8]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717[8]_i_5_n_0\ : STD_LOGIC;
  signal input_img_addr_4_reg_717_reg0 : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_4_reg_717_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal input_img_addr_5_rea_reg_761 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \input_img_addr_5_reg_728[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[4]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[4]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[4]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[4]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[8]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[8]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[8]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728[8]_i_5_n_0\ : STD_LOGIC;
  signal input_img_addr_5_reg_728_reg0 : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_5_reg_728_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \input_img_addr_7_reg_740[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[11]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[4]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[4]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[4]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[4]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[8]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[8]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[8]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740[8]_i_5_n_0\ : STD_LOGIC;
  signal input_img_addr_7_reg_740_reg0 : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_7_reg_740_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \input_img_addr_reg_674[11]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[11]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[11]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[4]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[4]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[4]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[4]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[8]_i_2_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[8]_i_3_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[8]_i_4_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674[8]_i_5_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \input_img_addr_reg_674_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal ip_sobel_AXILiteS_s_axi_U_n_9 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_1 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_10 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_13 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_14 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_18 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_22 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_30 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_33 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_34 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_38 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_39 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_40 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_41 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_42 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_43 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_44 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_45 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_46 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_47 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_48 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_49 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_50 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_87 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_88 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_89 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_90 : STD_LOGIC;
  signal ip_sobel_input_img_m_axi_U_n_91 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_47 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_49 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_50 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_51 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_52 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_53 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_54 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_55 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_56 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_57 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_58 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_59 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_60 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_61 : STD_LOGIC;
  signal ip_sobel_output_img_m_axi_U_n_62 : STD_LOGIC;
  signal j_1_fu_318_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal j_1_reg_694 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal j_1_reg_6940 : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_10_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_11_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_12_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_13_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_14_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_5_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_7_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_8_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627[5]_i_9_n_0\ : STD_LOGIC;
  signal \j_mid2_reg_627_reg_n_0_[0]\ : STD_LOGIC;
  signal \j_mid2_reg_627_reg_n_0_[1]\ : STD_LOGIC;
  signal \j_mid2_reg_627_reg_n_0_[2]\ : STD_LOGIC;
  signal \j_mid2_reg_627_reg_n_0_[3]\ : STD_LOGIC;
  signal \j_mid2_reg_627_reg_n_0_[4]\ : STD_LOGIC;
  signal \j_mid2_reg_627_reg_n_0_[5]\ : STD_LOGIC;
  signal j_phi_fu_135_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal j_reg_131 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_input_img_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_input_img_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_output_img_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_output_img_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal or_cond5_fu_255_p2 : STD_LOGIC;
  signal or_cond5_reg_657 : STD_LOGIC;
  signal \or_cond5_reg_657[0]_i_3_n_0\ : STD_LOGIC;
  signal output_img_AWREADY : STD_LOGIC;
  signal output_img_BVALID : STD_LOGIC;
  signal output_img_WREADY : STD_LOGIC;
  signal output_img_WVALID : STD_LOGIC;
  signal \output_img_addr_reg_723_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal reg_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1460 : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp1_fu_162_p2 : STD_LOGIC;
  signal tmp1_reg_608 : STD_LOGIC;
  signal \tmp1_reg_608[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp1_reg_608[0]_i_4_n_0\ : STD_LOGIC;
  signal tmp3_cast_fu_273_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp4_fu_440_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp4_reg_771 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp4_reg_7710 : STD_LOGIC;
  signal \tmp4_reg_771[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_771_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_10_1_fu_298_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_10_1_reg_680 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tmp_10_1_reg_6800 : STD_LOGIC;
  signal \tmp_10_1_reg_680[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_1_reg_680_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_10_2_fu_313_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_10_2_reg_687 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tmp_10_2_reg_687[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_10_2_reg_687_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_11_0_2_fu_333_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tmp_11_1_2_fu_366_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_11_1_fu_348_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tmp_11_2_2_fu_412_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_11_2_fu_387_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tmp_12_reg_802 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_12_reg_802[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_802_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_1_mid1_reg_641 : STD_LOGIC;
  signal \tmp_1_mid1_reg_641[0]_i_2_n_0\ : STD_LOGIC;
  signal tmp_2_fu_282_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_2_mid2_reg_661 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_2_mid2_v_v_fu_212_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_2_mid2_v_v_reg_646 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_2_mid2_v_v_reg_6460 : STD_LOGIC;
  signal \tmp_2_mid2_v_v_reg_646[2]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_mid2_v_v_reg_646[2]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_mid2_v_v_reg_646[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_2_mid2_v_v_reg_646[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_mid2_v_v_reg_646[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_2_mid2_v_v_reg_646[5]_i_5_n_0\ : STD_LOGIC;
  signal tmp_6_fu_602_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_6_reg_813 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_6_reg_8130 : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_813_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_813_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_813_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_813_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_813_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_813_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_8_reg_7860 : STD_LOGIC;
  signal tmp_9_fu_559_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_9_reg_791 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_9_reg_791[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_791_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_791_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_791_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_9_reg_791_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_9_reg_791_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_9_reg_791_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_mid1_reg_636 : STD_LOGIC;
  signal tmp_s_fu_277_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tmp_s_reg_668 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tmp_s_reg_668[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_668_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal x_dir_2_0_2_fu_434_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal x_dir_2_0_2_reg_766 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \x_dir_2_0_2_reg_766[3]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766[3]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766[3]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766[3]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766[7]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766[7]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766[7]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766[7]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_0_2_reg_766_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal x_dir_2_2_2_fu_548_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_dir_2_2_fu_511_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_dir_2_2_reg_776 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_dir_2_2_reg_776[0]_i_10_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_6_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_7_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_8_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[0]_i_9_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[10]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[10]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[10]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[10]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[10]_i_6_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[10]_i_7_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[10]_i_8_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_10_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_11_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_12_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_2_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_3_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_4_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_5_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_6_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_7_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_8_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776[4]_i_9_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \x_dir_2_2_reg_776_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal y_dir_2_2_2_fu_553_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \y_dir_2_2_2_fu_553_p2__0\ : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal y_dir_2_2_fu_517_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_dir_2_2_reg_781 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_dir_2_2_reg_781[10]_i_3_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[10]_i_4_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[10]_i_5_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[3]_i_6_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[3]_i_7_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[3]_i_8_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_4_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_5_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_6_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_7_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_8_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781[7]_i_9_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_dir_2_2_reg_781_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_abscond7_reg_808_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abscond7_reg_808_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_abscond_reg_797_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abscond_reg_797_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten_next_reg_617_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_2_reg_705_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_2_reg_705_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_3_reg_711_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_3_reg_711_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_4_reg_717_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_4_reg_717_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_5_reg_728_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_5_reg_728_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_7_reg_740_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_7_reg_740_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_input_img_addr_reg_674_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_input_img_addr_reg_674_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp4_reg_771_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp4_reg_771_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_10_1_reg_680_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_10_2_reg_687_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_10_2_reg_687_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_6_reg_813_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_9_reg_791_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_s_reg_668_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_s_reg_668_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_x_dir_2_0_2_reg_766_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_dir_2_0_2_reg_766_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_dir_2_2_reg_776_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_dir_2_2_reg_776_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_dir_2_2_reg_781_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_dir_2_2_reg_781_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_reg_ioackin_output_img_AWREADY_i_2 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of ap_reg_ioackin_output_img_WREADY_i_2 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_613[0]_i_9\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \j_1_reg_694[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \j_1_reg_694[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \j_1_reg_694[3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \j_1_reg_694[4]_i_1\ : label is "soft_lutpair205";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_12_reg_802[3]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \tmp_12_reg_802[3]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \tmp_12_reg_802[3]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \tmp_12_reg_802[3]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \tmp_12_reg_802[3]_i_7\ : label is "lutpair7";
  attribute HLUTNM of \tmp_12_reg_802[3]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \tmp_12_reg_802[3]_i_9\ : label is "lutpair18";
  attribute HLUTNM of \tmp_12_reg_802[7]_i_10\ : label is "lutpair9";
  attribute HLUTNM of \tmp_12_reg_802[7]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \tmp_12_reg_802[7]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \tmp_12_reg_802[7]_i_5\ : label is "lutpair9";
  attribute HLUTNM of \tmp_12_reg_802[7]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \tmp_12_reg_802[7]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \tmp_12_reg_802[7]_i_9\ : label is "lutpair10";
  attribute SOFT_HLUTNM of \tmp_2_mid2_v_v_reg_646[5]_i_4\ : label is "soft_lutpair204";
  attribute HLUTNM of \tmp_6_reg_813[3]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \tmp_6_reg_813[3]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \tmp_6_reg_813[3]_i_4\ : label is "lutpair19";
  attribute HLUTNM of \tmp_6_reg_813[3]_i_6\ : label is "lutpair14";
  attribute HLUTNM of \tmp_6_reg_813[3]_i_7\ : label is "lutpair13";
  attribute HLUTNM of \tmp_6_reg_813[3]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \tmp_6_reg_813[3]_i_9\ : label is "lutpair19";
  attribute HLUTNM of \tmp_6_reg_813[7]_i_3\ : label is "lutpair16";
  attribute HLUTNM of \tmp_6_reg_813[7]_i_4\ : label is "lutpair15";
  attribute HLUTNM of \tmp_6_reg_813[7]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \tmp_6_reg_813[7]_i_8\ : label is "lutpair16";
  attribute HLUTNM of \tmp_6_reg_813[7]_i_9\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \x_dir_2_2_reg_776[10]_i_7\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \x_dir_2_2_reg_776[4]_i_10\ : label is "soft_lutpair207";
  attribute HLUTNM of \y_dir_2_2_reg_781[3]_i_2\ : label is "lutpair1";
  attribute HLUTNM of \y_dir_2_2_reg_781[3]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \y_dir_2_2_reg_781[3]_i_4\ : label is "lutpair17";
  attribute HLUTNM of \y_dir_2_2_reg_781[3]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \y_dir_2_2_reg_781[3]_i_6\ : label is "lutpair1";
  attribute HLUTNM of \y_dir_2_2_reg_781[3]_i_7\ : label is "lutpair0";
  attribute HLUTNM of \y_dir_2_2_reg_781[3]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \y_dir_2_2_reg_781[7]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \y_dir_2_2_reg_781[7]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \y_dir_2_2_reg_781[7]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \y_dir_2_2_reg_781[7]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \y_dir_2_2_reg_781[7]_i_7\ : label is "lutpair5";
  attribute HLUTNM of \y_dir_2_2_reg_781[7]_i_8\ : label is "lutpair4";
  attribute HLUTNM of \y_dir_2_2_reg_781[7]_i_9\ : label is "lutpair3";
begin
  m_axi_input_img_ARADDR(31 downto 2) <= \^m_axi_input_img_araddr\(31 downto 2);
  m_axi_input_img_ARADDR(1) <= \<const0>\;
  m_axi_input_img_ARADDR(0) <= \<const0>\;
  m_axi_input_img_ARBURST(1) <= \<const0>\;
  m_axi_input_img_ARBURST(0) <= \<const1>\;
  m_axi_input_img_ARCACHE(3) <= \<const0>\;
  m_axi_input_img_ARCACHE(2) <= \<const0>\;
  m_axi_input_img_ARCACHE(1) <= \<const1>\;
  m_axi_input_img_ARCACHE(0) <= \<const1>\;
  m_axi_input_img_ARID(0) <= \<const0>\;
  m_axi_input_img_ARLEN(7) <= \<const0>\;
  m_axi_input_img_ARLEN(6) <= \<const0>\;
  m_axi_input_img_ARLEN(5) <= \<const0>\;
  m_axi_input_img_ARLEN(4) <= \<const0>\;
  m_axi_input_img_ARLEN(3 downto 0) <= \^m_axi_input_img_arlen\(3 downto 0);
  m_axi_input_img_ARLOCK(1) <= \<const0>\;
  m_axi_input_img_ARLOCK(0) <= \<const0>\;
  m_axi_input_img_ARPROT(2) <= \<const0>\;
  m_axi_input_img_ARPROT(1) <= \<const0>\;
  m_axi_input_img_ARPROT(0) <= \<const0>\;
  m_axi_input_img_ARQOS(3) <= \<const0>\;
  m_axi_input_img_ARQOS(2) <= \<const0>\;
  m_axi_input_img_ARQOS(1) <= \<const0>\;
  m_axi_input_img_ARQOS(0) <= \<const0>\;
  m_axi_input_img_ARREGION(3) <= \<const0>\;
  m_axi_input_img_ARREGION(2) <= \<const0>\;
  m_axi_input_img_ARREGION(1) <= \<const0>\;
  m_axi_input_img_ARREGION(0) <= \<const0>\;
  m_axi_input_img_ARSIZE(2) <= \<const0>\;
  m_axi_input_img_ARSIZE(1) <= \<const1>\;
  m_axi_input_img_ARSIZE(0) <= \<const0>\;
  m_axi_input_img_ARUSER(0) <= \<const0>\;
  m_axi_input_img_AWADDR(31) <= \<const0>\;
  m_axi_input_img_AWADDR(30) <= \<const0>\;
  m_axi_input_img_AWADDR(29) <= \<const0>\;
  m_axi_input_img_AWADDR(28) <= \<const0>\;
  m_axi_input_img_AWADDR(27) <= \<const0>\;
  m_axi_input_img_AWADDR(26) <= \<const0>\;
  m_axi_input_img_AWADDR(25) <= \<const0>\;
  m_axi_input_img_AWADDR(24) <= \<const0>\;
  m_axi_input_img_AWADDR(23) <= \<const0>\;
  m_axi_input_img_AWADDR(22) <= \<const0>\;
  m_axi_input_img_AWADDR(21) <= \<const0>\;
  m_axi_input_img_AWADDR(20) <= \<const0>\;
  m_axi_input_img_AWADDR(19) <= \<const0>\;
  m_axi_input_img_AWADDR(18) <= \<const0>\;
  m_axi_input_img_AWADDR(17) <= \<const0>\;
  m_axi_input_img_AWADDR(16) <= \<const0>\;
  m_axi_input_img_AWADDR(15) <= \<const0>\;
  m_axi_input_img_AWADDR(14) <= \<const0>\;
  m_axi_input_img_AWADDR(13) <= \<const0>\;
  m_axi_input_img_AWADDR(12) <= \<const0>\;
  m_axi_input_img_AWADDR(11) <= \<const0>\;
  m_axi_input_img_AWADDR(10) <= \<const0>\;
  m_axi_input_img_AWADDR(9) <= \<const0>\;
  m_axi_input_img_AWADDR(8) <= \<const0>\;
  m_axi_input_img_AWADDR(7) <= \<const0>\;
  m_axi_input_img_AWADDR(6) <= \<const0>\;
  m_axi_input_img_AWADDR(5) <= \<const0>\;
  m_axi_input_img_AWADDR(4) <= \<const0>\;
  m_axi_input_img_AWADDR(3) <= \<const0>\;
  m_axi_input_img_AWADDR(2) <= \<const0>\;
  m_axi_input_img_AWADDR(1) <= \<const0>\;
  m_axi_input_img_AWADDR(0) <= \<const0>\;
  m_axi_input_img_AWBURST(1) <= \<const0>\;
  m_axi_input_img_AWBURST(0) <= \<const1>\;
  m_axi_input_img_AWCACHE(3) <= \<const0>\;
  m_axi_input_img_AWCACHE(2) <= \<const0>\;
  m_axi_input_img_AWCACHE(1) <= \<const1>\;
  m_axi_input_img_AWCACHE(0) <= \<const1>\;
  m_axi_input_img_AWID(0) <= \<const0>\;
  m_axi_input_img_AWLEN(7) <= \<const0>\;
  m_axi_input_img_AWLEN(6) <= \<const0>\;
  m_axi_input_img_AWLEN(5) <= \<const0>\;
  m_axi_input_img_AWLEN(4) <= \<const0>\;
  m_axi_input_img_AWLEN(3) <= \<const0>\;
  m_axi_input_img_AWLEN(2) <= \<const0>\;
  m_axi_input_img_AWLEN(1) <= \<const0>\;
  m_axi_input_img_AWLEN(0) <= \<const0>\;
  m_axi_input_img_AWLOCK(1) <= \<const0>\;
  m_axi_input_img_AWLOCK(0) <= \<const0>\;
  m_axi_input_img_AWPROT(2) <= \<const0>\;
  m_axi_input_img_AWPROT(1) <= \<const0>\;
  m_axi_input_img_AWPROT(0) <= \<const0>\;
  m_axi_input_img_AWQOS(3) <= \<const0>\;
  m_axi_input_img_AWQOS(2) <= \<const0>\;
  m_axi_input_img_AWQOS(1) <= \<const0>\;
  m_axi_input_img_AWQOS(0) <= \<const0>\;
  m_axi_input_img_AWREGION(3) <= \<const0>\;
  m_axi_input_img_AWREGION(2) <= \<const0>\;
  m_axi_input_img_AWREGION(1) <= \<const0>\;
  m_axi_input_img_AWREGION(0) <= \<const0>\;
  m_axi_input_img_AWSIZE(2) <= \<const0>\;
  m_axi_input_img_AWSIZE(1) <= \<const1>\;
  m_axi_input_img_AWSIZE(0) <= \<const0>\;
  m_axi_input_img_AWUSER(0) <= \<const0>\;
  m_axi_input_img_AWVALID <= \<const0>\;
  m_axi_input_img_BREADY <= \<const1>\;
  m_axi_input_img_WDATA(31) <= \<const0>\;
  m_axi_input_img_WDATA(30) <= \<const0>\;
  m_axi_input_img_WDATA(29) <= \<const0>\;
  m_axi_input_img_WDATA(28) <= \<const0>\;
  m_axi_input_img_WDATA(27) <= \<const0>\;
  m_axi_input_img_WDATA(26) <= \<const0>\;
  m_axi_input_img_WDATA(25) <= \<const0>\;
  m_axi_input_img_WDATA(24) <= \<const0>\;
  m_axi_input_img_WDATA(23) <= \<const0>\;
  m_axi_input_img_WDATA(22) <= \<const0>\;
  m_axi_input_img_WDATA(21) <= \<const0>\;
  m_axi_input_img_WDATA(20) <= \<const0>\;
  m_axi_input_img_WDATA(19) <= \<const0>\;
  m_axi_input_img_WDATA(18) <= \<const0>\;
  m_axi_input_img_WDATA(17) <= \<const0>\;
  m_axi_input_img_WDATA(16) <= \<const0>\;
  m_axi_input_img_WDATA(15) <= \<const0>\;
  m_axi_input_img_WDATA(14) <= \<const0>\;
  m_axi_input_img_WDATA(13) <= \<const0>\;
  m_axi_input_img_WDATA(12) <= \<const0>\;
  m_axi_input_img_WDATA(11) <= \<const0>\;
  m_axi_input_img_WDATA(10) <= \<const0>\;
  m_axi_input_img_WDATA(9) <= \<const0>\;
  m_axi_input_img_WDATA(8) <= \<const0>\;
  m_axi_input_img_WDATA(7) <= \<const0>\;
  m_axi_input_img_WDATA(6) <= \<const0>\;
  m_axi_input_img_WDATA(5) <= \<const0>\;
  m_axi_input_img_WDATA(4) <= \<const0>\;
  m_axi_input_img_WDATA(3) <= \<const0>\;
  m_axi_input_img_WDATA(2) <= \<const0>\;
  m_axi_input_img_WDATA(1) <= \<const0>\;
  m_axi_input_img_WDATA(0) <= \<const0>\;
  m_axi_input_img_WID(0) <= \<const0>\;
  m_axi_input_img_WLAST <= \<const0>\;
  m_axi_input_img_WSTRB(3) <= \<const0>\;
  m_axi_input_img_WSTRB(2) <= \<const0>\;
  m_axi_input_img_WSTRB(1) <= \<const0>\;
  m_axi_input_img_WSTRB(0) <= \<const0>\;
  m_axi_input_img_WUSER(0) <= \<const0>\;
  m_axi_input_img_WVALID <= \<const0>\;
  m_axi_output_img_ARADDR(31) <= \<const0>\;
  m_axi_output_img_ARADDR(30) <= \<const0>\;
  m_axi_output_img_ARADDR(29) <= \<const0>\;
  m_axi_output_img_ARADDR(28) <= \<const0>\;
  m_axi_output_img_ARADDR(27) <= \<const0>\;
  m_axi_output_img_ARADDR(26) <= \<const0>\;
  m_axi_output_img_ARADDR(25) <= \<const0>\;
  m_axi_output_img_ARADDR(24) <= \<const0>\;
  m_axi_output_img_ARADDR(23) <= \<const0>\;
  m_axi_output_img_ARADDR(22) <= \<const0>\;
  m_axi_output_img_ARADDR(21) <= \<const0>\;
  m_axi_output_img_ARADDR(20) <= \<const0>\;
  m_axi_output_img_ARADDR(19) <= \<const0>\;
  m_axi_output_img_ARADDR(18) <= \<const0>\;
  m_axi_output_img_ARADDR(17) <= \<const0>\;
  m_axi_output_img_ARADDR(16) <= \<const0>\;
  m_axi_output_img_ARADDR(15) <= \<const0>\;
  m_axi_output_img_ARADDR(14) <= \<const0>\;
  m_axi_output_img_ARADDR(13) <= \<const0>\;
  m_axi_output_img_ARADDR(12) <= \<const0>\;
  m_axi_output_img_ARADDR(11) <= \<const0>\;
  m_axi_output_img_ARADDR(10) <= \<const0>\;
  m_axi_output_img_ARADDR(9) <= \<const0>\;
  m_axi_output_img_ARADDR(8) <= \<const0>\;
  m_axi_output_img_ARADDR(7) <= \<const0>\;
  m_axi_output_img_ARADDR(6) <= \<const0>\;
  m_axi_output_img_ARADDR(5) <= \<const0>\;
  m_axi_output_img_ARADDR(4) <= \<const0>\;
  m_axi_output_img_ARADDR(3) <= \<const0>\;
  m_axi_output_img_ARADDR(2) <= \<const0>\;
  m_axi_output_img_ARADDR(1) <= \<const0>\;
  m_axi_output_img_ARADDR(0) <= \<const0>\;
  m_axi_output_img_ARBURST(1) <= \<const0>\;
  m_axi_output_img_ARBURST(0) <= \<const1>\;
  m_axi_output_img_ARCACHE(3) <= \<const0>\;
  m_axi_output_img_ARCACHE(2) <= \<const0>\;
  m_axi_output_img_ARCACHE(1) <= \<const1>\;
  m_axi_output_img_ARCACHE(0) <= \<const1>\;
  m_axi_output_img_ARID(0) <= \<const0>\;
  m_axi_output_img_ARLEN(7) <= \<const0>\;
  m_axi_output_img_ARLEN(6) <= \<const0>\;
  m_axi_output_img_ARLEN(5) <= \<const0>\;
  m_axi_output_img_ARLEN(4) <= \<const0>\;
  m_axi_output_img_ARLEN(3) <= \<const0>\;
  m_axi_output_img_ARLEN(2) <= \<const0>\;
  m_axi_output_img_ARLEN(1) <= \<const0>\;
  m_axi_output_img_ARLEN(0) <= \<const0>\;
  m_axi_output_img_ARLOCK(1) <= \<const0>\;
  m_axi_output_img_ARLOCK(0) <= \<const0>\;
  m_axi_output_img_ARPROT(2) <= \<const0>\;
  m_axi_output_img_ARPROT(1) <= \<const0>\;
  m_axi_output_img_ARPROT(0) <= \<const0>\;
  m_axi_output_img_ARQOS(3) <= \<const0>\;
  m_axi_output_img_ARQOS(2) <= \<const0>\;
  m_axi_output_img_ARQOS(1) <= \<const0>\;
  m_axi_output_img_ARQOS(0) <= \<const0>\;
  m_axi_output_img_ARREGION(3) <= \<const0>\;
  m_axi_output_img_ARREGION(2) <= \<const0>\;
  m_axi_output_img_ARREGION(1) <= \<const0>\;
  m_axi_output_img_ARREGION(0) <= \<const0>\;
  m_axi_output_img_ARSIZE(2) <= \<const0>\;
  m_axi_output_img_ARSIZE(1) <= \<const1>\;
  m_axi_output_img_ARSIZE(0) <= \<const0>\;
  m_axi_output_img_ARUSER(0) <= \<const0>\;
  m_axi_output_img_ARVALID <= \<const0>\;
  m_axi_output_img_AWADDR(31 downto 2) <= \^m_axi_output_img_awaddr\(31 downto 2);
  m_axi_output_img_AWADDR(1) <= \<const0>\;
  m_axi_output_img_AWADDR(0) <= \<const0>\;
  m_axi_output_img_AWBURST(1) <= \<const0>\;
  m_axi_output_img_AWBURST(0) <= \<const1>\;
  m_axi_output_img_AWCACHE(3) <= \<const0>\;
  m_axi_output_img_AWCACHE(2) <= \<const0>\;
  m_axi_output_img_AWCACHE(1) <= \<const1>\;
  m_axi_output_img_AWCACHE(0) <= \<const1>\;
  m_axi_output_img_AWID(0) <= \<const0>\;
  m_axi_output_img_AWLEN(7) <= \<const0>\;
  m_axi_output_img_AWLEN(6) <= \<const0>\;
  m_axi_output_img_AWLEN(5) <= \<const0>\;
  m_axi_output_img_AWLEN(4) <= \<const0>\;
  m_axi_output_img_AWLEN(3 downto 0) <= \^m_axi_output_img_awlen\(3 downto 0);
  m_axi_output_img_AWLOCK(1) <= \<const0>\;
  m_axi_output_img_AWLOCK(0) <= \<const0>\;
  m_axi_output_img_AWPROT(2) <= \<const0>\;
  m_axi_output_img_AWPROT(1) <= \<const0>\;
  m_axi_output_img_AWPROT(0) <= \<const0>\;
  m_axi_output_img_AWQOS(3) <= \<const0>\;
  m_axi_output_img_AWQOS(2) <= \<const0>\;
  m_axi_output_img_AWQOS(1) <= \<const0>\;
  m_axi_output_img_AWQOS(0) <= \<const0>\;
  m_axi_output_img_AWREGION(3) <= \<const0>\;
  m_axi_output_img_AWREGION(2) <= \<const0>\;
  m_axi_output_img_AWREGION(1) <= \<const0>\;
  m_axi_output_img_AWREGION(0) <= \<const0>\;
  m_axi_output_img_AWSIZE(2) <= \<const0>\;
  m_axi_output_img_AWSIZE(1) <= \<const1>\;
  m_axi_output_img_AWSIZE(0) <= \<const0>\;
  m_axi_output_img_AWUSER(0) <= \<const0>\;
  m_axi_output_img_WID(0) <= \<const0>\;
  m_axi_output_img_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8) <= \<const0>\;
  s_axi_AXILiteS_RDATA(7) <= \^s_axi_axilites_rdata\(7);
  s_axi_AXILiteS_RDATA(6) <= \<const0>\;
  s_axi_AXILiteS_RDATA(5) <= \<const0>\;
  s_axi_AXILiteS_RDATA(4) <= \<const0>\;
  s_axi_AXILiteS_RDATA(3 downto 0) <= \^s_axi_axilites_rdata\(3 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\abscond7_reg_808[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \y_dir_2_2_2_fu_553_p2__0\(9),
      I1 => \y_dir_2_2_2_fu_553_p2__0\(8),
      I2 => y_dir_2_2_2_fu_553_p2(7),
      I3 => y_dir_2_2_2_fu_553_p2(6),
      I4 => \abscond7_reg_808[0]_i_3_n_0\,
      I5 => \y_dir_2_2_2_fu_553_p2__0\(10),
      O => \abscond7_reg_808[0]_i_1_n_0\
    );
\abscond7_reg_808[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => y_dir_2_2_2_fu_553_p2(0),
      I1 => y_dir_2_2_2_fu_553_p2(1),
      I2 => y_dir_2_2_2_fu_553_p2(2),
      I3 => y_dir_2_2_2_fu_553_p2(3),
      I4 => y_dir_2_2_2_fu_553_p2(4),
      I5 => y_dir_2_2_2_fu_553_p2(5),
      O => \abscond7_reg_808[0]_i_3_n_0\
    );
\abscond7_reg_808[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_142(6),
      I1 => reg_146(7),
      I2 => y_dir_2_2_reg_781(7),
      O => \abscond7_reg_808[0]_i_4_n_0\
    );
\abscond7_reg_808[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_dir_2_2_reg_781(10),
      O => \abscond7_reg_808[0]_i_5_n_0\
    );
\abscond7_reg_808[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => reg_142(7),
      I1 => y_dir_2_2_reg_781(8),
      I2 => y_dir_2_2_reg_781(9),
      O => \abscond7_reg_808[0]_i_6_n_0\
    );
\abscond7_reg_808[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => y_dir_2_2_reg_781(7),
      I1 => reg_146(7),
      I2 => reg_142(6),
      I3 => reg_142(7),
      I4 => y_dir_2_2_reg_781(8),
      O => \abscond7_reg_808[0]_i_7_n_0\
    );
\abscond7_reg_808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => \abscond7_reg_808[0]_i_1_n_0\,
      Q => abscond7_reg_808,
      R => '0'
    );
\abscond7_reg_808_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_802_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_abscond7_reg_808_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abscond7_reg_808_reg[0]_i_2_n_2\,
      CO(0) => \abscond7_reg_808_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => y_dir_2_2_reg_781(9),
      DI(0) => \abscond7_reg_808[0]_i_4_n_0\,
      O(3) => \NLW_abscond7_reg_808_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \y_dir_2_2_2_fu_553_p2__0\(10 downto 8),
      S(3) => '0',
      S(2) => \abscond7_reg_808[0]_i_5_n_0\,
      S(1) => \abscond7_reg_808[0]_i_6_n_0\,
      S(0) => \abscond7_reg_808[0]_i_7_n_0\
    );
\abscond_reg_797[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => x_dir_2_2_2_fu_548_p2(9),
      I1 => x_dir_2_2_2_fu_548_p2(8),
      I2 => x_dir_2_2_2_fu_548_p2(7),
      I3 => x_dir_2_2_2_fu_548_p2(6),
      I4 => \abscond_reg_797[0]_i_4_n_0\,
      I5 => x_dir_2_2_2_fu_548_p2(10),
      O => \abscond_reg_797[0]_i_1_n_0\
    );
\abscond_reg_797[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(6),
      I1 => reg_146(6),
      O => \abscond_reg_797[0]_i_10_n_0\
    );
\abscond_reg_797[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(5),
      I1 => reg_146(5),
      O => \abscond_reg_797[0]_i_11_n_0\
    );
\abscond_reg_797[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(4),
      I1 => reg_146(4),
      O => \abscond_reg_797[0]_i_12_n_0\
    );
\abscond_reg_797[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(3),
      I1 => reg_146(3),
      O => \abscond_reg_797[0]_i_13_n_0\
    );
\abscond_reg_797[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(2),
      I1 => reg_146(2),
      O => \abscond_reg_797[0]_i_14_n_0\
    );
\abscond_reg_797[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(1),
      I1 => reg_146(1),
      O => \abscond_reg_797[0]_i_15_n_0\
    );
\abscond_reg_797[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(0),
      I1 => reg_146(0),
      O => \abscond_reg_797[0]_i_16_n_0\
    );
\abscond_reg_797[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => x_dir_2_2_2_fu_548_p2(0),
      I1 => x_dir_2_2_2_fu_548_p2(1),
      I2 => x_dir_2_2_2_fu_548_p2(2),
      I3 => x_dir_2_2_2_fu_548_p2(3),
      I4 => x_dir_2_2_2_fu_548_p2(4),
      I5 => x_dir_2_2_2_fu_548_p2(5),
      O => \abscond_reg_797[0]_i_4_n_0\
    );
\abscond_reg_797[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_dir_2_2_reg_776(10),
      O => \abscond_reg_797[0]_i_5_n_0\
    );
\abscond_reg_797[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_dir_2_2_reg_776(9),
      O => \abscond_reg_797[0]_i_6_n_0\
    );
\abscond_reg_797[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_dir_2_2_reg_776(8),
      O => \abscond_reg_797[0]_i_7_n_0\
    );
\abscond_reg_797[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_dir_2_2_reg_776(7),
      I1 => reg_146(7),
      O => \abscond_reg_797[0]_i_9_n_0\
    );
\abscond_reg_797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => \abscond_reg_797[0]_i_1_n_0\,
      Q => abscond_reg_797,
      R => '0'
    );
\abscond_reg_797_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abscond_reg_797_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_abscond_reg_797_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abscond_reg_797_reg[0]_i_2_n_2\,
      CO(0) => \abscond_reg_797_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_abscond_reg_797_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => x_dir_2_2_2_fu_548_p2(10 downto 8),
      S(3) => '0',
      S(2) => \abscond_reg_797[0]_i_5_n_0\,
      S(1) => \abscond_reg_797[0]_i_6_n_0\,
      S(0) => \abscond_reg_797[0]_i_7_n_0\
    );
\abscond_reg_797_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \abscond_reg_797_reg[0]_i_8_n_0\,
      CO(3) => \abscond_reg_797_reg[0]_i_3_n_0\,
      CO(2) => \abscond_reg_797_reg[0]_i_3_n_1\,
      CO(1) => \abscond_reg_797_reg[0]_i_3_n_2\,
      CO(0) => \abscond_reg_797_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x_dir_2_2_reg_776(7 downto 4),
      O(3 downto 0) => x_dir_2_2_2_fu_548_p2(7 downto 4),
      S(3) => \abscond_reg_797[0]_i_9_n_0\,
      S(2) => \abscond_reg_797[0]_i_10_n_0\,
      S(1) => \abscond_reg_797[0]_i_11_n_0\,
      S(0) => \abscond_reg_797[0]_i_12_n_0\
    );
\abscond_reg_797_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abscond_reg_797_reg[0]_i_8_n_0\,
      CO(2) => \abscond_reg_797_reg[0]_i_8_n_1\,
      CO(1) => \abscond_reg_797_reg[0]_i_8_n_2\,
      CO(0) => \abscond_reg_797_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => x_dir_2_2_reg_776(3 downto 0),
      O(3 downto 0) => x_dir_2_2_2_fu_548_p2(3 downto 0),
      S(3) => \abscond_reg_797[0]_i_13_n_0\,
      S(2) => \abscond_reg_797[0]_i_14_n_0\,
      S(1) => \abscond_reg_797[0]_i_15_n_0\,
      S(0) => \abscond_reg_797[0]_i_16_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_AXILiteS_s_axi_U_n_9,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_38,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_49,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_40,
      Q => ap_enable_reg_pp0_iter3_reg_n_0,
      R => '0'
    );
ap_reg_ioackin_input_img_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_43,
      Q => ap_reg_ioackin_input_img_ARREADY_reg_n_0,
      R => '0'
    );
ap_reg_ioackin_output_img_AWREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_reg_ioackin_output_img_AWREADY_i_2_n_0
    );
ap_reg_ioackin_output_img_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_42,
      Q => ap_reg_ioackin_output_img_AWREADY,
      R => '0'
    );
ap_reg_ioackin_output_img_WREADY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_reg_pp0_iter2_or_cond5_reg_657,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_reg_ioackin_output_img_WREADY_i_2_n_0
    );
ap_reg_ioackin_output_img_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_41,
      Q => ap_reg_ioackin_output_img_WREADY,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_46,
      Q => ap_reg_pp0_iter1_or_cond5_reg_657,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_45,
      Q => ap_reg_pp0_iter2_or_cond5_reg_657,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(0),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(10),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[10]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(11),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[11]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(1),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[1]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(2),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[2]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(3),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[3]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(4),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[4]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(5),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[5]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(6),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[6]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(7),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[7]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(8),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[8]\,
      R => '0'
    );
\ap_reg_pp0_iter2_output_img_addr_reg_723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => \output_img_addr_reg_723_reg__0\(9),
      Q => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[9]\,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_44,
      Q => ap_reg_pp0_iter3_or_cond5_reg_657,
      R => '0'
    );
\exitcond_flatten_reg_613[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \exitcond_flatten_reg_613[0]_i_2_n_0\,
      I1 => \exitcond_flatten_reg_613[0]_i_3_n_0\,
      I2 => \exitcond_flatten_reg_613[0]_i_4_n_0\,
      I3 => \exitcond_flatten_reg_613[0]_i_5_n_0\,
      I4 => \exitcond_flatten_reg_613[0]_i_6_n_0\,
      I5 => \exitcond_flatten_reg_613[0]_i_7_n_0\,
      O => exitcond_flatten_fu_168_p2
    );
\exitcond_flatten_reg_613[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(0),
      O => \exitcond_flatten_reg_613[0]_i_10_n_0\
    );
\exitcond_flatten_reg_613[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(9),
      O => \exitcond_flatten_reg_613[0]_i_2_n_0\
    );
\exitcond_flatten_reg_613[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(4),
      O => \exitcond_flatten_reg_613[0]_i_3_n_0\
    );
\exitcond_flatten_reg_613[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(7),
      O => \exitcond_flatten_reg_613[0]_i_4_n_0\
    );
\exitcond_flatten_reg_613[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(1),
      O => \exitcond_flatten_reg_613[0]_i_5_n_0\
    );
\exitcond_flatten_reg_613[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABF"
    )
        port map (
      I0 => \exitcond_flatten_reg_613[0]_i_8_n_0\,
      I1 => indvar_flatten_next_reg_617_reg(2),
      I2 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I3 => indvar_flatten_reg_109(2),
      I4 => \exitcond_flatten_reg_613[0]_i_9_n_0\,
      I5 => \j_mid2_reg_627[5]_i_8_n_0\,
      O => \exitcond_flatten_reg_613[0]_i_6_n_0\
    );
\exitcond_flatten_reg_613[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \j_mid2_reg_627[5]_i_10_n_0\,
      I1 => indvar_flatten_next_reg_617_reg(10),
      I2 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I3 => indvar_flatten_reg_109(10),
      I4 => \exitcond_flatten_reg_613[0]_i_10_n_0\,
      I5 => \j_mid2_reg_627[5]_i_9_n_0\,
      O => \exitcond_flatten_reg_613[0]_i_7_n_0\
    );
\exitcond_flatten_reg_613[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(8),
      O => \exitcond_flatten_reg_613[0]_i_8_n_0\
    );
\exitcond_flatten_reg_613[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(6),
      O => \exitcond_flatten_reg_613[0]_i_9_n_0\
    );
\exitcond_flatten_reg_613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => exitcond_flatten_fu_168_p2,
      Q => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_reg_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_89,
      Q => exitcond_reg_622,
      R => '0'
    );
\i_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => tmp_2_mid2_v_v_reg_646(0),
      Q => \i_reg_120_reg_n_0_[0]\,
      R => i_reg_120
    );
\i_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => tmp_2_mid2_v_v_reg_646(1),
      Q => \i_reg_120_reg_n_0_[1]\,
      R => i_reg_120
    );
\i_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => tmp_2_mid2_v_v_reg_646(2),
      Q => \i_reg_120_reg_n_0_[2]\,
      R => i_reg_120
    );
\i_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => tmp_2_mid2_v_v_reg_646(3),
      Q => \i_reg_120_reg_n_0_[3]\,
      R => i_reg_120
    );
\i_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => tmp_2_mid2_v_v_reg_646(4),
      Q => \i_reg_120_reg_n_0_[4]\,
      R => i_reg_120
    );
\i_reg_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => tmp_2_mid2_v_v_reg_646(5),
      Q => \i_reg_120_reg_n_0_[5]\,
      R => i_reg_120
    );
\indvar_flatten_next_reg_617[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(3),
      O => \indvar_flatten_next_reg_617[0]_i_3_n_0\
    );
\indvar_flatten_next_reg_617[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_109(2),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_617_reg(2),
      O => \indvar_flatten_next_reg_617[0]_i_4_n_0\
    );
\indvar_flatten_next_reg_617[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(1),
      O => \indvar_flatten_next_reg_617[0]_i_5_n_0\
    );
\indvar_flatten_next_reg_617[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45557555"
    )
        port map (
      I0 => indvar_flatten_reg_109(0),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_617_reg(0),
      O => \indvar_flatten_next_reg_617[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_617[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(7),
      O => \indvar_flatten_next_reg_617[4]_i_2_n_0\
    );
\indvar_flatten_next_reg_617[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_109(6),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_617_reg(6),
      O => \indvar_flatten_next_reg_617[4]_i_3_n_0\
    );
\indvar_flatten_next_reg_617[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(5),
      O => \indvar_flatten_next_reg_617[4]_i_4_n_0\
    );
\indvar_flatten_next_reg_617[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(4),
      O => \indvar_flatten_next_reg_617[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_617[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_109(11),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_617_reg(11),
      O => \indvar_flatten_next_reg_617[8]_i_2_n_0\
    );
\indvar_flatten_next_reg_617[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(10),
      O => \indvar_flatten_next_reg_617[8]_i_3_n_0\
    );
\indvar_flatten_next_reg_617[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(9),
      O => \indvar_flatten_next_reg_617[8]_i_4_n_0\
    );
\indvar_flatten_next_reg_617[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => indvar_flatten_reg_109(8),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_617_reg(8),
      O => \indvar_flatten_next_reg_617[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[0]_i_2_n_7\,
      Q => indvar_flatten_next_reg_617_reg(0),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_0\,
      CO(2) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_1\,
      CO(1) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_2\,
      CO(0) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_4\,
      O(2) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_5\,
      O(1) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_6\,
      O(0) => \indvar_flatten_next_reg_617_reg[0]_i_2_n_7\,
      S(3) => \indvar_flatten_next_reg_617[0]_i_3_n_0\,
      S(2) => \indvar_flatten_next_reg_617[0]_i_4_n_0\,
      S(1) => \indvar_flatten_next_reg_617[0]_i_5_n_0\,
      S(0) => \indvar_flatten_next_reg_617[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_617_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[8]_i_1_n_5\,
      Q => indvar_flatten_next_reg_617_reg(10),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[8]_i_1_n_4\,
      Q => indvar_flatten_next_reg_617_reg(11),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[0]_i_2_n_6\,
      Q => indvar_flatten_next_reg_617_reg(1),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[0]_i_2_n_5\,
      Q => indvar_flatten_next_reg_617_reg(2),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[0]_i_2_n_4\,
      Q => indvar_flatten_next_reg_617_reg(3),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[4]_i_1_n_7\,
      Q => indvar_flatten_next_reg_617_reg(4),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_617_reg[0]_i_2_n_0\,
      CO(3) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_617_reg[4]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_617[4]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_617[4]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_617[4]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_617[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_617_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[4]_i_1_n_6\,
      Q => indvar_flatten_next_reg_617_reg(5),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[4]_i_1_n_5\,
      Q => indvar_flatten_next_reg_617_reg(6),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[4]_i_1_n_4\,
      Q => indvar_flatten_next_reg_617_reg(7),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[8]_i_1_n_7\,
      Q => indvar_flatten_next_reg_617_reg(8),
      R => '0'
    );
\indvar_flatten_next_reg_617_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_617_reg[4]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten_next_reg_617_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_next_reg_617_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_617_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_617_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_617_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_617_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_617_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_617_reg[8]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_617[8]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_617[8]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_617[8]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_617[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_617_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_next_reg_6170,
      D => \indvar_flatten_next_reg_617_reg[8]_i_1_n_6\,
      Q => indvar_flatten_next_reg_617_reg(9),
      R => '0'
    );
\indvar_flatten_reg_109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(0),
      Q => indvar_flatten_reg_109(0),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(10),
      Q => indvar_flatten_reg_109(10),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(11),
      Q => indvar_flatten_reg_109(11),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(1),
      Q => indvar_flatten_reg_109(1),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(2),
      Q => indvar_flatten_reg_109(2),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(3),
      Q => indvar_flatten_reg_109(3),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(4),
      Q => indvar_flatten_reg_109(4),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(5),
      Q => indvar_flatten_reg_109(5),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(6),
      Q => indvar_flatten_reg_109(6),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(7),
      Q => indvar_flatten_reg_109(7),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(8),
      Q => indvar_flatten_reg_109(8),
      R => i_reg_120
    );
\indvar_flatten_reg_109_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => indvar_flatten_next_reg_617_reg(9),
      Q => indvar_flatten_reg_109(9),
      R => i_reg_120
    );
\input_img_addr_2_rea_reg_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(0),
      Q => input_img_addr_2_rea_reg_746(0),
      R => '0'
    );
\input_img_addr_2_rea_reg_746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(1),
      Q => input_img_addr_2_rea_reg_746(1),
      R => '0'
    );
\input_img_addr_2_rea_reg_746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(2),
      Q => input_img_addr_2_rea_reg_746(2),
      R => '0'
    );
\input_img_addr_2_rea_reg_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(3),
      Q => input_img_addr_2_rea_reg_746(3),
      R => '0'
    );
\input_img_addr_2_rea_reg_746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(4),
      Q => input_img_addr_2_rea_reg_746(4),
      R => '0'
    );
\input_img_addr_2_rea_reg_746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(5),
      Q => input_img_addr_2_rea_reg_746(5),
      R => '0'
    );
\input_img_addr_2_rea_reg_746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(6),
      Q => input_img_addr_2_rea_reg_746(6),
      R => '0'
    );
\input_img_addr_2_rea_reg_746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY4,
      D => input_img_RDATA(7),
      Q => input_img_addr_2_rea_reg_746(7),
      R => '0'
    );
\input_img_addr_2_reg_705[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => or_cond5_reg_657,
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      O => \input_img_addr_2_reg_705[11]_i_3_n_0\
    );
\input_img_addr_2_reg_705[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(11),
      O => \input_img_addr_2_reg_705[11]_i_4_n_0\
    );
\input_img_addr_2_reg_705[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(10),
      O => \input_img_addr_2_reg_705[11]_i_5_n_0\
    );
\input_img_addr_2_reg_705[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(9),
      O => \input_img_addr_2_reg_705[11]_i_6_n_0\
    );
\input_img_addr_2_reg_705[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(4),
      O => \input_img_addr_2_reg_705[4]_i_2_n_0\
    );
\input_img_addr_2_reg_705[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(3),
      O => \input_img_addr_2_reg_705[4]_i_3_n_0\
    );
\input_img_addr_2_reg_705[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(2),
      O => \input_img_addr_2_reg_705[4]_i_4_n_0\
    );
\input_img_addr_2_reg_705[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(1),
      O => \input_img_addr_2_reg_705[4]_i_5_n_0\
    );
\input_img_addr_2_reg_705[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(8),
      O => \input_img_addr_2_reg_705[8]_i_2_n_0\
    );
\input_img_addr_2_reg_705[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(7),
      O => \input_img_addr_2_reg_705[8]_i_3_n_0\
    );
\input_img_addr_2_reg_705[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(6),
      O => \input_img_addr_2_reg_705[8]_i_4_n_0\
    );
\input_img_addr_2_reg_705[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_s_reg_668(5),
      O => \input_img_addr_2_reg_705[8]_i_5_n_0\
    );
\input_img_addr_2_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_1_2_fu_366_p2(0),
      Q => \input_img_addr_2_reg_705_reg__0\(0),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(10),
      Q => \input_img_addr_2_reg_705_reg__0\(10),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(11),
      Q => \input_img_addr_2_reg_705_reg__0\(11),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_705_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_2_reg_705_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_2_reg_705_reg[11]_i_2_n_2\,
      CO(0) => \input_img_addr_2_reg_705_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_input_img_addr_2_reg_705_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_11_0_2_fu_333_p2(11 downto 9),
      S(3) => '0',
      S(2) => \input_img_addr_2_reg_705[11]_i_4_n_0\,
      S(1) => \input_img_addr_2_reg_705[11]_i_5_n_0\,
      S(0) => \input_img_addr_2_reg_705[11]_i_6_n_0\
    );
\input_img_addr_2_reg_705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(1),
      Q => \input_img_addr_2_reg_705_reg__0\(1),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(2),
      Q => \input_img_addr_2_reg_705_reg__0\(2),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(3),
      Q => \input_img_addr_2_reg_705_reg__0\(3),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(4),
      Q => \input_img_addr_2_reg_705_reg__0\(4),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_2_reg_705_reg[4]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_705_reg[4]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_705_reg[4]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_705_reg[4]_i_1_n_3\,
      CYINIT => tmp_s_reg_668(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_0_2_fu_333_p2(4 downto 1),
      S(3) => \input_img_addr_2_reg_705[4]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_705[4]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_705[4]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_705[4]_i_5_n_0\
    );
\input_img_addr_2_reg_705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(5),
      Q => \input_img_addr_2_reg_705_reg__0\(5),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(6),
      Q => \input_img_addr_2_reg_705_reg__0\(6),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(7),
      Q => \input_img_addr_2_reg_705_reg__0\(7),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(8),
      Q => \input_img_addr_2_reg_705_reg__0\(8),
      R => '0'
    );
\input_img_addr_2_reg_705_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_2_reg_705_reg[4]_i_1_n_0\,
      CO(3) => \input_img_addr_2_reg_705_reg[8]_i_1_n_0\,
      CO(2) => \input_img_addr_2_reg_705_reg[8]_i_1_n_1\,
      CO(1) => \input_img_addr_2_reg_705_reg[8]_i_1_n_2\,
      CO(0) => \input_img_addr_2_reg_705_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_0_2_fu_333_p2(8 downto 5),
      S(3) => \input_img_addr_2_reg_705[8]_i_2_n_0\,
      S(2) => \input_img_addr_2_reg_705[8]_i_3_n_0\,
      S(1) => \input_img_addr_2_reg_705[8]_i_4_n_0\,
      S(0) => \input_img_addr_2_reg_705[8]_i_5_n_0\
    );
\input_img_addr_2_reg_705_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_2_reg_705_reg0,
      D => tmp_11_0_2_fu_333_p2(9),
      Q => \input_img_addr_2_reg_705_reg__0\(9),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(0),
      Q => input_img_addr_3_rea_reg_751(0),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(1),
      Q => input_img_addr_3_rea_reg_751(1),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(2),
      Q => input_img_addr_3_rea_reg_751(2),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(3),
      Q => input_img_addr_3_rea_reg_751(3),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(4),
      Q => input_img_addr_3_rea_reg_751(4),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(5),
      Q => input_img_addr_3_rea_reg_751(5),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(6),
      Q => input_img_addr_3_rea_reg_751(6),
      R => '0'
    );
\input_img_addr_3_rea_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => I_RREADY3,
      D => input_img_RDATA(7),
      Q => input_img_addr_3_rea_reg_751(7),
      R => '0'
    );
\input_img_addr_3_reg_711[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(11),
      O => \input_img_addr_3_reg_711[11]_i_3_n_0\
    );
\input_img_addr_3_reg_711[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(10),
      O => \input_img_addr_3_reg_711[11]_i_4_n_0\
    );
\input_img_addr_3_reg_711[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(9),
      O => \input_img_addr_3_reg_711[11]_i_5_n_0\
    );
\input_img_addr_3_reg_711[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(4),
      O => \input_img_addr_3_reg_711[4]_i_2_n_0\
    );
\input_img_addr_3_reg_711[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(3),
      O => \input_img_addr_3_reg_711[4]_i_3_n_0\
    );
\input_img_addr_3_reg_711[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(2),
      O => \input_img_addr_3_reg_711[4]_i_4_n_0\
    );
\input_img_addr_3_reg_711[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(1),
      O => \input_img_addr_3_reg_711[4]_i_5_n_0\
    );
\input_img_addr_3_reg_711[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(8),
      O => \input_img_addr_3_reg_711[8]_i_2_n_0\
    );
\input_img_addr_3_reg_711[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(7),
      O => \input_img_addr_3_reg_711[8]_i_3_n_0\
    );
\input_img_addr_3_reg_711[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(6),
      O => \input_img_addr_3_reg_711[8]_i_4_n_0\
    );
\input_img_addr_3_reg_711[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_1_reg_680(5),
      O => \input_img_addr_3_reg_711[8]_i_5_n_0\
    );
\input_img_addr_3_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_2_fu_366_p2(0),
      Q => \input_img_addr_3_reg_711_reg__0\(0),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(10),
      Q => \input_img_addr_3_reg_711_reg__0\(10),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(11),
      Q => \input_img_addr_3_reg_711_reg__0\(11),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_711_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_3_reg_711_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_3_reg_711_reg[11]_i_2_n_2\,
      CO(0) => \input_img_addr_3_reg_711_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_10_1_reg_680(10 downto 9),
      O(3) => \NLW_input_img_addr_3_reg_711_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_11_1_fu_348_p2(11 downto 9),
      S(3) => '0',
      S(2) => \input_img_addr_3_reg_711[11]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_711[11]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_711[11]_i_5_n_0\
    );
\input_img_addr_3_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(1),
      Q => \input_img_addr_3_reg_711_reg__0\(1),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(2),
      Q => \input_img_addr_3_reg_711_reg__0\(2),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(3),
      Q => \input_img_addr_3_reg_711_reg__0\(3),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(4),
      Q => \input_img_addr_3_reg_711_reg__0\(4),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_3_reg_711_reg[4]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_711_reg[4]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_711_reg[4]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_711_reg[4]_i_1_n_3\,
      CYINIT => tmp_s_reg_668(0),
      DI(3 downto 0) => tmp_10_1_reg_680(4 downto 1),
      O(3 downto 0) => tmp_11_1_fu_348_p2(4 downto 1),
      S(3) => \input_img_addr_3_reg_711[4]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_711[4]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_711[4]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_711[4]_i_5_n_0\
    );
\input_img_addr_3_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(5),
      Q => \input_img_addr_3_reg_711_reg__0\(5),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(6),
      Q => \input_img_addr_3_reg_711_reg__0\(6),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(7),
      Q => \input_img_addr_3_reg_711_reg__0\(7),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(8),
      Q => \input_img_addr_3_reg_711_reg__0\(8),
      R => '0'
    );
\input_img_addr_3_reg_711_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_3_reg_711_reg[4]_i_1_n_0\,
      CO(3) => \input_img_addr_3_reg_711_reg[8]_i_1_n_0\,
      CO(2) => \input_img_addr_3_reg_711_reg[8]_i_1_n_1\,
      CO(1) => \input_img_addr_3_reg_711_reg[8]_i_1_n_2\,
      CO(0) => \input_img_addr_3_reg_711_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_1_reg_680(8 downto 5),
      O(3 downto 0) => tmp_11_1_fu_348_p2(8 downto 5),
      S(3) => \input_img_addr_3_reg_711[8]_i_2_n_0\,
      S(2) => \input_img_addr_3_reg_711[8]_i_3_n_0\,
      S(1) => \input_img_addr_3_reg_711[8]_i_4_n_0\,
      S(0) => \input_img_addr_3_reg_711[8]_i_5_n_0\
    );
\input_img_addr_3_reg_711_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_3_reg_711_reg0,
      D => tmp_11_1_fu_348_p2(9),
      Q => \input_img_addr_3_reg_711_reg__0\(9),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(0),
      Q => input_img_addr_4_rea_reg_756(0),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(1),
      Q => input_img_addr_4_rea_reg_756(1),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(2),
      Q => input_img_addr_4_rea_reg_756(2),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(3),
      Q => input_img_addr_4_rea_reg_756(3),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(4),
      Q => input_img_addr_4_rea_reg_756(4),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(5),
      Q => input_img_addr_4_rea_reg_756(5),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(6),
      Q => input_img_addr_4_rea_reg_756(6),
      R => '0'
    );
\input_img_addr_4_rea_reg_756_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_13,
      D => input_img_RDATA(7),
      Q => input_img_addr_4_rea_reg_756(7),
      R => '0'
    );
\input_img_addr_4_reg_717[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_reg_668(0),
      O => tmp_11_1_2_fu_366_p2(0)
    );
\input_img_addr_4_reg_717[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(11),
      O => \input_img_addr_4_reg_717[11]_i_2_n_0\
    );
\input_img_addr_4_reg_717[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(10),
      O => \input_img_addr_4_reg_717[11]_i_3_n_0\
    );
\input_img_addr_4_reg_717[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(9),
      O => \input_img_addr_4_reg_717[11]_i_4_n_0\
    );
\input_img_addr_4_reg_717[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(4),
      O => \input_img_addr_4_reg_717[4]_i_2_n_0\
    );
\input_img_addr_4_reg_717[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(3),
      O => \input_img_addr_4_reg_717[4]_i_3_n_0\
    );
\input_img_addr_4_reg_717[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(2),
      O => \input_img_addr_4_reg_717[4]_i_4_n_0\
    );
\input_img_addr_4_reg_717[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(1),
      O => \input_img_addr_4_reg_717[4]_i_5_n_0\
    );
\input_img_addr_4_reg_717[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(8),
      O => \input_img_addr_4_reg_717[8]_i_2_n_0\
    );
\input_img_addr_4_reg_717[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(7),
      O => \input_img_addr_4_reg_717[8]_i_3_n_0\
    );
\input_img_addr_4_reg_717[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(6),
      O => \input_img_addr_4_reg_717[8]_i_4_n_0\
    );
\input_img_addr_4_reg_717[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_1_reg_680(5),
      O => \input_img_addr_4_reg_717[8]_i_5_n_0\
    );
\input_img_addr_4_reg_717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(0),
      Q => \input_img_addr_4_reg_717_reg__0\(0),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(10),
      Q => \input_img_addr_4_reg_717_reg__0\(10),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(11),
      Q => \input_img_addr_4_reg_717_reg__0\(11),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_717_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_4_reg_717_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_4_reg_717_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_717_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_input_img_addr_4_reg_717_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_11_1_2_fu_366_p2(11 downto 9),
      S(3) => '0',
      S(2) => \input_img_addr_4_reg_717[11]_i_2_n_0\,
      S(1) => \input_img_addr_4_reg_717[11]_i_3_n_0\,
      S(0) => \input_img_addr_4_reg_717[11]_i_4_n_0\
    );
\input_img_addr_4_reg_717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(1),
      Q => \input_img_addr_4_reg_717_reg__0\(1),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(2),
      Q => \input_img_addr_4_reg_717_reg__0\(2),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(3),
      Q => \input_img_addr_4_reg_717_reg__0\(3),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(4),
      Q => \input_img_addr_4_reg_717_reg__0\(4),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_4_reg_717_reg[4]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_717_reg[4]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_717_reg[4]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_717_reg[4]_i_1_n_3\,
      CYINIT => tmp_s_reg_668(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_1_2_fu_366_p2(4 downto 1),
      S(3) => \input_img_addr_4_reg_717[4]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_717[4]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_717[4]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_717[4]_i_5_n_0\
    );
\input_img_addr_4_reg_717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(5),
      Q => \input_img_addr_4_reg_717_reg__0\(5),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(6),
      Q => \input_img_addr_4_reg_717_reg__0\(6),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(7),
      Q => \input_img_addr_4_reg_717_reg__0\(7),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(8),
      Q => \input_img_addr_4_reg_717_reg__0\(8),
      R => '0'
    );
\input_img_addr_4_reg_717_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_4_reg_717_reg[4]_i_1_n_0\,
      CO(3) => \input_img_addr_4_reg_717_reg[8]_i_1_n_0\,
      CO(2) => \input_img_addr_4_reg_717_reg[8]_i_1_n_1\,
      CO(1) => \input_img_addr_4_reg_717_reg[8]_i_1_n_2\,
      CO(0) => \input_img_addr_4_reg_717_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_1_2_fu_366_p2(8 downto 5),
      S(3) => \input_img_addr_4_reg_717[8]_i_2_n_0\,
      S(2) => \input_img_addr_4_reg_717[8]_i_3_n_0\,
      S(1) => \input_img_addr_4_reg_717[8]_i_4_n_0\,
      S(0) => \input_img_addr_4_reg_717[8]_i_5_n_0\
    );
\input_img_addr_4_reg_717_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_11_1_2_fu_366_p2(9),
      Q => \input_img_addr_4_reg_717_reg__0\(9),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(0),
      Q => input_img_addr_5_rea_reg_761(0),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(1),
      Q => input_img_addr_5_rea_reg_761(1),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(2),
      Q => input_img_addr_5_rea_reg_761(2),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(3),
      Q => input_img_addr_5_rea_reg_761(3),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(4),
      Q => input_img_addr_5_rea_reg_761(4),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(5),
      Q => input_img_addr_5_rea_reg_761(5),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(6),
      Q => input_img_addr_5_rea_reg_761(6),
      R => '0'
    );
\input_img_addr_5_rea_reg_761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_14,
      D => input_img_RDATA(7),
      Q => input_img_addr_5_rea_reg_761(7),
      R => '0'
    );
\input_img_addr_5_reg_728[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(11),
      O => \input_img_addr_5_reg_728[11]_i_3_n_0\
    );
\input_img_addr_5_reg_728[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(10),
      O => \input_img_addr_5_reg_728[11]_i_4_n_0\
    );
\input_img_addr_5_reg_728[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(9),
      O => \input_img_addr_5_reg_728[11]_i_5_n_0\
    );
\input_img_addr_5_reg_728[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(4),
      O => \input_img_addr_5_reg_728[4]_i_2_n_0\
    );
\input_img_addr_5_reg_728[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(3),
      O => \input_img_addr_5_reg_728[4]_i_3_n_0\
    );
\input_img_addr_5_reg_728[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(2),
      O => \input_img_addr_5_reg_728[4]_i_4_n_0\
    );
\input_img_addr_5_reg_728[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(1),
      O => \input_img_addr_5_reg_728[4]_i_5_n_0\
    );
\input_img_addr_5_reg_728[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(8),
      O => \input_img_addr_5_reg_728[8]_i_2_n_0\
    );
\input_img_addr_5_reg_728[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(7),
      O => \input_img_addr_5_reg_728[8]_i_3_n_0\
    );
\input_img_addr_5_reg_728[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(6),
      O => \input_img_addr_5_reg_728[8]_i_4_n_0\
    );
\input_img_addr_5_reg_728[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(5),
      O => \input_img_addr_5_reg_728[8]_i_5_n_0\
    );
\input_img_addr_5_reg_728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_2_fu_412_p2(0),
      Q => \input_img_addr_5_reg_728_reg__0\(0),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(10),
      Q => \input_img_addr_5_reg_728_reg__0\(10),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(11),
      Q => \input_img_addr_5_reg_728_reg__0\(11),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_728_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_5_reg_728_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_5_reg_728_reg[11]_i_2_n_2\,
      CO(0) => \input_img_addr_5_reg_728_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_10_2_reg_687(10 downto 9),
      O(3) => \NLW_input_img_addr_5_reg_728_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_11_2_fu_387_p2(11 downto 9),
      S(3) => '0',
      S(2) => \input_img_addr_5_reg_728[11]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_728[11]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_728[11]_i_5_n_0\
    );
\input_img_addr_5_reg_728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(1),
      Q => \input_img_addr_5_reg_728_reg__0\(1),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(2),
      Q => \input_img_addr_5_reg_728_reg__0\(2),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(3),
      Q => \input_img_addr_5_reg_728_reg__0\(3),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(4),
      Q => \input_img_addr_5_reg_728_reg__0\(4),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_5_reg_728_reg[4]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_728_reg[4]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_728_reg[4]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_728_reg[4]_i_1_n_3\,
      CYINIT => tmp_10_2_reg_687(0),
      DI(3 downto 0) => tmp_10_2_reg_687(4 downto 1),
      O(3 downto 0) => tmp_11_2_fu_387_p2(4 downto 1),
      S(3) => \input_img_addr_5_reg_728[4]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_728[4]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_728[4]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_728[4]_i_5_n_0\
    );
\input_img_addr_5_reg_728_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(5),
      Q => \input_img_addr_5_reg_728_reg__0\(5),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(6),
      Q => \input_img_addr_5_reg_728_reg__0\(6),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(7),
      Q => \input_img_addr_5_reg_728_reg__0\(7),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(8),
      Q => \input_img_addr_5_reg_728_reg__0\(8),
      R => '0'
    );
\input_img_addr_5_reg_728_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_5_reg_728_reg[4]_i_1_n_0\,
      CO(3) => \input_img_addr_5_reg_728_reg[8]_i_1_n_0\,
      CO(2) => \input_img_addr_5_reg_728_reg[8]_i_1_n_1\,
      CO(1) => \input_img_addr_5_reg_728_reg[8]_i_1_n_2\,
      CO(0) => \input_img_addr_5_reg_728_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_10_2_reg_687(8 downto 5),
      O(3 downto 0) => tmp_11_2_fu_387_p2(8 downto 5),
      S(3) => \input_img_addr_5_reg_728[8]_i_2_n_0\,
      S(2) => \input_img_addr_5_reg_728[8]_i_3_n_0\,
      S(1) => \input_img_addr_5_reg_728[8]_i_4_n_0\,
      S(0) => \input_img_addr_5_reg_728[8]_i_5_n_0\
    );
\input_img_addr_5_reg_728_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_5_reg_728_reg0,
      D => tmp_11_2_fu_387_p2(9),
      Q => \input_img_addr_5_reg_728_reg__0\(9),
      R => '0'
    );
\input_img_addr_7_reg_740[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_10_2_reg_687(0),
      O => tmp_11_2_2_fu_412_p2(0)
    );
\input_img_addr_7_reg_740[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(11),
      O => \input_img_addr_7_reg_740[11]_i_3_n_0\
    );
\input_img_addr_7_reg_740[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(10),
      O => \input_img_addr_7_reg_740[11]_i_4_n_0\
    );
\input_img_addr_7_reg_740[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(9),
      O => \input_img_addr_7_reg_740[11]_i_5_n_0\
    );
\input_img_addr_7_reg_740[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(4),
      O => \input_img_addr_7_reg_740[4]_i_2_n_0\
    );
\input_img_addr_7_reg_740[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(3),
      O => \input_img_addr_7_reg_740[4]_i_3_n_0\
    );
\input_img_addr_7_reg_740[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(2),
      O => \input_img_addr_7_reg_740[4]_i_4_n_0\
    );
\input_img_addr_7_reg_740[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(1),
      O => \input_img_addr_7_reg_740[4]_i_5_n_0\
    );
\input_img_addr_7_reg_740[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(8),
      O => \input_img_addr_7_reg_740[8]_i_2_n_0\
    );
\input_img_addr_7_reg_740[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(7),
      O => \input_img_addr_7_reg_740[8]_i_3_n_0\
    );
\input_img_addr_7_reg_740[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(6),
      O => \input_img_addr_7_reg_740[8]_i_4_n_0\
    );
\input_img_addr_7_reg_740[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_10_2_reg_687(5),
      O => \input_img_addr_7_reg_740[8]_i_5_n_0\
    );
\input_img_addr_7_reg_740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(0),
      Q => \input_img_addr_7_reg_740_reg__0\(0),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(10),
      Q => \input_img_addr_7_reg_740_reg__0\(10),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(11),
      Q => \input_img_addr_7_reg_740_reg__0\(11),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_740_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_7_reg_740_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_7_reg_740_reg[11]_i_2_n_2\,
      CO(0) => \input_img_addr_7_reg_740_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_input_img_addr_7_reg_740_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_11_2_2_fu_412_p2(11 downto 9),
      S(3) => '0',
      S(2) => \input_img_addr_7_reg_740[11]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_740[11]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_740[11]_i_5_n_0\
    );
\input_img_addr_7_reg_740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(1),
      Q => \input_img_addr_7_reg_740_reg__0\(1),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(2),
      Q => \input_img_addr_7_reg_740_reg__0\(2),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(3),
      Q => \input_img_addr_7_reg_740_reg__0\(3),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(4),
      Q => \input_img_addr_7_reg_740_reg__0\(4),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_7_reg_740_reg[4]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_740_reg[4]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_740_reg[4]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_740_reg[4]_i_1_n_3\,
      CYINIT => tmp_10_2_reg_687(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_2_2_fu_412_p2(4 downto 1),
      S(3) => \input_img_addr_7_reg_740[4]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_740[4]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_740[4]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_740[4]_i_5_n_0\
    );
\input_img_addr_7_reg_740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(5),
      Q => \input_img_addr_7_reg_740_reg__0\(5),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(6),
      Q => \input_img_addr_7_reg_740_reg__0\(6),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(7),
      Q => \input_img_addr_7_reg_740_reg__0\(7),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(8),
      Q => \input_img_addr_7_reg_740_reg__0\(8),
      R => '0'
    );
\input_img_addr_7_reg_740_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_7_reg_740_reg[4]_i_1_n_0\,
      CO(3) => \input_img_addr_7_reg_740_reg[8]_i_1_n_0\,
      CO(2) => \input_img_addr_7_reg_740_reg[8]_i_1_n_1\,
      CO(1) => \input_img_addr_7_reg_740_reg[8]_i_1_n_2\,
      CO(0) => \input_img_addr_7_reg_740_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_11_2_2_fu_412_p2(8 downto 5),
      S(3) => \input_img_addr_7_reg_740[8]_i_2_n_0\,
      S(2) => \input_img_addr_7_reg_740[8]_i_3_n_0\,
      S(1) => \input_img_addr_7_reg_740[8]_i_4_n_0\,
      S(0) => \input_img_addr_7_reg_740[8]_i_5_n_0\
    );
\input_img_addr_7_reg_740_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_7_reg_740_reg0,
      D => tmp_11_2_2_fu_412_p2(9),
      Q => \input_img_addr_7_reg_740_reg__0\(9),
      R => '0'
    );
\input_img_addr_reg_674[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[0]\,
      I1 => tmp_2_mid2_reg_661(0),
      O => tmp_2_fu_282_p2(0)
    );
\input_img_addr_reg_674[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(11),
      O => \input_img_addr_reg_674[11]_i_2_n_0\
    );
\input_img_addr_reg_674[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(10),
      O => \input_img_addr_reg_674[11]_i_3_n_0\
    );
\input_img_addr_reg_674[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(9),
      O => \input_img_addr_reg_674[11]_i_4_n_0\
    );
\input_img_addr_reg_674[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(4),
      O => \input_img_addr_reg_674[4]_i_2_n_0\
    );
\input_img_addr_reg_674[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(3),
      O => \input_img_addr_reg_674[4]_i_3_n_0\
    );
\input_img_addr_reg_674[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(2),
      O => \input_img_addr_reg_674[4]_i_4_n_0\
    );
\input_img_addr_reg_674[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(1),
      O => \input_img_addr_reg_674[4]_i_5_n_0\
    );
\input_img_addr_reg_674[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(8),
      O => \input_img_addr_reg_674[8]_i_2_n_0\
    );
\input_img_addr_reg_674[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(7),
      O => \input_img_addr_reg_674[8]_i_3_n_0\
    );
\input_img_addr_reg_674[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(6),
      O => \input_img_addr_reg_674[8]_i_4_n_0\
    );
\input_img_addr_reg_674[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_s_fu_277_p2(5),
      O => \input_img_addr_reg_674[8]_i_5_n_0\
    );
\input_img_addr_reg_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(0),
      Q => data7(0),
      R => '0'
    );
\input_img_addr_reg_674_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(10),
      Q => data7(10),
      R => '0'
    );
\input_img_addr_reg_674_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(11),
      Q => data7(11),
      R => '0'
    );
\input_img_addr_reg_674_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_674_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_input_img_addr_reg_674_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \input_img_addr_reg_674_reg[11]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_674_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => tmp_s_fu_277_p2(10 downto 9),
      O(3) => \NLW_input_img_addr_reg_674_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_2_fu_282_p2(11 downto 9),
      S(3) => '0',
      S(2) => \input_img_addr_reg_674[11]_i_2_n_0\,
      S(1) => \input_img_addr_reg_674[11]_i_3_n_0\,
      S(0) => \input_img_addr_reg_674[11]_i_4_n_0\
    );
\input_img_addr_reg_674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(1),
      Q => data7(1),
      R => '0'
    );
\input_img_addr_reg_674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(2),
      Q => data7(2),
      R => '0'
    );
\input_img_addr_reg_674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(3),
      Q => data7(3),
      R => '0'
    );
\input_img_addr_reg_674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(4),
      Q => data7(4),
      R => '0'
    );
\input_img_addr_reg_674_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \input_img_addr_reg_674_reg[4]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_674_reg[4]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_674_reg[4]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_674_reg[4]_i_1_n_3\,
      CYINIT => tmp_10_1_fu_298_p2(0),
      DI(3 downto 0) => tmp_s_fu_277_p2(4 downto 1),
      O(3 downto 0) => tmp_2_fu_282_p2(4 downto 1),
      S(3) => \input_img_addr_reg_674[4]_i_2_n_0\,
      S(2) => \input_img_addr_reg_674[4]_i_3_n_0\,
      S(1) => \input_img_addr_reg_674[4]_i_4_n_0\,
      S(0) => \input_img_addr_reg_674[4]_i_5_n_0\
    );
\input_img_addr_reg_674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(5),
      Q => data7(5),
      R => '0'
    );
\input_img_addr_reg_674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(6),
      Q => data7(6),
      R => '0'
    );
\input_img_addr_reg_674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(7),
      Q => data7(7),
      R => '0'
    );
\input_img_addr_reg_674_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(8),
      Q => data7(8),
      R => '0'
    );
\input_img_addr_reg_674_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \input_img_addr_reg_674_reg[4]_i_1_n_0\,
      CO(3) => \input_img_addr_reg_674_reg[8]_i_1_n_0\,
      CO(2) => \input_img_addr_reg_674_reg[8]_i_1_n_1\,
      CO(1) => \input_img_addr_reg_674_reg[8]_i_1_n_2\,
      CO(0) => \input_img_addr_reg_674_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_277_p2(8 downto 5),
      O(3 downto 0) => tmp_2_fu_282_p2(8 downto 5),
      S(3) => \input_img_addr_reg_674[8]_i_2_n_0\,
      S(2) => \input_img_addr_reg_674[8]_i_3_n_0\,
      S(1) => \input_img_addr_reg_674[8]_i_4_n_0\,
      S(0) => \input_img_addr_reg_674[8]_i_5_n_0\
    );
\input_img_addr_reg_674_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_2_fu_282_p2(9),
      Q => data7(9),
      R => '0'
    );
ip_sobel_AXILiteS_s_axi_U: entity work.project_5_ip_sobel_0_0_ip_sobel_AXILiteS_s_axi
     port map (
      D(0) => ap_NS_fsm(0),
      Q(1) => ap_CS_fsm_state30,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[1]\ => ip_sobel_input_img_m_axi_U_n_18,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ip_sobel_AXILiteS_s_axi_U_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \indvar_flatten_next_reg_617_reg[2]\ => \j_mid2_reg_627[5]_i_5_n_0\,
      interrupt => interrupt,
      \out\(2) => s_axi_AXILiteS_BVALID,
      \out\(1) => s_axi_AXILiteS_WREADY,
      \out\(0) => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_ARADDR(3 downto 0) => s_axi_AXILiteS_ARADDR(3 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(3 downto 0) => s_axi_AXILiteS_AWADDR(3 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_RDATA(4) => \^s_axi_axilites_rdata\(7),
      s_axi_AXILiteS_RDATA(3 downto 0) => \^s_axi_axilites_rdata\(3 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(2) => s_axi_AXILiteS_WDATA(7),
      s_axi_AXILiteS_WDATA(1 downto 0) => s_axi_AXILiteS_WDATA(1 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
ip_sobel_input_img_m_axi_U: entity work.project_5_ip_sobel_0_0_ip_sobel_input_img_m_axi
     port map (
      D(7 downto 6) => ap_NS_fsm(9 downto 8),
      D(5 downto 0) => ap_NS_fsm(6 downto 1),
      E(0) => I_RREADY4,
      Q(8) => ap_CS_fsm_pp0_stage7,
      Q(7) => ap_CS_fsm_pp0_stage6,
      Q(6) => ap_CS_fsm_pp0_stage5,
      Q(5) => ap_CS_fsm_pp0_stage4,
      Q(4) => ap_CS_fsm_pp0_stage3,
      Q(3) => ap_CS_fsm_pp0_stage2,
      Q(2) => ap_CS_fsm_pp0_stage1,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => i_reg_120,
      WEA(0) => output_img_WVALID,
      \abscond_reg_797_reg[0]\(0) => abscond7_reg_8080,
      \ap_CS_fsm_reg[4]\ => ip_sobel_output_img_m_axi_U_n_50,
      \ap_CS_fsm_reg[5]\ => ip_sobel_input_img_m_axi_U_n_1,
      \ap_CS_fsm_reg[6]\ => ip_sobel_output_img_m_axi_U_n_47,
      \ap_CS_fsm_reg[6]_0\ => ap_reg_ioackin_output_img_AWREADY_i_2_n_0,
      \ap_CS_fsm_reg[7]\ => ap_reg_ioackin_output_img_WREADY_i_2_n_0,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ip_sobel_input_img_m_axi_U_n_38,
      ap_enable_reg_pp0_iter1_reg_0 => ip_sobel_output_img_m_axi_U_n_62,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ip_sobel_input_img_m_axi_U_n_49,
      ap_enable_reg_pp0_iter3_reg => ip_sobel_input_img_m_axi_U_n_40,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg_n_0,
      ap_reg_ioackin_input_img_ARREADY_reg => ip_sobel_input_img_m_axi_U_n_43,
      ap_reg_ioackin_input_img_ARREADY_reg_0 => ap_reg_ioackin_input_img_ARREADY_reg_n_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_AWREADY_reg => ip_sobel_input_img_m_axi_U_n_42,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_ioackin_output_img_WREADY_reg => ip_sobel_input_img_m_axi_U_n_33,
      ap_reg_ioackin_output_img_WREADY_reg_0 => ip_sobel_input_img_m_axi_U_n_34,
      ap_reg_ioackin_output_img_WREADY_reg_1 => ip_sobel_input_img_m_axi_U_n_41,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => ip_sobel_input_img_m_axi_U_n_46,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      \ap_reg_pp0_iter2_or_cond5_reg_657_reg[0]\ => ip_sobel_input_img_m_axi_U_n_45,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[0]\(0) => p_43_in,
      ap_reg_pp0_iter3_or_cond5_reg_657 => ap_reg_pp0_iter3_or_cond5_reg_657,
      \ap_reg_pp0_iter3_or_cond5_reg_657_reg[0]\ => ip_sobel_input_img_m_axi_U_n_44,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \b_reg0_reg[6]\(0) => ip_sobel_input_img_m_axi_U_n_87,
      \data_p2_reg[0]\ => ip_sobel_input_img_m_axi_U_n_50,
      exitcond_flatten_fu_168_p2 => exitcond_flatten_fu_168_p2,
      \exitcond_flatten_reg_613_reg[0]\ => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      exitcond_reg_622 => exitcond_reg_622,
      \exitcond_reg_622_reg[0]\ => ip_sobel_input_img_m_axi_U_n_89,
      \i_reg_120_reg[0]\(0) => i_reg_1200,
      \i_reg_120_reg[2]\ => \tmp_2_mid2_v_v_reg_646[5]_i_3_n_0\,
      indvar_flatten_next_reg_6170 => indvar_flatten_next_reg_6170,
      \indvar_flatten_next_reg_617_reg[2]\ => \j_mid2_reg_627[5]_i_5_n_0\,
      \input_img_addr_2_reg_705_reg[0]\(0) => input_img_addr_2_reg_705_reg0,
      \input_img_addr_2_reg_705_reg[11]\(11 downto 0) => \input_img_addr_2_reg_705_reg__0\(11 downto 0),
      \input_img_addr_3_rea_reg_751_reg[0]\(0) => I_RREADY3,
      \input_img_addr_3_rea_reg_751_reg[0]_0\ => ip_sobel_input_img_m_axi_U_n_30,
      \input_img_addr_3_reg_711_reg[0]\(0) => input_img_addr_3_reg_711_reg0,
      \input_img_addr_3_reg_711_reg[11]\(11 downto 0) => \input_img_addr_3_reg_711_reg__0\(11 downto 0),
      \input_img_addr_4_rea_reg_756_reg[7]\(0) => ip_sobel_input_img_m_axi_U_n_13,
      \input_img_addr_4_rea_reg_756_reg[7]_0\(7 downto 0) => input_img_RDATA(7 downto 0),
      \input_img_addr_4_reg_717_reg[0]\(0) => input_img_addr_4_reg_717_reg0,
      \input_img_addr_4_reg_717_reg[11]\(11 downto 0) => \input_img_addr_4_reg_717_reg__0\(11 downto 0),
      \input_img_addr_5_rea_reg_761_reg[7]\(0) => ip_sobel_input_img_m_axi_U_n_14,
      \input_img_addr_5_reg_728_reg[0]\(0) => input_img_addr_5_reg_728_reg0,
      \input_img_addr_5_reg_728_reg[11]\(11 downto 0) => \input_img_addr_5_reg_728_reg__0\(11 downto 0),
      \input_img_addr_7_reg_740_reg[0]\(0) => input_img_addr_7_reg_740_reg0,
      \input_img_addr_reg_674_reg[0]\(0) => tmp_10_1_reg_6800,
      \input_img_addr_reg_674_reg[11]\(11 downto 0) => data7(11 downto 0),
      \j_1_reg_694_reg[0]\(0) => j_1_reg_6940,
      \j_mid2_reg_627_reg[5]\ => ip_sobel_input_img_m_axi_U_n_18,
      \j_mid2_reg_627_reg[5]_0\(0) => ip_sobel_input_img_m_axi_U_n_47,
      \j_mid2_reg_627_reg[5]_1\(0) => ip_sobel_input_img_m_axi_U_n_88,
      m_axi_input_img_ARADDR(29 downto 0) => \^m_axi_input_img_araddr\(31 downto 2),
      \m_axi_input_img_ARLEN[3]\(3 downto 0) => \^m_axi_input_img_arlen\(3 downto 0),
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      m_axi_input_img_ARVALID => m_axi_input_img_ARVALID,
      m_axi_input_img_RLAST(32) => m_axi_input_img_RLAST,
      m_axi_input_img_RLAST(31 downto 0) => m_axi_input_img_RDATA(31 downto 0),
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      or_cond5_fu_255_p2 => or_cond5_fu_255_p2,
      or_cond5_reg_657 => or_cond5_reg_657,
      \or_cond5_reg_657_reg[0]\ => ip_sobel_input_img_m_axi_U_n_39,
      \or_cond5_reg_657_reg[0]_0\ => \input_img_addr_2_reg_705[11]_i_3_n_0\,
      output_img_AWREADY => output_img_AWREADY,
      output_img_BVALID => output_img_BVALID,
      output_img_WREADY => output_img_WREADY,
      p_1_in => p_1_in,
      pop0 => \bus_write/fifo_resp_to_user/pop0\,
      \reg_142_reg[0]\(0) => p_4_in,
      \reg_142_reg[0]_0\ => ip_sobel_input_img_m_axi_U_n_22,
      reg_1460 => reg_1460,
      s_ready_t_reg(0) => ip_sobel_input_img_m_axi_U_n_10,
      \tmp_10_2_reg_687_reg[0]\ => ip_sobel_output_img_m_axi_U_n_49,
      \tmp_10_2_reg_687_reg[10]\ => ip_sobel_output_img_m_axi_U_n_60,
      \tmp_10_2_reg_687_reg[11]\ => ip_sobel_output_img_m_axi_U_n_61,
      \tmp_10_2_reg_687_reg[1]\ => ip_sobel_output_img_m_axi_U_n_51,
      \tmp_10_2_reg_687_reg[2]\ => ip_sobel_output_img_m_axi_U_n_52,
      \tmp_10_2_reg_687_reg[3]\ => ip_sobel_output_img_m_axi_U_n_53,
      \tmp_10_2_reg_687_reg[4]\ => ip_sobel_output_img_m_axi_U_n_54,
      \tmp_10_2_reg_687_reg[5]\ => ip_sobel_output_img_m_axi_U_n_55,
      \tmp_10_2_reg_687_reg[6]\ => ip_sobel_output_img_m_axi_U_n_56,
      \tmp_10_2_reg_687_reg[7]\ => ip_sobel_output_img_m_axi_U_n_57,
      \tmp_10_2_reg_687_reg[8]\ => ip_sobel_output_img_m_axi_U_n_58,
      \tmp_10_2_reg_687_reg[9]\ => ip_sobel_output_img_m_axi_U_n_59,
      tmp_1_mid1_reg_641 => tmp_1_mid1_reg_641,
      \tmp_1_mid1_reg_641_reg[0]\ => ip_sobel_input_img_m_axi_U_n_90,
      \tmp_2_mid2_reg_661_reg[11]\(0) => ip_sobel_input_img_m_axi_U_n_48,
      \tmp_2_mid2_v_v_reg_646_reg[0]\(0) => tmp_2_mid2_v_v_reg_6460,
      \tmp_2_mid2_v_v_reg_646_reg[5]\ => \tmp_1_mid1_reg_641[0]_i_2_n_0\,
      \tmp_6_reg_813_reg[0]\(0) => tmp_6_reg_8130,
      tmp_8_reg_7860 => tmp_8_reg_7860,
      tmp_mid1_reg_636 => tmp_mid1_reg_636,
      \tmp_mid1_reg_636_reg[0]\ => ip_sobel_input_img_m_axi_U_n_91,
      tmp_s_reg_668(11 downto 0) => tmp_s_reg_668(11 downto 0),
      \x_dir_2_0_2_reg_766_reg[0]\(0) => tmp4_reg_7710
    );
ip_sobel_mul_6ns_bkb_U1: entity work.project_5_ip_sobel_0_0_ip_sobel_mul_6ns_bkb
     port map (
      E(0) => ip_sobel_input_img_m_axi_U_n_87,
      Q(5 downto 0) => tmp_2_mid2_v_v_reg_646(5 downto 0),
      ap_clk => ap_clk,
      \tmp_2_mid2_reg_661_reg[11]\(11 downto 0) => buff0(11 downto 0)
    );
ip_sobel_output_img_m_axi_U: entity work.project_5_ip_sobel_0_0_ip_sobel_output_img_m_axi
     port map (
      D(0) => ap_NS_fsm(7),
      E(0) => reg_1460,
      Q(7 downto 0) => tmp_6_reg_813(7 downto 0),
      WEA(0) => output_img_WVALID,
      \ap_CS_fsm_reg[4]\ => ip_sobel_input_img_m_axi_U_n_1,
      \ap_CS_fsm_reg[5]\ => ip_sobel_input_img_m_axi_U_n_22,
      \ap_CS_fsm_reg[7]\(3) => ap_CS_fsm_pp0_stage6,
      \ap_CS_fsm_reg[7]\(2) => ap_CS_fsm_pp0_stage5,
      \ap_CS_fsm_reg[7]\(1) => ap_CS_fsm_pp0_stage4,
      \ap_CS_fsm_reg[7]\(0) => ap_CS_fsm_pp0_stage3,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ip_sobel_input_img_m_axi_U_n_30,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ip_sobel_input_img_m_axi_U_n_33,
      ap_enable_reg_pp0_iter2_reg_0 => ip_sobel_input_img_m_axi_U_n_50,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg_n_0,
      ap_reg_ioackin_output_img_AWREADY => ap_reg_ioackin_output_img_AWREADY,
      ap_reg_ioackin_output_img_WREADY => ap_reg_ioackin_output_img_WREADY,
      ap_reg_pp0_iter1_or_cond5_reg_657 => ap_reg_pp0_iter1_or_cond5_reg_657,
      \ap_reg_pp0_iter1_or_cond5_reg_657_reg[0]\ => ip_sobel_input_img_m_axi_U_n_34,
      ap_reg_pp0_iter2_or_cond5_reg_657 => ap_reg_pp0_iter2_or_cond5_reg_657,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(11) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[11]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(10) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[10]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(9) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[9]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(8) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[8]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(7) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[7]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(6) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[6]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(5) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[5]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(4) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[4]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(3) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[3]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(2) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[2]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(1) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[1]\,
      \ap_reg_pp0_iter2_output_img_addr_reg_723_reg[11]\(0) => \ap_reg_pp0_iter2_output_img_addr_reg_723_reg_n_0_[0]\,
      ap_reg_pp0_iter3_or_cond5_reg_657 => ap_reg_pp0_iter3_or_cond5_reg_657,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p2_reg[0]\ => ip_sobel_output_img_m_axi_U_n_49,
      \data_p2_reg[0]_0\ => ip_sobel_output_img_m_axi_U_n_50,
      \data_p2_reg[0]_1\ => ip_sobel_output_img_m_axi_U_n_62,
      \data_p2_reg[10]\ => ip_sobel_output_img_m_axi_U_n_60,
      \data_p2_reg[11]\ => ip_sobel_output_img_m_axi_U_n_61,
      \data_p2_reg[1]\ => ip_sobel_output_img_m_axi_U_n_51,
      \data_p2_reg[2]\ => ip_sobel_output_img_m_axi_U_n_52,
      \data_p2_reg[3]\ => ip_sobel_output_img_m_axi_U_n_53,
      \data_p2_reg[4]\ => ip_sobel_output_img_m_axi_U_n_54,
      \data_p2_reg[5]\ => ip_sobel_output_img_m_axi_U_n_55,
      \data_p2_reg[6]\ => ip_sobel_output_img_m_axi_U_n_56,
      \data_p2_reg[7]\ => ip_sobel_output_img_m_axi_U_n_57,
      \data_p2_reg[8]\ => ip_sobel_output_img_m_axi_U_n_58,
      \data_p2_reg[9]\ => ip_sobel_output_img_m_axi_U_n_59,
      \input_img_addr_7_reg_740_reg[11]\(11 downto 0) => \input_img_addr_7_reg_740_reg__0\(11 downto 0),
      m_axi_output_img_AWADDR(29 downto 0) => \^m_axi_output_img_awaddr\(31 downto 2),
      \m_axi_output_img_AWLEN[3]\(3 downto 0) => \^m_axi_output_img_awlen\(3 downto 0),
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_AWVALID => m_axi_output_img_AWVALID,
      m_axi_output_img_BREADY => m_axi_output_img_BREADY,
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RVALID => m_axi_output_img_RVALID,
      m_axi_output_img_WDATA(31 downto 0) => m_axi_output_img_WDATA(31 downto 0),
      m_axi_output_img_WLAST => m_axi_output_img_WLAST,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => m_axi_output_img_WSTRB(3 downto 0),
      m_axi_output_img_WVALID => m_axi_output_img_WVALID,
      output_img_AWREADY => output_img_AWREADY,
      output_img_BVALID => output_img_BVALID,
      output_img_WREADY => output_img_WREADY,
      pop0 => \bus_write/fifo_resp_to_user/pop0\,
      \reg_146_reg[0]\ => ip_sobel_output_img_m_axi_U_n_47,
      \state_reg[0]\(0) => ip_sobel_input_img_m_axi_U_n_10,
      \tmp_10_2_reg_687_reg[11]\(11 downto 0) => tmp_10_2_reg_687(11 downto 0)
    );
\j_1_reg_694[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[0]\,
      O => j_1_fu_318_p2(0)
    );
\j_1_reg_694[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[0]\,
      I1 => \j_mid2_reg_627_reg_n_0_[1]\,
      O => j_1_fu_318_p2(1)
    );
\j_1_reg_694[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[2]\,
      I1 => \j_mid2_reg_627_reg_n_0_[0]\,
      I2 => \j_mid2_reg_627_reg_n_0_[1]\,
      O => j_1_fu_318_p2(2)
    );
\j_1_reg_694[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[3]\,
      I1 => \j_mid2_reg_627_reg_n_0_[0]\,
      I2 => \j_mid2_reg_627_reg_n_0_[1]\,
      I3 => \j_mid2_reg_627_reg_n_0_[2]\,
      O => j_1_fu_318_p2(3)
    );
\j_1_reg_694[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[4]\,
      I1 => \j_mid2_reg_627_reg_n_0_[2]\,
      I2 => \j_mid2_reg_627_reg_n_0_[1]\,
      I3 => \j_mid2_reg_627_reg_n_0_[0]\,
      I4 => \j_mid2_reg_627_reg_n_0_[3]\,
      O => j_1_fu_318_p2(4)
    );
\j_1_reg_694[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[5]\,
      I1 => \j_mid2_reg_627_reg_n_0_[3]\,
      I2 => \j_mid2_reg_627_reg_n_0_[0]\,
      I3 => \j_mid2_reg_627_reg_n_0_[1]\,
      I4 => \j_mid2_reg_627_reg_n_0_[2]\,
      I5 => \j_mid2_reg_627_reg_n_0_[4]\,
      O => j_1_fu_318_p2(5)
    );
\j_1_reg_694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_6940,
      D => j_1_fu_318_p2(0),
      Q => j_1_reg_694(0),
      R => '0'
    );
\j_1_reg_694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_6940,
      D => j_1_fu_318_p2(1),
      Q => j_1_reg_694(1),
      R => '0'
    );
\j_1_reg_694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_6940,
      D => j_1_fu_318_p2(2),
      Q => j_1_reg_694(2),
      R => '0'
    );
\j_1_reg_694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_6940,
      D => j_1_fu_318_p2(3),
      Q => j_1_reg_694(3),
      R => '0'
    );
\j_1_reg_694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_6940,
      D => j_1_fu_318_p2(4),
      Q => j_1_reg_694(4),
      R => '0'
    );
\j_1_reg_694_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_6940,
      D => j_1_fu_318_p2(5),
      Q => j_1_reg_694(5),
      R => '0'
    );
\j_mid2_reg_627[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => j_reg_131(0),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_1_reg_694(0),
      O => j_phi_fu_135_p4(0)
    );
\j_mid2_reg_627[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => j_reg_131(1),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_1_reg_694(1),
      O => j_phi_fu_135_p4(1)
    );
\j_mid2_reg_627[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => j_reg_131(2),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_1_reg_694(2),
      O => j_phi_fu_135_p4(2)
    );
\j_mid2_reg_627[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => j_reg_131(3),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_1_reg_694(3),
      O => j_phi_fu_135_p4(3)
    );
\j_mid2_reg_627[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => j_reg_131(4),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_1_reg_694(4),
      O => j_phi_fu_135_p4(4)
    );
\j_mid2_reg_627[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(11),
      O => \j_mid2_reg_627[5]_i_10_n_0\
    );
\j_mid2_reg_627[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \exitcond_flatten_reg_613[0]_i_10_n_0\,
      I1 => indvar_flatten_next_reg_617_reg(9),
      I2 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I3 => indvar_flatten_reg_109(9),
      I4 => \j_mid2_reg_627[5]_i_13_n_0\,
      I5 => \exitcond_flatten_reg_613[0]_i_3_n_0\,
      O => \j_mid2_reg_627[5]_i_11_n_0\
    );
\j_mid2_reg_627[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2EEF3FF"
    )
        port map (
      I0 => j_reg_131(2),
      I1 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I2 => j_1_reg_694(2),
      I3 => j_1_reg_694(4),
      I4 => j_reg_131(4),
      I5 => \j_mid2_reg_627[5]_i_14_n_0\,
      O => \j_mid2_reg_627[5]_i_12_n_0\
    );
\j_mid2_reg_627[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(10),
      O => \j_mid2_reg_627[5]_i_13_n_0\
    );
\j_mid2_reg_627[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFFFCF"
    )
        port map (
      I0 => j_1_reg_694(0),
      I1 => j_reg_131(0),
      I2 => j_reg_131(5),
      I3 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I4 => j_1_reg_694(5),
      O => \j_mid2_reg_627[5]_i_14_n_0\
    );
\j_mid2_reg_627[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => j_reg_131(5),
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_1_reg_694(5),
      O => j_phi_fu_135_p4(5)
    );
\j_mid2_reg_627[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \j_mid2_reg_627[5]_i_7_n_0\,
      I1 => \j_mid2_reg_627[5]_i_8_n_0\,
      I2 => \j_mid2_reg_627[5]_i_9_n_0\,
      I3 => \j_mid2_reg_627[5]_i_10_n_0\,
      I4 => \exitcond_flatten_reg_613[0]_i_5_n_0\,
      I5 => \j_mid2_reg_627[5]_i_11_n_0\,
      O => \j_mid2_reg_627[5]_i_5_n_0\
    );
\j_mid2_reg_627[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001D0C1100"
    )
        port map (
      I0 => j_reg_131(3),
      I1 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I2 => j_1_reg_694(3),
      I3 => j_reg_131(1),
      I4 => j_1_reg_694(1),
      I5 => \j_mid2_reg_627[5]_i_12_n_0\,
      O => p_1_in
    );
\j_mid2_reg_627[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF757F"
    )
        port map (
      I0 => \exitcond_flatten_reg_613[0]_i_4_n_0\,
      I1 => indvar_flatten_next_reg_617_reg(2),
      I2 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I3 => indvar_flatten_reg_109(2),
      I4 => \exitcond_flatten_reg_613[0]_i_9_n_0\,
      I5 => \exitcond_flatten_reg_613[0]_i_8_n_0\,
      O => \j_mid2_reg_627[5]_i_7_n_0\
    );
\j_mid2_reg_627[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(5),
      O => \j_mid2_reg_627[5]_i_8_n_0\
    );
\j_mid2_reg_627[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => indvar_flatten_next_reg_617_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I4 => indvar_flatten_reg_109(3),
      O => \j_mid2_reg_627[5]_i_9_n_0\
    );
\j_mid2_reg_627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_47,
      D => j_phi_fu_135_p4(0),
      Q => \j_mid2_reg_627_reg_n_0_[0]\,
      R => ip_sobel_input_img_m_axi_U_n_88
    );
\j_mid2_reg_627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_47,
      D => j_phi_fu_135_p4(1),
      Q => \j_mid2_reg_627_reg_n_0_[1]\,
      R => ip_sobel_input_img_m_axi_U_n_88
    );
\j_mid2_reg_627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_47,
      D => j_phi_fu_135_p4(2),
      Q => \j_mid2_reg_627_reg_n_0_[2]\,
      R => ip_sobel_input_img_m_axi_U_n_88
    );
\j_mid2_reg_627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_47,
      D => j_phi_fu_135_p4(3),
      Q => \j_mid2_reg_627_reg_n_0_[3]\,
      R => ip_sobel_input_img_m_axi_U_n_88
    );
\j_mid2_reg_627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_47,
      D => j_phi_fu_135_p4(4),
      Q => \j_mid2_reg_627_reg_n_0_[4]\,
      R => ip_sobel_input_img_m_axi_U_n_88
    );
\j_mid2_reg_627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_47,
      D => j_phi_fu_135_p4(5),
      Q => \j_mid2_reg_627_reg_n_0_[5]\,
      R => ip_sobel_input_img_m_axi_U_n_88
    );
\j_reg_131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => j_1_reg_694(0),
      Q => j_reg_131(0),
      R => i_reg_120
    );
\j_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => j_1_reg_694(1),
      Q => j_reg_131(1),
      R => i_reg_120
    );
\j_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => j_1_reg_694(2),
      Q => j_reg_131(2),
      R => i_reg_120
    );
\j_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => j_1_reg_694(3),
      Q => j_reg_131(3),
      R => i_reg_120
    );
\j_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => j_1_reg_694(4),
      Q => j_reg_131(4),
      R => i_reg_120
    );
\j_reg_131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => j_1_reg_694(5),
      Q => j_reg_131(5),
      R => i_reg_120
    );
\or_cond5_reg_657[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8800F000"
    )
        port map (
      I0 => tmp_mid1_reg_636,
      I1 => tmp_1_mid1_reg_641,
      I2 => tmp1_reg_608,
      I3 => \or_cond5_reg_657[0]_i_3_n_0\,
      I4 => exitcond_reg_622,
      O => or_cond5_fu_255_p2
    );
\or_cond5_reg_657[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557FFFFFFFE"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[5]\,
      I1 => \j_mid2_reg_627_reg_n_0_[3]\,
      I2 => \j_mid2_reg_627_reg_n_0_[0]\,
      I3 => \j_mid2_reg_627_reg_n_0_[1]\,
      I4 => \j_mid2_reg_627_reg_n_0_[2]\,
      I5 => \j_mid2_reg_627_reg_n_0_[4]\,
      O => \or_cond5_reg_657[0]_i_3_n_0\
    );
\or_cond5_reg_657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_39,
      Q => or_cond5_reg_657,
      R => '0'
    );
\output_img_addr_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_s_reg_668(0),
      Q => \output_img_addr_reg_723_reg__0\(0),
      R => '0'
    );
\output_img_addr_reg_723_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(10),
      Q => \output_img_addr_reg_723_reg__0\(10),
      R => '0'
    );
\output_img_addr_reg_723_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(11),
      Q => \output_img_addr_reg_723_reg__0\(11),
      R => '0'
    );
\output_img_addr_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(1),
      Q => \output_img_addr_reg_723_reg__0\(1),
      R => '0'
    );
\output_img_addr_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(2),
      Q => \output_img_addr_reg_723_reg__0\(2),
      R => '0'
    );
\output_img_addr_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(3),
      Q => \output_img_addr_reg_723_reg__0\(3),
      R => '0'
    );
\output_img_addr_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(4),
      Q => \output_img_addr_reg_723_reg__0\(4),
      R => '0'
    );
\output_img_addr_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(5),
      Q => \output_img_addr_reg_723_reg__0\(5),
      R => '0'
    );
\output_img_addr_reg_723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(6),
      Q => \output_img_addr_reg_723_reg__0\(6),
      R => '0'
    );
\output_img_addr_reg_723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(7),
      Q => \output_img_addr_reg_723_reg__0\(7),
      R => '0'
    );
\output_img_addr_reg_723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(8),
      Q => \output_img_addr_reg_723_reg__0\(8),
      R => '0'
    );
\output_img_addr_reg_723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => input_img_addr_4_reg_717_reg0,
      D => tmp_10_1_reg_680(9),
      Q => \output_img_addr_reg_723_reg__0\(9),
      R => '0'
    );
\reg_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(0),
      Q => reg_142(0),
      R => '0'
    );
\reg_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(1),
      Q => reg_142(1),
      R => '0'
    );
\reg_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(2),
      Q => reg_142(2),
      R => '0'
    );
\reg_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(3),
      Q => reg_142(3),
      R => '0'
    );
\reg_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(4),
      Q => reg_142(4),
      R => '0'
    );
\reg_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(5),
      Q => reg_142(5),
      R => '0'
    );
\reg_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(6),
      Q => reg_142(6),
      R => '0'
    );
\reg_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_4_in,
      D => input_img_RDATA(7),
      Q => reg_142(7),
      R => '0'
    );
\reg_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(0),
      Q => reg_146(0),
      R => '0'
    );
\reg_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(1),
      Q => reg_146(1),
      R => '0'
    );
\reg_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(2),
      Q => reg_146(2),
      R => '0'
    );
\reg_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(3),
      Q => reg_146(3),
      R => '0'
    );
\reg_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(4),
      Q => reg_146(4),
      R => '0'
    );
\reg_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(5),
      Q => reg_146(5),
      R => '0'
    );
\reg_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(6),
      Q => reg_146(6),
      R => '0'
    );
\reg_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1460,
      D => input_img_RDATA(7),
      Q => reg_146(7),
      R => '0'
    );
\tmp1_reg_608[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_646[2]_i_3_n_0\,
      I1 => \tmp_2_mid2_v_v_reg_646[2]_i_2_n_0\,
      I2 => \tmp_2_mid2_v_v_reg_646[3]_i_3_n_0\,
      I3 => \tmp1_reg_608[0]_i_3_n_0\,
      I4 => \tmp_2_mid2_v_v_reg_646[5]_i_5_n_0\,
      I5 => \tmp1_reg_608[0]_i_4_n_0\,
      O => tmp1_fu_162_p2
    );
\tmp1_reg_608[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_reg_120_reg_n_0_[3]\,
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_2_mid2_v_v_reg_646(3),
      O => \tmp1_reg_608[0]_i_3_n_0\
    );
\tmp1_reg_608[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_reg_120_reg_n_0_[4]\,
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_2_mid2_v_v_reg_646(4),
      O => \tmp1_reg_608[0]_i_4_n_0\
    );
\tmp1_reg_608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_43_in,
      D => tmp1_fu_162_p2,
      Q => tmp1_reg_608,
      R => '0'
    );
\tmp4_reg_771[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(3),
      I1 => input_img_addr_2_rea_reg_746(3),
      O => \tmp4_reg_771[3]_i_2_n_0\
    );
\tmp4_reg_771[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(2),
      I1 => input_img_addr_2_rea_reg_746(2),
      O => \tmp4_reg_771[3]_i_3_n_0\
    );
\tmp4_reg_771[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(1),
      I1 => input_img_addr_2_rea_reg_746(1),
      O => \tmp4_reg_771[3]_i_4_n_0\
    );
\tmp4_reg_771[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(0),
      I1 => input_img_addr_2_rea_reg_746(0),
      O => \tmp4_reg_771[3]_i_5_n_0\
    );
\tmp4_reg_771[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(7),
      I1 => input_img_addr_2_rea_reg_746(7),
      O => \tmp4_reg_771[7]_i_2_n_0\
    );
\tmp4_reg_771[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(6),
      I1 => input_img_addr_2_rea_reg_746(6),
      O => \tmp4_reg_771[7]_i_3_n_0\
    );
\tmp4_reg_771[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(5),
      I1 => input_img_addr_2_rea_reg_746(5),
      O => \tmp4_reg_771[7]_i_4_n_0\
    );
\tmp4_reg_771[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_142(4),
      I1 => input_img_addr_2_rea_reg_746(4),
      O => \tmp4_reg_771[7]_i_5_n_0\
    );
\tmp4_reg_771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(0),
      Q => tmp4_reg_771(0),
      R => '0'
    );
\tmp4_reg_771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(1),
      Q => tmp4_reg_771(1),
      R => '0'
    );
\tmp4_reg_771_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(2),
      Q => tmp4_reg_771(2),
      R => '0'
    );
\tmp4_reg_771_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(3),
      Q => tmp4_reg_771(3),
      R => '0'
    );
\tmp4_reg_771_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_reg_771_reg[3]_i_1_n_0\,
      CO(2) => \tmp4_reg_771_reg[3]_i_1_n_1\,
      CO(1) => \tmp4_reg_771_reg[3]_i_1_n_2\,
      CO(0) => \tmp4_reg_771_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_142(3 downto 0),
      O(3 downto 0) => tmp4_fu_440_p2(3 downto 0),
      S(3) => \tmp4_reg_771[3]_i_2_n_0\,
      S(2) => \tmp4_reg_771[3]_i_3_n_0\,
      S(1) => \tmp4_reg_771[3]_i_4_n_0\,
      S(0) => \tmp4_reg_771[3]_i_5_n_0\
    );
\tmp4_reg_771_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(4),
      Q => tmp4_reg_771(4),
      R => '0'
    );
\tmp4_reg_771_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(5),
      Q => tmp4_reg_771(5),
      R => '0'
    );
\tmp4_reg_771_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(6),
      Q => tmp4_reg_771(6),
      R => '0'
    );
\tmp4_reg_771_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(7),
      Q => tmp4_reg_771(7),
      R => '0'
    );
\tmp4_reg_771_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_771_reg[3]_i_1_n_0\,
      CO(3) => \tmp4_reg_771_reg[7]_i_1_n_0\,
      CO(2) => \tmp4_reg_771_reg[7]_i_1_n_1\,
      CO(1) => \tmp4_reg_771_reg[7]_i_1_n_2\,
      CO(0) => \tmp4_reg_771_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_142(7 downto 4),
      O(3 downto 0) => tmp4_fu_440_p2(7 downto 4),
      S(3) => \tmp4_reg_771[7]_i_2_n_0\,
      S(2) => \tmp4_reg_771[7]_i_3_n_0\,
      S(1) => \tmp4_reg_771[7]_i_4_n_0\,
      S(0) => \tmp4_reg_771[7]_i_5_n_0\
    );
\tmp4_reg_771_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => tmp4_fu_440_p2(8),
      Q => tmp4_reg_771(8),
      R => '0'
    );
\tmp4_reg_771_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_771_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp4_reg_771_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp4_fu_440_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp4_reg_771_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_10_1_reg_680[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(11),
      O => \tmp_10_1_reg_680[11]_i_3_n_0\
    );
\tmp_10_1_reg_680[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(10),
      O => \tmp_10_1_reg_680[11]_i_4_n_0\
    );
\tmp_10_1_reg_680[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(9),
      O => \tmp_10_1_reg_680[11]_i_5_n_0\
    );
\tmp_10_1_reg_680[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(8),
      O => \tmp_10_1_reg_680[11]_i_6_n_0\
    );
\tmp_10_1_reg_680[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[3]\,
      I1 => tmp_2_mid2_reg_661(3),
      O => \tmp_10_1_reg_680[3]_i_2_n_0\
    );
\tmp_10_1_reg_680[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[2]\,
      I1 => tmp_2_mid2_reg_661(2),
      O => \tmp_10_1_reg_680[3]_i_3_n_0\
    );
\tmp_10_1_reg_680[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[1]\,
      I1 => tmp_2_mid2_reg_661(1),
      O => \tmp_10_1_reg_680[3]_i_4_n_0\
    );
\tmp_10_1_reg_680[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[0]\,
      I1 => tmp_2_mid2_reg_661(0),
      O => \tmp_10_1_reg_680[3]_i_5_n_0\
    );
\tmp_10_1_reg_680[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(7),
      O => \tmp_10_1_reg_680[7]_i_2_n_0\
    );
\tmp_10_1_reg_680[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(6),
      O => \tmp_10_1_reg_680[7]_i_3_n_0\
    );
\tmp_10_1_reg_680[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[5]\,
      I1 => tmp_2_mid2_reg_661(5),
      O => \tmp_10_1_reg_680[7]_i_4_n_0\
    );
\tmp_10_1_reg_680[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[4]\,
      I1 => tmp_2_mid2_reg_661(4),
      O => \tmp_10_1_reg_680[7]_i_5_n_0\
    );
\tmp_10_1_reg_680_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(10),
      Q => tmp_10_1_reg_680(10),
      R => '0'
    );
\tmp_10_1_reg_680_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(11),
      Q => tmp_10_1_reg_680(11),
      R => '0'
    );
\tmp_10_1_reg_680_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_680_reg[7]_i_1_n_0\,
      CO(3) => \NLW_tmp_10_1_reg_680_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_10_1_reg_680_reg[11]_i_2_n_1\,
      CO(1) => \tmp_10_1_reg_680_reg[11]_i_2_n_2\,
      CO(0) => \tmp_10_1_reg_680_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_10_1_fu_298_p2(11 downto 8),
      S(3) => \tmp_10_1_reg_680[11]_i_3_n_0\,
      S(2) => \tmp_10_1_reg_680[11]_i_4_n_0\,
      S(1) => \tmp_10_1_reg_680[11]_i_5_n_0\,
      S(0) => \tmp_10_1_reg_680[11]_i_6_n_0\
    );
\tmp_10_1_reg_680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(1),
      Q => tmp_10_1_reg_680(1),
      R => '0'
    );
\tmp_10_1_reg_680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(2),
      Q => tmp_10_1_reg_680(2),
      R => '0'
    );
\tmp_10_1_reg_680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(3),
      Q => tmp_10_1_reg_680(3),
      R => '0'
    );
\tmp_10_1_reg_680_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_1_reg_680_reg[3]_i_1_n_0\,
      CO(2) => \tmp_10_1_reg_680_reg[3]_i_1_n_1\,
      CO(1) => \tmp_10_1_reg_680_reg[3]_i_1_n_2\,
      CO(0) => \tmp_10_1_reg_680_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \j_mid2_reg_627_reg_n_0_[3]\,
      DI(2) => \j_mid2_reg_627_reg_n_0_[2]\,
      DI(1) => \j_mid2_reg_627_reg_n_0_[1]\,
      DI(0) => \j_mid2_reg_627_reg_n_0_[0]\,
      O(3 downto 1) => tmp_10_1_fu_298_p2(3 downto 1),
      O(0) => tmp_10_2_fu_313_p2(0),
      S(3) => \tmp_10_1_reg_680[3]_i_2_n_0\,
      S(2) => \tmp_10_1_reg_680[3]_i_3_n_0\,
      S(1) => \tmp_10_1_reg_680[3]_i_4_n_0\,
      S(0) => \tmp_10_1_reg_680[3]_i_5_n_0\
    );
\tmp_10_1_reg_680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(4),
      Q => tmp_10_1_reg_680(4),
      R => '0'
    );
\tmp_10_1_reg_680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(5),
      Q => tmp_10_1_reg_680(5),
      R => '0'
    );
\tmp_10_1_reg_680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(6),
      Q => tmp_10_1_reg_680(6),
      R => '0'
    );
\tmp_10_1_reg_680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(7),
      Q => tmp_10_1_reg_680(7),
      R => '0'
    );
\tmp_10_1_reg_680_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_1_reg_680_reg[3]_i_1_n_0\,
      CO(3) => \tmp_10_1_reg_680_reg[7]_i_1_n_0\,
      CO(2) => \tmp_10_1_reg_680_reg[7]_i_1_n_1\,
      CO(1) => \tmp_10_1_reg_680_reg[7]_i_1_n_2\,
      CO(0) => \tmp_10_1_reg_680_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \j_mid2_reg_627_reg_n_0_[5]\,
      DI(0) => \j_mid2_reg_627_reg_n_0_[4]\,
      O(3 downto 0) => tmp_10_1_fu_298_p2(7 downto 4),
      S(3) => \tmp_10_1_reg_680[7]_i_2_n_0\,
      S(2) => \tmp_10_1_reg_680[7]_i_3_n_0\,
      S(1) => \tmp_10_1_reg_680[7]_i_4_n_0\,
      S(0) => \tmp_10_1_reg_680[7]_i_5_n_0\
    );
\tmp_10_1_reg_680_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(8),
      Q => tmp_10_1_reg_680(8),
      R => '0'
    );
\tmp_10_1_reg_680_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(9),
      Q => tmp_10_1_reg_680(9),
      R => '0'
    );
\tmp_10_2_reg_687[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(11),
      O => \tmp_10_2_reg_687[11]_i_2_n_0\
    );
\tmp_10_2_reg_687[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(10),
      O => \tmp_10_2_reg_687[11]_i_3_n_0\
    );
\tmp_10_2_reg_687[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(9),
      O => \tmp_10_2_reg_687[11]_i_4_n_0\
    );
\tmp_10_2_reg_687[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(8),
      O => \tmp_10_2_reg_687[11]_i_5_n_0\
    );
\tmp_10_2_reg_687[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(2),
      I1 => \j_mid2_reg_627_reg_n_0_[2]\,
      O => \tmp_10_2_reg_687[3]_i_2_n_0\
    );
\tmp_10_2_reg_687[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[2]\,
      I1 => tmp_2_mid2_reg_661(2),
      I2 => tmp_2_mid2_reg_661(3),
      I3 => \j_mid2_reg_627_reg_n_0_[3]\,
      O => \tmp_10_2_reg_687[3]_i_3_n_0\
    );
\tmp_10_2_reg_687[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(1),
      I1 => tmp_2_mid2_reg_661(2),
      I2 => \j_mid2_reg_627_reg_n_0_[2]\,
      O => \tmp_10_2_reg_687[3]_i_4_n_0\
    );
\tmp_10_2_reg_687[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(1),
      I1 => \j_mid2_reg_627_reg_n_0_[1]\,
      O => \tmp_10_2_reg_687[3]_i_5_n_0\
    );
\tmp_10_2_reg_687[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[0]\,
      I1 => tmp_2_mid2_reg_661(0),
      O => \tmp_10_2_reg_687[3]_i_6_n_0\
    );
\tmp_10_2_reg_687[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(4),
      I1 => \j_mid2_reg_627_reg_n_0_[4]\,
      O => \tmp_10_2_reg_687[7]_i_2_n_0\
    );
\tmp_10_2_reg_687[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(4),
      I1 => \j_mid2_reg_627_reg_n_0_[4]\,
      O => \tmp_10_2_reg_687[7]_i_3_n_0\
    );
\tmp_10_2_reg_687[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(7),
      O => \tmp_10_2_reg_687[7]_i_4_n_0\
    );
\tmp_10_2_reg_687[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[5]\,
      I1 => tmp_2_mid2_reg_661(5),
      I2 => tmp_2_mid2_reg_661(6),
      O => \tmp_10_2_reg_687[7]_i_5_n_0\
    );
\tmp_10_2_reg_687[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[4]\,
      I1 => tmp_2_mid2_reg_661(4),
      I2 => tmp_2_mid2_reg_661(5),
      I3 => \j_mid2_reg_627_reg_n_0_[5]\,
      O => \tmp_10_2_reg_687[7]_i_6_n_0\
    );
\tmp_10_2_reg_687[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(4),
      I1 => \j_mid2_reg_627_reg_n_0_[4]\,
      I2 => \j_mid2_reg_627_reg_n_0_[3]\,
      I3 => tmp_2_mid2_reg_661(3),
      O => \tmp_10_2_reg_687[7]_i_7_n_0\
    );
\tmp_10_2_reg_687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(0),
      Q => tmp_10_2_reg_687(0),
      R => '0'
    );
\tmp_10_2_reg_687_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(10),
      Q => tmp_10_2_reg_687(10),
      R => '0'
    );
\tmp_10_2_reg_687_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(11),
      Q => tmp_10_2_reg_687(11),
      R => '0'
    );
\tmp_10_2_reg_687_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_687_reg[7]_i_1_n_0\,
      CO(3) => \NLW_tmp_10_2_reg_687_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_10_2_reg_687_reg[11]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_687_reg[11]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_687_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp_10_2_fu_313_p2(11 downto 8),
      S(3) => \tmp_10_2_reg_687[11]_i_2_n_0\,
      S(2) => \tmp_10_2_reg_687[11]_i_3_n_0\,
      S(1) => \tmp_10_2_reg_687[11]_i_4_n_0\,
      S(0) => \tmp_10_2_reg_687[11]_i_5_n_0\
    );
\tmp_10_2_reg_687_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(1),
      Q => tmp_10_2_reg_687(1),
      R => '0'
    );
\tmp_10_2_reg_687_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(2),
      Q => tmp_10_2_reg_687(2),
      R => '0'
    );
\tmp_10_2_reg_687_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(3),
      Q => tmp_10_2_reg_687(3),
      R => '0'
    );
\tmp_10_2_reg_687_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_10_2_reg_687_reg[3]_i_1_n_0\,
      CO(2) => \tmp_10_2_reg_687_reg[3]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_687_reg[3]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_687_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_10_2_reg_687[3]_i_2_n_0\,
      DI(2) => tmp_2_mid2_reg_661(1),
      DI(1) => \j_mid2_reg_627_reg_n_0_[1]\,
      DI(0) => \j_mid2_reg_627_reg_n_0_[0]\,
      O(3 downto 1) => tmp_10_2_fu_313_p2(3 downto 1),
      O(0) => \NLW_tmp_10_2_reg_687_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_10_2_reg_687[3]_i_3_n_0\,
      S(2) => \tmp_10_2_reg_687[3]_i_4_n_0\,
      S(1) => \tmp_10_2_reg_687[3]_i_5_n_0\,
      S(0) => \tmp_10_2_reg_687[3]_i_6_n_0\
    );
\tmp_10_2_reg_687_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(4),
      Q => tmp_10_2_reg_687(4),
      R => '0'
    );
\tmp_10_2_reg_687_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(5),
      Q => tmp_10_2_reg_687(5),
      R => '0'
    );
\tmp_10_2_reg_687_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(6),
      Q => tmp_10_2_reg_687(6),
      R => '0'
    );
\tmp_10_2_reg_687_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(7),
      Q => tmp_10_2_reg_687(7),
      R => '0'
    );
\tmp_10_2_reg_687_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_10_2_reg_687_reg[3]_i_1_n_0\,
      CO(3) => \tmp_10_2_reg_687_reg[7]_i_1_n_0\,
      CO(2) => \tmp_10_2_reg_687_reg[7]_i_1_n_1\,
      CO(1) => \tmp_10_2_reg_687_reg[7]_i_1_n_2\,
      CO(0) => \tmp_10_2_reg_687_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_2_mid2_reg_661(6),
      DI(1) => \tmp_10_2_reg_687[7]_i_2_n_0\,
      DI(0) => \tmp_10_2_reg_687[7]_i_3_n_0\,
      O(3 downto 0) => tmp_10_2_fu_313_p2(7 downto 4),
      S(3) => \tmp_10_2_reg_687[7]_i_4_n_0\,
      S(2) => \tmp_10_2_reg_687[7]_i_5_n_0\,
      S(1) => \tmp_10_2_reg_687[7]_i_6_n_0\,
      S(0) => \tmp_10_2_reg_687[7]_i_7_n_0\
    );
\tmp_10_2_reg_687_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(8),
      Q => tmp_10_2_reg_687(8),
      R => '0'
    );
\tmp_10_2_reg_687_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_2_fu_313_p2(9),
      Q => tmp_10_2_reg_687(9),
      R => '0'
    );
\tmp_12_reg_802[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_142(1),
      I1 => reg_146(2),
      I2 => y_dir_2_2_reg_781(2),
      O => \tmp_12_reg_802[3]_i_2_n_0\
    );
\tmp_12_reg_802[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_142(0),
      I1 => reg_146(1),
      I2 => y_dir_2_2_reg_781(1),
      O => \tmp_12_reg_802[3]_i_3_n_0\
    );
\tmp_12_reg_802[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => y_dir_2_2_reg_781(0),
      I1 => reg_146(0),
      O => \tmp_12_reg_802[3]_i_4_n_0\
    );
\tmp_12_reg_802[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(0),
      I1 => y_dir_2_2_reg_781(0),
      O => \tmp_12_reg_802[3]_i_5_n_0\
    );
\tmp_12_reg_802[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_142(2),
      I1 => reg_146(3),
      I2 => y_dir_2_2_reg_781(3),
      I3 => \tmp_12_reg_802[3]_i_2_n_0\,
      O => \tmp_12_reg_802[3]_i_6_n_0\
    );
\tmp_12_reg_802[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_142(1),
      I1 => reg_146(2),
      I2 => y_dir_2_2_reg_781(2),
      I3 => \tmp_12_reg_802[3]_i_3_n_0\,
      O => \tmp_12_reg_802[3]_i_7_n_0\
    );
\tmp_12_reg_802[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_142(0),
      I1 => reg_146(1),
      I2 => y_dir_2_2_reg_781(1),
      I3 => \tmp_12_reg_802[3]_i_4_n_0\,
      O => \tmp_12_reg_802[3]_i_8_n_0\
    );
\tmp_12_reg_802[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_dir_2_2_reg_781(0),
      I1 => reg_146(0),
      O => \tmp_12_reg_802[3]_i_9_n_0\
    );
\tmp_12_reg_802[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_142(3),
      I1 => reg_146(4),
      I2 => y_dir_2_2_reg_781(4),
      I3 => \tmp_12_reg_802[7]_i_6_n_0\,
      O => \tmp_12_reg_802[7]_i_10_n_0\
    );
\tmp_12_reg_802[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_142(5),
      I1 => reg_146(6),
      I2 => y_dir_2_2_reg_781(6),
      O => \tmp_12_reg_802[7]_i_3_n_0\
    );
\tmp_12_reg_802[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_142(4),
      I1 => reg_146(5),
      I2 => y_dir_2_2_reg_781(5),
      O => \tmp_12_reg_802[7]_i_4_n_0\
    );
\tmp_12_reg_802[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_142(3),
      I1 => reg_146(4),
      I2 => y_dir_2_2_reg_781(4),
      O => \tmp_12_reg_802[7]_i_5_n_0\
    );
\tmp_12_reg_802[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => reg_142(2),
      I1 => reg_146(3),
      I2 => y_dir_2_2_reg_781(3),
      O => \tmp_12_reg_802[7]_i_6_n_0\
    );
\tmp_12_reg_802[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_12_reg_802[7]_i_3_n_0\,
      I1 => reg_146(7),
      I2 => reg_142(6),
      I3 => y_dir_2_2_reg_781(7),
      O => \tmp_12_reg_802[7]_i_7_n_0\
    );
\tmp_12_reg_802[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_142(5),
      I1 => reg_146(6),
      I2 => y_dir_2_2_reg_781(6),
      I3 => \tmp_12_reg_802[7]_i_4_n_0\,
      O => \tmp_12_reg_802[7]_i_8_n_0\
    );
\tmp_12_reg_802[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => reg_142(4),
      I1 => reg_146(5),
      I2 => y_dir_2_2_reg_781(5),
      I3 => \tmp_12_reg_802[7]_i_5_n_0\,
      O => \tmp_12_reg_802[7]_i_9_n_0\
    );
\tmp_12_reg_802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(0),
      Q => tmp_12_reg_802(0),
      R => '0'
    );
\tmp_12_reg_802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(1),
      Q => tmp_12_reg_802(1),
      R => '0'
    );
\tmp_12_reg_802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(2),
      Q => tmp_12_reg_802(2),
      R => '0'
    );
\tmp_12_reg_802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(3),
      Q => tmp_12_reg_802(3),
      R => '0'
    );
\tmp_12_reg_802_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_802_reg[3]_i_1_n_0\,
      CO(2) => \tmp_12_reg_802_reg[3]_i_1_n_1\,
      CO(1) => \tmp_12_reg_802_reg[3]_i_1_n_2\,
      CO(0) => \tmp_12_reg_802_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \tmp_12_reg_802[3]_i_2_n_0\,
      DI(2) => \tmp_12_reg_802[3]_i_3_n_0\,
      DI(1) => \tmp_12_reg_802[3]_i_4_n_0\,
      DI(0) => \tmp_12_reg_802[3]_i_5_n_0\,
      O(3 downto 0) => y_dir_2_2_2_fu_553_p2(3 downto 0),
      S(3) => \tmp_12_reg_802[3]_i_6_n_0\,
      S(2) => \tmp_12_reg_802[3]_i_7_n_0\,
      S(1) => \tmp_12_reg_802[3]_i_8_n_0\,
      S(0) => \tmp_12_reg_802[3]_i_9_n_0\
    );
\tmp_12_reg_802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(4),
      Q => tmp_12_reg_802(4),
      R => '0'
    );
\tmp_12_reg_802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(5),
      Q => tmp_12_reg_802(5),
      R => '0'
    );
\tmp_12_reg_802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(6),
      Q => tmp_12_reg_802(6),
      R => '0'
    );
\tmp_12_reg_802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => y_dir_2_2_2_fu_553_p2(7),
      Q => tmp_12_reg_802(7),
      R => '0'
    );
\tmp_12_reg_802_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_802_reg[3]_i_1_n_0\,
      CO(3) => \tmp_12_reg_802_reg[7]_i_2_n_0\,
      CO(2) => \tmp_12_reg_802_reg[7]_i_2_n_1\,
      CO(1) => \tmp_12_reg_802_reg[7]_i_2_n_2\,
      CO(0) => \tmp_12_reg_802_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_802[7]_i_3_n_0\,
      DI(2) => \tmp_12_reg_802[7]_i_4_n_0\,
      DI(1) => \tmp_12_reg_802[7]_i_5_n_0\,
      DI(0) => \tmp_12_reg_802[7]_i_6_n_0\,
      O(3 downto 0) => y_dir_2_2_2_fu_553_p2(7 downto 4),
      S(3) => \tmp_12_reg_802[7]_i_7_n_0\,
      S(2) => \tmp_12_reg_802[7]_i_8_n_0\,
      S(1) => \tmp_12_reg_802[7]_i_9_n_0\,
      S(0) => \tmp_12_reg_802[7]_i_10_n_0\
    );
\tmp_1_mid1_reg_641[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F335FFF"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_646(5),
      I1 => \i_reg_120_reg_n_0_[5]\,
      I2 => tmp_2_mid2_v_v_reg_646(4),
      I3 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I4 => \i_reg_120_reg_n_0_[4]\,
      O => \tmp_1_mid1_reg_641[0]_i_2_n_0\
    );
\tmp_1_mid1_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_90,
      Q => tmp_1_mid1_reg_641,
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(0),
      Q => tmp_2_mid2_reg_661(0),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(10),
      Q => tmp_2_mid2_reg_661(10),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(11),
      Q => tmp_2_mid2_reg_661(11),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(1),
      Q => tmp_2_mid2_reg_661(1),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(2),
      Q => tmp_2_mid2_reg_661(2),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(3),
      Q => tmp_2_mid2_reg_661(3),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(4),
      Q => tmp_2_mid2_reg_661(4),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(5),
      Q => tmp_2_mid2_reg_661(5),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(6),
      Q => tmp_2_mid2_reg_661(6),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(7),
      Q => tmp_2_mid2_reg_661(7),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(8),
      Q => tmp_2_mid2_reg_661(8),
      R => '0'
    );
\tmp_2_mid2_reg_661_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ip_sobel_input_img_m_axi_U_n_48,
      D => buff0(9),
      Q => tmp_2_mid2_reg_661(9),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_646[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55556555AAAA6AAA"
    )
        port map (
      I0 => p_1_in,
      I1 => tmp_2_mid2_v_v_reg_646(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I5 => \i_reg_120_reg_n_0_[0]\,
      O => tmp_2_mid2_v_v_fu_212_p3(0)
    );
\tmp_2_mid2_v_v_reg_646[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_646(0),
      I1 => \i_reg_120_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => \i_reg_120_reg_n_0_[1]\,
      I4 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I5 => tmp_2_mid2_v_v_reg_646(1),
      O => tmp_2_mid2_v_v_fu_212_p3(1)
    );
\tmp_2_mid2_v_v_reg_646[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B8B8B8B8B8B8"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_646(2),
      I1 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I2 => \i_reg_120_reg_n_0_[2]\,
      I3 => \tmp_2_mid2_v_v_reg_646[2]_i_2_n_0\,
      I4 => \tmp_2_mid2_v_v_reg_646[2]_i_3_n_0\,
      I5 => p_1_in,
      O => tmp_2_mid2_v_v_fu_212_p3(2)
    );
\tmp_2_mid2_v_v_reg_646[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_reg_120_reg_n_0_[0]\,
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_2_mid2_v_v_reg_646(0),
      O => \tmp_2_mid2_v_v_reg_646[2]_i_2_n_0\
    );
\tmp_2_mid2_v_v_reg_646[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_reg_120_reg_n_0_[1]\,
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_2_mid2_v_v_reg_646(1),
      O => \tmp_2_mid2_v_v_reg_646[2]_i_3_n_0\
    );
\tmp_2_mid2_v_v_reg_646[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B847B8B8B8B8B8"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_646(3),
      I1 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I2 => \i_reg_120_reg_n_0_[3]\,
      I3 => p_1_in,
      I4 => \tmp_2_mid2_v_v_reg_646[3]_i_2_n_0\,
      I5 => \tmp_2_mid2_v_v_reg_646[3]_i_3_n_0\,
      O => tmp_2_mid2_v_v_fu_212_p3(3)
    );
\tmp_2_mid2_v_v_reg_646[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F335FFF"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_646(0),
      I1 => \i_reg_120_reg_n_0_[0]\,
      I2 => tmp_2_mid2_v_v_reg_646(1),
      I3 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I4 => \i_reg_120_reg_n_0_[1]\,
      O => \tmp_2_mid2_v_v_reg_646[3]_i_2_n_0\
    );
\tmp_2_mid2_v_v_reg_646[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_reg_120_reg_n_0_[2]\,
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_2_mid2_v_v_reg_646(2),
      O => \tmp_2_mid2_v_v_reg_646[3]_i_3_n_0\
    );
\tmp_2_mid2_v_v_reg_646[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47B8B8B8"
    )
        port map (
      I0 => tmp_2_mid2_v_v_reg_646(4),
      I1 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I2 => \i_reg_120_reg_n_0_[4]\,
      I3 => \tmp_2_mid2_v_v_reg_646[5]_i_3_n_0\,
      I4 => p_1_in,
      O => tmp_2_mid2_v_v_fu_212_p3(4)
    );
\tmp_2_mid2_v_v_reg_646[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7FFFFA8080000"
    )
        port map (
      I0 => \tmp_2_mid2_v_v_reg_646[5]_i_3_n_0\,
      I1 => \i_reg_120_reg_n_0_[4]\,
      I2 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I3 => tmp_2_mid2_v_v_reg_646(4),
      I4 => p_1_in,
      I5 => \tmp_2_mid2_v_v_reg_646[5]_i_5_n_0\,
      O => tmp_2_mid2_v_v_fu_212_p3(5)
    );
\tmp_2_mid2_v_v_reg_646[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2C02200"
    )
        port map (
      I0 => \i_reg_120_reg_n_0_[2]\,
      I1 => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\,
      I2 => tmp_2_mid2_v_v_reg_646(2),
      I3 => \i_reg_120_reg_n_0_[3]\,
      I4 => tmp_2_mid2_v_v_reg_646(3),
      I5 => \tmp_2_mid2_v_v_reg_646[3]_i_2_n_0\,
      O => \tmp_2_mid2_v_v_reg_646[5]_i_3_n_0\
    );
\tmp_2_mid2_v_v_reg_646[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      O => \tmp_2_mid2_v_v_reg_646[5]_i_4_n_0\
    );
\tmp_2_mid2_v_v_reg_646[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA8AAA"
    )
        port map (
      I0 => \i_reg_120_reg_n_0_[5]\,
      I1 => \exitcond_flatten_reg_613_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => tmp_2_mid2_v_v_reg_646(5),
      O => \tmp_2_mid2_v_v_reg_646[5]_i_5_n_0\
    );
\tmp_2_mid2_v_v_reg_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_mid2_v_v_reg_6460,
      D => tmp_2_mid2_v_v_fu_212_p3(0),
      Q => tmp_2_mid2_v_v_reg_646(0),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_mid2_v_v_reg_6460,
      D => tmp_2_mid2_v_v_fu_212_p3(1),
      Q => tmp_2_mid2_v_v_reg_646(1),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_mid2_v_v_reg_6460,
      D => tmp_2_mid2_v_v_fu_212_p3(2),
      Q => tmp_2_mid2_v_v_reg_646(2),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_mid2_v_v_reg_6460,
      D => tmp_2_mid2_v_v_fu_212_p3(3),
      Q => tmp_2_mid2_v_v_reg_646(3),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_mid2_v_v_reg_6460,
      D => tmp_2_mid2_v_v_fu_212_p3(4),
      Q => tmp_2_mid2_v_v_reg_646(4),
      R => '0'
    );
\tmp_2_mid2_v_v_reg_646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_2_mid2_v_v_reg_6460,
      D => tmp_2_mid2_v_v_fu_212_p3(5),
      Q => tmp_2_mid2_v_v_reg_646(5),
      R => '0'
    );
\tmp_6_reg_813[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_12_reg_802(2),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(2),
      I3 => abscond_reg_797,
      O => \tmp_6_reg_813[3]_i_2_n_0\
    );
\tmp_6_reg_813[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_12_reg_802(1),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(1),
      I3 => abscond_reg_797,
      O => \tmp_6_reg_813[3]_i_3_n_0\
    );
\tmp_6_reg_813[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B11B"
    )
        port map (
      I0 => tmp_12_reg_802(0),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(0),
      I3 => abscond_reg_797,
      O => \tmp_6_reg_813[3]_i_4_n_0\
    );
\tmp_6_reg_813[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_12_reg_802(0),
      I1 => abscond_reg_797,
      I2 => tmp_9_reg_791(0),
      O => \tmp_6_reg_813[3]_i_5_n_0\
    );
\tmp_6_reg_813[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_12_reg_802(3),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(3),
      I3 => abscond_reg_797,
      I4 => \tmp_6_reg_813[3]_i_2_n_0\,
      O => \tmp_6_reg_813[3]_i_6_n_0\
    );
\tmp_6_reg_813[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_12_reg_802(2),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(2),
      I3 => abscond_reg_797,
      I4 => \tmp_6_reg_813[3]_i_3_n_0\,
      O => \tmp_6_reg_813[3]_i_7_n_0\
    );
\tmp_6_reg_813[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_12_reg_802(1),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(1),
      I3 => abscond_reg_797,
      I4 => \tmp_6_reg_813[3]_i_4_n_0\,
      O => \tmp_6_reg_813[3]_i_8_n_0\
    );
\tmp_6_reg_813[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_12_reg_802(0),
      I1 => tmp_9_reg_791(0),
      O => \tmp_6_reg_813[3]_i_9_n_0\
    );
\tmp_6_reg_813[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_12_reg_802(5),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(5),
      I3 => abscond_reg_797,
      O => \tmp_6_reg_813[7]_i_3_n_0\
    );
\tmp_6_reg_813[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_12_reg_802(4),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(4),
      I3 => abscond_reg_797,
      O => \tmp_6_reg_813[7]_i_4_n_0\
    );
\tmp_6_reg_813[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_12_reg_802(3),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(3),
      I3 => abscond_reg_797,
      O => \tmp_6_reg_813[7]_i_5_n_0\
    );
\tmp_6_reg_813[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D72B14E728D4EB1"
    )
        port map (
      I0 => tmp_9_reg_791(6),
      I1 => tmp_12_reg_802(6),
      I2 => abscond7_reg_808,
      I3 => tmp_12_reg_802(7),
      I4 => abscond_reg_797,
      I5 => tmp_9_reg_791(7),
      O => \tmp_6_reg_813[7]_i_6_n_0\
    );
\tmp_6_reg_813[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \tmp_6_reg_813[7]_i_3_n_0\,
      I1 => abscond7_reg_808,
      I2 => tmp_12_reg_802(6),
      I3 => abscond_reg_797,
      I4 => tmp_9_reg_791(6),
      O => \tmp_6_reg_813[7]_i_7_n_0\
    );
\tmp_6_reg_813[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_12_reg_802(5),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(5),
      I3 => abscond_reg_797,
      I4 => \tmp_6_reg_813[7]_i_4_n_0\,
      O => \tmp_6_reg_813[7]_i_8_n_0\
    );
\tmp_6_reg_813[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tmp_12_reg_802(4),
      I1 => abscond7_reg_808,
      I2 => tmp_9_reg_791(4),
      I3 => abscond_reg_797,
      I4 => \tmp_6_reg_813[7]_i_5_n_0\,
      O => \tmp_6_reg_813[7]_i_9_n_0\
    );
\tmp_6_reg_813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(0),
      Q => tmp_6_reg_813(0),
      R => '0'
    );
\tmp_6_reg_813_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(1),
      Q => tmp_6_reg_813(1),
      R => '0'
    );
\tmp_6_reg_813_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(2),
      Q => tmp_6_reg_813(2),
      R => '0'
    );
\tmp_6_reg_813_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(3),
      Q => tmp_6_reg_813(3),
      R => '0'
    );
\tmp_6_reg_813_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_6_reg_813_reg[3]_i_1_n_0\,
      CO(2) => \tmp_6_reg_813_reg[3]_i_1_n_1\,
      CO(1) => \tmp_6_reg_813_reg[3]_i_1_n_2\,
      CO(0) => \tmp_6_reg_813_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_6_reg_813[3]_i_2_n_0\,
      DI(2) => \tmp_6_reg_813[3]_i_3_n_0\,
      DI(1) => \tmp_6_reg_813[3]_i_4_n_0\,
      DI(0) => \tmp_6_reg_813[3]_i_5_n_0\,
      O(3 downto 0) => tmp_6_fu_602_p2(3 downto 0),
      S(3) => \tmp_6_reg_813[3]_i_6_n_0\,
      S(2) => \tmp_6_reg_813[3]_i_7_n_0\,
      S(1) => \tmp_6_reg_813[3]_i_8_n_0\,
      S(0) => \tmp_6_reg_813[3]_i_9_n_0\
    );
\tmp_6_reg_813_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(4),
      Q => tmp_6_reg_813(4),
      R => '0'
    );
\tmp_6_reg_813_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(5),
      Q => tmp_6_reg_813(5),
      R => '0'
    );
\tmp_6_reg_813_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(6),
      Q => tmp_6_reg_813(6),
      R => '0'
    );
\tmp_6_reg_813_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_6_reg_8130,
      D => tmp_6_fu_602_p2(7),
      Q => tmp_6_reg_813(7),
      R => '0'
    );
\tmp_6_reg_813_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_813_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp_6_reg_813_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_6_reg_813_reg[7]_i_2_n_1\,
      CO(1) => \tmp_6_reg_813_reg[7]_i_2_n_2\,
      CO(0) => \tmp_6_reg_813_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_6_reg_813[7]_i_3_n_0\,
      DI(1) => \tmp_6_reg_813[7]_i_4_n_0\,
      DI(0) => \tmp_6_reg_813[7]_i_5_n_0\,
      O(3 downto 0) => tmp_6_fu_602_p2(7 downto 4),
      S(3) => \tmp_6_reg_813[7]_i_6_n_0\,
      S(2) => \tmp_6_reg_813[7]_i_7_n_0\,
      S(1) => \tmp_6_reg_813[7]_i_8_n_0\,
      S(0) => \tmp_6_reg_813[7]_i_9_n_0\
    );
\tmp_9_reg_791[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(3),
      I1 => x_dir_2_2_reg_776(3),
      O => \tmp_9_reg_791[3]_i_2_n_0\
    );
\tmp_9_reg_791[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(2),
      I1 => x_dir_2_2_reg_776(2),
      O => \tmp_9_reg_791[3]_i_3_n_0\
    );
\tmp_9_reg_791[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(1),
      I1 => x_dir_2_2_reg_776(1),
      O => \tmp_9_reg_791[3]_i_4_n_0\
    );
\tmp_9_reg_791[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(0),
      I1 => x_dir_2_2_reg_776(0),
      O => \tmp_9_reg_791[3]_i_5_n_0\
    );
\tmp_9_reg_791[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(7),
      I1 => x_dir_2_2_reg_776(7),
      O => \tmp_9_reg_791[7]_i_2_n_0\
    );
\tmp_9_reg_791[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(6),
      I1 => x_dir_2_2_reg_776(6),
      O => \tmp_9_reg_791[7]_i_3_n_0\
    );
\tmp_9_reg_791[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(5),
      I1 => x_dir_2_2_reg_776(5),
      O => \tmp_9_reg_791[7]_i_4_n_0\
    );
\tmp_9_reg_791[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_146(4),
      I1 => x_dir_2_2_reg_776(4),
      O => \tmp_9_reg_791[7]_i_5_n_0\
    );
\tmp_9_reg_791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(0),
      Q => tmp_9_reg_791(0),
      R => '0'
    );
\tmp_9_reg_791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(1),
      Q => tmp_9_reg_791(1),
      R => '0'
    );
\tmp_9_reg_791_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(2),
      Q => tmp_9_reg_791(2),
      R => '0'
    );
\tmp_9_reg_791_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(3),
      Q => tmp_9_reg_791(3),
      R => '0'
    );
\tmp_9_reg_791_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_9_reg_791_reg[3]_i_1_n_0\,
      CO(2) => \tmp_9_reg_791_reg[3]_i_1_n_1\,
      CO(1) => \tmp_9_reg_791_reg[3]_i_1_n_2\,
      CO(0) => \tmp_9_reg_791_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_146(3 downto 0),
      O(3 downto 0) => tmp_9_fu_559_p2(3 downto 0),
      S(3) => \tmp_9_reg_791[3]_i_2_n_0\,
      S(2) => \tmp_9_reg_791[3]_i_3_n_0\,
      S(1) => \tmp_9_reg_791[3]_i_4_n_0\,
      S(0) => \tmp_9_reg_791[3]_i_5_n_0\
    );
\tmp_9_reg_791_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(4),
      Q => tmp_9_reg_791(4),
      R => '0'
    );
\tmp_9_reg_791_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(5),
      Q => tmp_9_reg_791(5),
      R => '0'
    );
\tmp_9_reg_791_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(6),
      Q => tmp_9_reg_791(6),
      R => '0'
    );
\tmp_9_reg_791_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abscond7_reg_8080,
      D => tmp_9_fu_559_p2(7),
      Q => tmp_9_reg_791(7),
      R => '0'
    );
\tmp_9_reg_791_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_9_reg_791_reg[3]_i_1_n_0\,
      CO(3) => \NLW_tmp_9_reg_791_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_9_reg_791_reg[7]_i_1_n_1\,
      CO(1) => \tmp_9_reg_791_reg[7]_i_1_n_2\,
      CO(0) => \tmp_9_reg_791_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => reg_146(6 downto 4),
      O(3 downto 0) => tmp_9_fu_559_p2(7 downto 4),
      S(3) => \tmp_9_reg_791[7]_i_2_n_0\,
      S(2) => \tmp_9_reg_791[7]_i_3_n_0\,
      S(1) => \tmp_9_reg_791[7]_i_4_n_0\,
      S(0) => \tmp_9_reg_791[7]_i_5_n_0\
    );
\tmp_mid1_reg_636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ip_sobel_input_img_m_axi_U_n_91,
      Q => tmp_mid1_reg_636,
      R => '0'
    );
\tmp_s_reg_668[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[0]\,
      I1 => tmp_2_mid2_reg_661(0),
      O => tmp_10_1_fu_298_p2(0)
    );
\tmp_s_reg_668[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(11),
      I1 => tmp_2_mid2_reg_661(10),
      O => \tmp_s_reg_668[11]_i_2_n_0\
    );
\tmp_s_reg_668[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(9),
      I1 => tmp_2_mid2_reg_661(10),
      O => \tmp_s_reg_668[11]_i_3_n_0\
    );
\tmp_s_reg_668[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(8),
      I1 => tmp_2_mid2_reg_661(9),
      O => \tmp_s_reg_668[11]_i_4_n_0\
    );
\tmp_s_reg_668[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(7),
      I1 => tmp_2_mid2_reg_661(8),
      O => \tmp_s_reg_668[11]_i_5_n_0\
    );
\tmp_s_reg_668[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[1]\,
      O => tmp3_cast_fu_273_p1(1)
    );
\tmp_s_reg_668[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[2]\,
      I1 => \j_mid2_reg_627_reg_n_0_[1]\,
      I2 => \j_mid2_reg_627_reg_n_0_[3]\,
      I3 => tmp_2_mid2_reg_661(3),
      O => \tmp_s_reg_668[3]_i_3_n_0\
    );
\tmp_s_reg_668[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[1]\,
      I1 => \j_mid2_reg_627_reg_n_0_[2]\,
      I2 => tmp_2_mid2_reg_661(2),
      O => \tmp_s_reg_668[3]_i_4_n_0\
    );
\tmp_s_reg_668[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[1]\,
      I1 => tmp_2_mid2_reg_661(1),
      O => \tmp_s_reg_668[3]_i_5_n_0\
    );
\tmp_s_reg_668[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[0]\,
      I1 => tmp_2_mid2_reg_661(0),
      O => \tmp_s_reg_668[3]_i_6_n_0\
    );
\tmp_s_reg_668[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(6),
      O => \tmp_s_reg_668[7]_i_2_n_0\
    );
\tmp_s_reg_668[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(6),
      I1 => tmp_2_mid2_reg_661(7),
      O => \tmp_s_reg_668[7]_i_3_n_0\
    );
\tmp_s_reg_668[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999555555555"
    )
        port map (
      I0 => tmp_2_mid2_reg_661(6),
      I1 => \j_mid2_reg_627_reg_n_0_[5]\,
      I2 => \j_mid2_reg_627_reg_n_0_[3]\,
      I3 => \j_mid2_reg_627_reg_n_0_[1]\,
      I4 => \j_mid2_reg_627_reg_n_0_[2]\,
      I5 => \j_mid2_reg_627_reg_n_0_[4]\,
      O => \tmp_s_reg_668[7]_i_4_n_0\
    );
\tmp_s_reg_668[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA955555556AAAA"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[5]\,
      I1 => \j_mid2_reg_627_reg_n_0_[3]\,
      I2 => \j_mid2_reg_627_reg_n_0_[1]\,
      I3 => \j_mid2_reg_627_reg_n_0_[2]\,
      I4 => \j_mid2_reg_627_reg_n_0_[4]\,
      I5 => tmp_2_mid2_reg_661(5),
      O => \tmp_s_reg_668[7]_i_5_n_0\
    );
\tmp_s_reg_668[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95556"
    )
        port map (
      I0 => \j_mid2_reg_627_reg_n_0_[4]\,
      I1 => \j_mid2_reg_627_reg_n_0_[2]\,
      I2 => \j_mid2_reg_627_reg_n_0_[1]\,
      I3 => \j_mid2_reg_627_reg_n_0_[3]\,
      I4 => tmp_2_mid2_reg_661(4),
      O => \tmp_s_reg_668[7]_i_6_n_0\
    );
\tmp_s_reg_668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_10_1_fu_298_p2(0),
      Q => tmp_s_reg_668(0),
      R => '0'
    );
\tmp_s_reg_668_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(10),
      Q => tmp_s_reg_668(10),
      R => '0'
    );
\tmp_s_reg_668_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(11),
      Q => tmp_s_reg_668(11),
      R => '0'
    );
\tmp_s_reg_668_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_668_reg[7]_i_1_n_0\,
      CO(3) => \NLW_tmp_s_reg_668_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_s_reg_668_reg[11]_i_1_n_1\,
      CO(1) => \tmp_s_reg_668_reg[11]_i_1_n_2\,
      CO(0) => \tmp_s_reg_668_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_2_mid2_reg_661(9 downto 7),
      O(3 downto 0) => tmp_s_fu_277_p2(11 downto 8),
      S(3) => \tmp_s_reg_668[11]_i_2_n_0\,
      S(2) => \tmp_s_reg_668[11]_i_3_n_0\,
      S(1) => \tmp_s_reg_668[11]_i_4_n_0\,
      S(0) => \tmp_s_reg_668[11]_i_5_n_0\
    );
\tmp_s_reg_668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(1),
      Q => tmp_s_reg_668(1),
      R => '0'
    );
\tmp_s_reg_668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(2),
      Q => tmp_s_reg_668(2),
      R => '0'
    );
\tmp_s_reg_668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(3),
      Q => tmp_s_reg_668(3),
      R => '0'
    );
\tmp_s_reg_668_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_s_reg_668_reg[3]_i_1_n_0\,
      CO(2) => \tmp_s_reg_668_reg[3]_i_1_n_1\,
      CO(1) => \tmp_s_reg_668_reg[3]_i_1_n_2\,
      CO(0) => \tmp_s_reg_668_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => tmp_2_mid2_reg_661(3 downto 2),
      DI(1) => tmp3_cast_fu_273_p1(1),
      DI(0) => \j_mid2_reg_627_reg_n_0_[0]\,
      O(3 downto 1) => tmp_s_fu_277_p2(3 downto 1),
      O(0) => \NLW_tmp_s_reg_668_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_s_reg_668[3]_i_3_n_0\,
      S(2) => \tmp_s_reg_668[3]_i_4_n_0\,
      S(1) => \tmp_s_reg_668[3]_i_5_n_0\,
      S(0) => \tmp_s_reg_668[3]_i_6_n_0\
    );
\tmp_s_reg_668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(4),
      Q => tmp_s_reg_668(4),
      R => '0'
    );
\tmp_s_reg_668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(5),
      Q => tmp_s_reg_668(5),
      R => '0'
    );
\tmp_s_reg_668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(6),
      Q => tmp_s_reg_668(6),
      R => '0'
    );
\tmp_s_reg_668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(7),
      Q => tmp_s_reg_668(7),
      R => '0'
    );
\tmp_s_reg_668_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_668_reg[3]_i_1_n_0\,
      CO(3) => \tmp_s_reg_668_reg[7]_i_1_n_0\,
      CO(2) => \tmp_s_reg_668_reg[7]_i_1_n_1\,
      CO(1) => \tmp_s_reg_668_reg[7]_i_1_n_2\,
      CO(0) => \tmp_s_reg_668_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp_2_mid2_reg_661(6),
      DI(2) => \tmp_s_reg_668[7]_i_2_n_0\,
      DI(1 downto 0) => tmp_2_mid2_reg_661(5 downto 4),
      O(3 downto 0) => tmp_s_fu_277_p2(7 downto 4),
      S(3) => \tmp_s_reg_668[7]_i_3_n_0\,
      S(2) => \tmp_s_reg_668[7]_i_4_n_0\,
      S(1) => \tmp_s_reg_668[7]_i_5_n_0\,
      S(0) => \tmp_s_reg_668[7]_i_6_n_0\
    );
\tmp_s_reg_668_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(8),
      Q => tmp_s_reg_668(8),
      R => '0'
    );
\tmp_s_reg_668_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_10_1_reg_6800,
      D => tmp_s_fu_277_p2(9),
      Q => tmp_s_reg_668(9),
      R => '0'
    );
\x_dir_2_0_2_reg_766[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(3),
      I1 => reg_142(3),
      O => \x_dir_2_0_2_reg_766[3]_i_2_n_0\
    );
\x_dir_2_0_2_reg_766[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(2),
      I1 => reg_142(2),
      O => \x_dir_2_0_2_reg_766[3]_i_3_n_0\
    );
\x_dir_2_0_2_reg_766[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(1),
      I1 => reg_142(1),
      O => \x_dir_2_0_2_reg_766[3]_i_4_n_0\
    );
\x_dir_2_0_2_reg_766[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(0),
      I1 => reg_142(0),
      O => \x_dir_2_0_2_reg_766[3]_i_5_n_0\
    );
\x_dir_2_0_2_reg_766[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(7),
      I1 => reg_142(7),
      O => \x_dir_2_0_2_reg_766[7]_i_2_n_0\
    );
\x_dir_2_0_2_reg_766[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(6),
      I1 => reg_142(6),
      O => \x_dir_2_0_2_reg_766[7]_i_3_n_0\
    );
\x_dir_2_0_2_reg_766[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(5),
      I1 => reg_142(5),
      O => \x_dir_2_0_2_reg_766[7]_i_4_n_0\
    );
\x_dir_2_0_2_reg_766[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_img_addr_2_rea_reg_746(4),
      I1 => reg_142(4),
      O => \x_dir_2_0_2_reg_766[7]_i_5_n_0\
    );
\x_dir_2_0_2_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(0),
      Q => x_dir_2_0_2_reg_766(0),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(1),
      Q => x_dir_2_0_2_reg_766(1),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(2),
      Q => x_dir_2_0_2_reg_766(2),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(3),
      Q => x_dir_2_0_2_reg_766(3),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_dir_2_0_2_reg_766_reg[3]_i_1_n_0\,
      CO(2) => \x_dir_2_0_2_reg_766_reg[3]_i_1_n_1\,
      CO(1) => \x_dir_2_0_2_reg_766_reg[3]_i_1_n_2\,
      CO(0) => \x_dir_2_0_2_reg_766_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => input_img_addr_2_rea_reg_746(3 downto 0),
      O(3 downto 0) => x_dir_2_0_2_fu_434_p2(3 downto 0),
      S(3) => \x_dir_2_0_2_reg_766[3]_i_2_n_0\,
      S(2) => \x_dir_2_0_2_reg_766[3]_i_3_n_0\,
      S(1) => \x_dir_2_0_2_reg_766[3]_i_4_n_0\,
      S(0) => \x_dir_2_0_2_reg_766[3]_i_5_n_0\
    );
\x_dir_2_0_2_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(4),
      Q => x_dir_2_0_2_reg_766(4),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(5),
      Q => x_dir_2_0_2_reg_766(5),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(6),
      Q => x_dir_2_0_2_reg_766(6),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(7),
      Q => x_dir_2_0_2_reg_766(7),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_0_2_reg_766_reg[3]_i_1_n_0\,
      CO(3) => \x_dir_2_0_2_reg_766_reg[7]_i_1_n_0\,
      CO(2) => \x_dir_2_0_2_reg_766_reg[7]_i_1_n_1\,
      CO(1) => \x_dir_2_0_2_reg_766_reg[7]_i_1_n_2\,
      CO(0) => \x_dir_2_0_2_reg_766_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => input_img_addr_2_rea_reg_746(7 downto 4),
      O(3 downto 0) => x_dir_2_0_2_fu_434_p2(7 downto 4),
      S(3) => \x_dir_2_0_2_reg_766[7]_i_2_n_0\,
      S(2) => \x_dir_2_0_2_reg_766[7]_i_3_n_0\,
      S(1) => \x_dir_2_0_2_reg_766[7]_i_4_n_0\,
      S(0) => \x_dir_2_0_2_reg_766[7]_i_5_n_0\
    );
\x_dir_2_0_2_reg_766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_7710,
      D => x_dir_2_0_2_fu_434_p2(8),
      Q => x_dir_2_0_2_reg_766(8),
      R => '0'
    );
\x_dir_2_0_2_reg_766_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_0_2_reg_766_reg[7]_i_1_n_0\,
      CO(3 downto 0) => \NLW_x_dir_2_0_2_reg_766_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_x_dir_2_0_2_reg_766_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => x_dir_2_0_2_fu_434_p2(8),
      S(3 downto 0) => B"0001"
    );
\x_dir_2_2_reg_776[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(3),
      I1 => input_img_addr_3_rea_reg_751(2),
      I2 => input_img_addr_4_rea_reg_756(2),
      O => \x_dir_2_2_reg_776[0]_i_10_n_0\
    );
\x_dir_2_2_reg_776[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(2),
      I1 => \x_dir_2_2_reg_776[0]_i_9_n_0\,
      I2 => input_img_addr_5_rea_reg_761(1),
      I3 => input_img_addr_4_rea_reg_756(0),
      I4 => input_img_addr_3_rea_reg_751(0),
      O => \x_dir_2_2_reg_776[0]_i_2_n_0\
    );
\x_dir_2_2_reg_776[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEEBBE8228EBBE"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(1),
      I1 => input_img_addr_4_rea_reg_756(0),
      I2 => input_img_addr_3_rea_reg_751(0),
      I3 => input_img_addr_5_rea_reg_761(1),
      I4 => input_img_addr_5_rea_reg_761(0),
      I5 => x_dir_2_0_2_reg_766(0),
      O => \x_dir_2_2_reg_776[0]_i_3_n_0\
    );
\x_dir_2_2_reg_776[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(0),
      I1 => x_dir_2_0_2_reg_766(0),
      O => \x_dir_2_2_reg_776[0]_i_4_n_0\
    );
\x_dir_2_2_reg_776[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_776[0]_i_2_n_0\,
      I1 => \x_dir_2_2_reg_776[0]_i_10_n_0\,
      I2 => x_dir_2_0_2_reg_766(3),
      I3 => input_img_addr_3_rea_reg_751(1),
      I4 => input_img_addr_4_rea_reg_756(1),
      I5 => input_img_addr_5_rea_reg_761(2),
      O => \x_dir_2_2_reg_776[0]_i_5_n_0\
    );
\x_dir_2_2_reg_776[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_776[0]_i_3_n_0\,
      I1 => \x_dir_2_2_reg_776[0]_i_9_n_0\,
      I2 => x_dir_2_0_2_reg_766(2),
      I3 => input_img_addr_3_rea_reg_751(0),
      I4 => input_img_addr_4_rea_reg_756(0),
      I5 => input_img_addr_5_rea_reg_761(1),
      O => \x_dir_2_2_reg_776[0]_i_6_n_0\
    );
\x_dir_2_2_reg_776[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D22D2DD22DD2D22D"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(0),
      I1 => x_dir_2_0_2_reg_766(0),
      I2 => x_dir_2_0_2_reg_766(1),
      I3 => input_img_addr_5_rea_reg_761(1),
      I4 => input_img_addr_3_rea_reg_751(0),
      I5 => input_img_addr_4_rea_reg_756(0),
      O => \x_dir_2_2_reg_776[0]_i_7_n_0\
    );
\x_dir_2_2_reg_776[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(0),
      I1 => input_img_addr_5_rea_reg_761(0),
      O => \x_dir_2_2_reg_776[0]_i_8_n_0\
    );
\x_dir_2_2_reg_776[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(2),
      I1 => input_img_addr_3_rea_reg_751(1),
      I2 => input_img_addr_4_rea_reg_756(1),
      O => \x_dir_2_2_reg_776[0]_i_9_n_0\
    );
\x_dir_2_2_reg_776[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D00004D004D4D00"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(7),
      I1 => input_img_addr_4_rea_reg_756(6),
      I2 => input_img_addr_3_rea_reg_751(6),
      I3 => input_img_addr_4_rea_reg_756(7),
      I4 => input_img_addr_3_rea_reg_751(7),
      I5 => x_dir_2_0_2_reg_766(8),
      O => \x_dir_2_2_reg_776[10]_i_2_n_0\
    );
\x_dir_2_2_reg_776[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(7),
      I1 => \x_dir_2_2_reg_776[10]_i_6_n_0\,
      I2 => input_img_addr_5_rea_reg_761(6),
      I3 => input_img_addr_4_rea_reg_756(5),
      I4 => input_img_addr_3_rea_reg_751(5),
      O => \x_dir_2_2_reg_776[10]_i_3_n_0\
    );
\x_dir_2_2_reg_776[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFF004DFFB24DFF"
    )
        port map (
      I0 => input_img_addr_3_rea_reg_751(6),
      I1 => input_img_addr_4_rea_reg_756(6),
      I2 => input_img_addr_5_rea_reg_761(7),
      I3 => x_dir_2_0_2_reg_766(8),
      I4 => input_img_addr_4_rea_reg_756(7),
      I5 => input_img_addr_3_rea_reg_751(7),
      O => \x_dir_2_2_reg_776[10]_i_4_n_0\
    );
\x_dir_2_2_reg_776[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E17887E1781EE178"
    )
        port map (
      I0 => \x_dir_2_2_reg_776[10]_i_7_n_0\,
      I1 => x_dir_2_0_2_reg_766(7),
      I2 => \x_dir_2_2_reg_776[10]_i_8_n_0\,
      I3 => input_img_addr_3_rea_reg_751(6),
      I4 => input_img_addr_4_rea_reg_756(6),
      I5 => input_img_addr_5_rea_reg_761(7),
      O => \x_dir_2_2_reg_776[10]_i_5_n_0\
    );
\x_dir_2_2_reg_776[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(7),
      I1 => input_img_addr_3_rea_reg_751(6),
      I2 => input_img_addr_4_rea_reg_756(6),
      O => \x_dir_2_2_reg_776[10]_i_6_n_0\
    );
\x_dir_2_2_reg_776[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => input_img_addr_3_rea_reg_751(5),
      I1 => input_img_addr_4_rea_reg_756(5),
      I2 => input_img_addr_5_rea_reg_761(6),
      O => \x_dir_2_2_reg_776[10]_i_7_n_0\
    );
\x_dir_2_2_reg_776[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(8),
      I1 => input_img_addr_3_rea_reg_751(7),
      I2 => input_img_addr_4_rea_reg_756(7),
      O => \x_dir_2_2_reg_776[10]_i_8_n_0\
    );
\x_dir_2_2_reg_776[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(6),
      I1 => input_img_addr_3_rea_reg_751(5),
      I2 => input_img_addr_4_rea_reg_756(5),
      O => \x_dir_2_2_reg_776[4]_i_10_n_0\
    );
\x_dir_2_2_reg_776[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(5),
      I1 => input_img_addr_3_rea_reg_751(4),
      I2 => input_img_addr_4_rea_reg_756(4),
      O => \x_dir_2_2_reg_776[4]_i_11_n_0\
    );
\x_dir_2_2_reg_776[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(4),
      I1 => input_img_addr_3_rea_reg_751(3),
      I2 => input_img_addr_4_rea_reg_756(3),
      O => \x_dir_2_2_reg_776[4]_i_12_n_0\
    );
\x_dir_2_2_reg_776[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(6),
      I1 => \x_dir_2_2_reg_776[4]_i_10_n_0\,
      I2 => input_img_addr_5_rea_reg_761(5),
      I3 => input_img_addr_4_rea_reg_756(4),
      I4 => input_img_addr_3_rea_reg_751(4),
      O => \x_dir_2_2_reg_776[4]_i_2_n_0\
    );
\x_dir_2_2_reg_776[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(5),
      I1 => \x_dir_2_2_reg_776[4]_i_11_n_0\,
      I2 => input_img_addr_5_rea_reg_761(4),
      I3 => input_img_addr_4_rea_reg_756(3),
      I4 => input_img_addr_3_rea_reg_751(3),
      O => \x_dir_2_2_reg_776[4]_i_3_n_0\
    );
\x_dir_2_2_reg_776[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(4),
      I1 => \x_dir_2_2_reg_776[4]_i_12_n_0\,
      I2 => input_img_addr_5_rea_reg_761(3),
      I3 => input_img_addr_4_rea_reg_756(2),
      I4 => input_img_addr_3_rea_reg_751(2),
      O => \x_dir_2_2_reg_776[4]_i_4_n_0\
    );
\x_dir_2_2_reg_776[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E88EE8E"
    )
        port map (
      I0 => x_dir_2_0_2_reg_766(3),
      I1 => \x_dir_2_2_reg_776[0]_i_10_n_0\,
      I2 => input_img_addr_5_rea_reg_761(2),
      I3 => input_img_addr_4_rea_reg_756(1),
      I4 => input_img_addr_3_rea_reg_751(1),
      O => \x_dir_2_2_reg_776[4]_i_5_n_0\
    );
\x_dir_2_2_reg_776[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_776[4]_i_2_n_0\,
      I1 => \x_dir_2_2_reg_776[10]_i_6_n_0\,
      I2 => x_dir_2_0_2_reg_766(7),
      I3 => input_img_addr_3_rea_reg_751(5),
      I4 => input_img_addr_4_rea_reg_756(5),
      I5 => input_img_addr_5_rea_reg_761(6),
      O => \x_dir_2_2_reg_776[4]_i_6_n_0\
    );
\x_dir_2_2_reg_776[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_776[4]_i_3_n_0\,
      I1 => \x_dir_2_2_reg_776[4]_i_10_n_0\,
      I2 => x_dir_2_0_2_reg_766(6),
      I3 => input_img_addr_3_rea_reg_751(4),
      I4 => input_img_addr_4_rea_reg_756(4),
      I5 => input_img_addr_5_rea_reg_761(5),
      O => \x_dir_2_2_reg_776[4]_i_7_n_0\
    );
\x_dir_2_2_reg_776[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_776[4]_i_4_n_0\,
      I1 => \x_dir_2_2_reg_776[4]_i_11_n_0\,
      I2 => x_dir_2_0_2_reg_766(5),
      I3 => input_img_addr_3_rea_reg_751(3),
      I4 => input_img_addr_4_rea_reg_756(3),
      I5 => input_img_addr_5_rea_reg_761(4),
      O => \x_dir_2_2_reg_776[4]_i_8_n_0\
    );
\x_dir_2_2_reg_776[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => \x_dir_2_2_reg_776[4]_i_5_n_0\,
      I1 => \x_dir_2_2_reg_776[4]_i_12_n_0\,
      I2 => x_dir_2_0_2_reg_766(4),
      I3 => input_img_addr_3_rea_reg_751(2),
      I4 => input_img_addr_4_rea_reg_756(2),
      I5 => input_img_addr_5_rea_reg_761(3),
      O => \x_dir_2_2_reg_776[4]_i_9_n_0\
    );
\x_dir_2_2_reg_776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(0),
      Q => x_dir_2_2_reg_776(0),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_dir_2_2_reg_776_reg[0]_i_1_n_0\,
      CO(2) => \x_dir_2_2_reg_776_reg[0]_i_1_n_1\,
      CO(1) => \x_dir_2_2_reg_776_reg[0]_i_1_n_2\,
      CO(0) => \x_dir_2_2_reg_776_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \x_dir_2_2_reg_776[0]_i_2_n_0\,
      DI(2) => \x_dir_2_2_reg_776[0]_i_3_n_0\,
      DI(1) => '0',
      DI(0) => \x_dir_2_2_reg_776[0]_i_4_n_0\,
      O(3 downto 0) => x_dir_2_2_fu_511_p2(3 downto 0),
      S(3) => \x_dir_2_2_reg_776[0]_i_5_n_0\,
      S(2) => \x_dir_2_2_reg_776[0]_i_6_n_0\,
      S(1) => \x_dir_2_2_reg_776[0]_i_7_n_0\,
      S(0) => \x_dir_2_2_reg_776[0]_i_8_n_0\
    );
\x_dir_2_2_reg_776_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(10),
      Q => x_dir_2_2_reg_776(10),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_2_reg_776_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_x_dir_2_2_reg_776_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_dir_2_2_reg_776_reg[10]_i_1_n_2\,
      CO(0) => \x_dir_2_2_reg_776_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \x_dir_2_2_reg_776[10]_i_2_n_0\,
      DI(0) => \x_dir_2_2_reg_776[10]_i_3_n_0\,
      O(3) => \NLW_x_dir_2_2_reg_776_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => x_dir_2_2_fu_511_p2(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \x_dir_2_2_reg_776[10]_i_4_n_0\,
      S(0) => \x_dir_2_2_reg_776[10]_i_5_n_0\
    );
\x_dir_2_2_reg_776_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(1),
      Q => x_dir_2_2_reg_776(1),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(2),
      Q => x_dir_2_2_reg_776(2),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(3),
      Q => x_dir_2_2_reg_776(3),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(4),
      Q => x_dir_2_2_reg_776(4),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_dir_2_2_reg_776_reg[0]_i_1_n_0\,
      CO(3) => \x_dir_2_2_reg_776_reg[4]_i_1_n_0\,
      CO(2) => \x_dir_2_2_reg_776_reg[4]_i_1_n_1\,
      CO(1) => \x_dir_2_2_reg_776_reg[4]_i_1_n_2\,
      CO(0) => \x_dir_2_2_reg_776_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x_dir_2_2_reg_776[4]_i_2_n_0\,
      DI(2) => \x_dir_2_2_reg_776[4]_i_3_n_0\,
      DI(1) => \x_dir_2_2_reg_776[4]_i_4_n_0\,
      DI(0) => \x_dir_2_2_reg_776[4]_i_5_n_0\,
      O(3 downto 0) => x_dir_2_2_fu_511_p2(7 downto 4),
      S(3) => \x_dir_2_2_reg_776[4]_i_6_n_0\,
      S(2) => \x_dir_2_2_reg_776[4]_i_7_n_0\,
      S(1) => \x_dir_2_2_reg_776[4]_i_8_n_0\,
      S(0) => \x_dir_2_2_reg_776[4]_i_9_n_0\
    );
\x_dir_2_2_reg_776_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(5),
      Q => x_dir_2_2_reg_776(5),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(6),
      Q => x_dir_2_2_reg_776(6),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(7),
      Q => x_dir_2_2_reg_776(7),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(8),
      Q => x_dir_2_2_reg_776(8),
      R => '0'
    );
\x_dir_2_2_reg_776_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => x_dir_2_2_fu_511_p2(9),
      Q => x_dir_2_2_reg_776(9),
      R => '0'
    );
\y_dir_2_2_reg_781[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(7),
      I1 => reg_146(6),
      I2 => tmp4_reg_771(7),
      O => \y_dir_2_2_reg_781[10]_i_3_n_0\
    );
\y_dir_2_2_reg_781[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp4_reg_771(8),
      I1 => reg_146(7),
      O => \y_dir_2_2_reg_781[10]_i_4_n_0\
    );
\y_dir_2_2_reg_781[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tmp4_reg_771(7),
      I1 => reg_146(6),
      I2 => input_img_addr_5_rea_reg_761(7),
      I3 => reg_146(7),
      I4 => tmp4_reg_771(8),
      O => \y_dir_2_2_reg_781[10]_i_5_n_0\
    );
\y_dir_2_2_reg_781[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(2),
      I1 => reg_146(1),
      I2 => tmp4_reg_771(2),
      O => \y_dir_2_2_reg_781[3]_i_2_n_0\
    );
\y_dir_2_2_reg_781[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(1),
      I1 => reg_146(0),
      I2 => tmp4_reg_771(1),
      O => \y_dir_2_2_reg_781[3]_i_3_n_0\
    );
\y_dir_2_2_reg_781[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp4_reg_771(0),
      I1 => input_img_addr_5_rea_reg_761(0),
      O => \y_dir_2_2_reg_781[3]_i_4_n_0\
    );
\y_dir_2_2_reg_781[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(3),
      I1 => reg_146(2),
      I2 => tmp4_reg_771(3),
      I3 => \y_dir_2_2_reg_781[3]_i_2_n_0\,
      O => \y_dir_2_2_reg_781[3]_i_5_n_0\
    );
\y_dir_2_2_reg_781[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(2),
      I1 => reg_146(1),
      I2 => tmp4_reg_771(2),
      I3 => \y_dir_2_2_reg_781[3]_i_3_n_0\,
      O => \y_dir_2_2_reg_781[3]_i_6_n_0\
    );
\y_dir_2_2_reg_781[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(1),
      I1 => reg_146(0),
      I2 => tmp4_reg_771(1),
      I3 => \y_dir_2_2_reg_781[3]_i_4_n_0\,
      O => \y_dir_2_2_reg_781[3]_i_7_n_0\
    );
\y_dir_2_2_reg_781[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_771(0),
      I1 => input_img_addr_5_rea_reg_761(0),
      O => \y_dir_2_2_reg_781[3]_i_8_n_0\
    );
\y_dir_2_2_reg_781[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(6),
      I1 => reg_146(5),
      I2 => tmp4_reg_771(6),
      O => \y_dir_2_2_reg_781[7]_i_2_n_0\
    );
\y_dir_2_2_reg_781[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(5),
      I1 => reg_146(4),
      I2 => tmp4_reg_771(5),
      O => \y_dir_2_2_reg_781[7]_i_3_n_0\
    );
\y_dir_2_2_reg_781[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(4),
      I1 => reg_146(3),
      I2 => tmp4_reg_771(4),
      O => \y_dir_2_2_reg_781[7]_i_4_n_0\
    );
\y_dir_2_2_reg_781[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(3),
      I1 => reg_146(2),
      I2 => tmp4_reg_771(3),
      O => \y_dir_2_2_reg_781[7]_i_5_n_0\
    );
\y_dir_2_2_reg_781[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_dir_2_2_reg_781[7]_i_2_n_0\,
      I1 => input_img_addr_5_rea_reg_761(7),
      I2 => reg_146(6),
      I3 => tmp4_reg_771(7),
      O => \y_dir_2_2_reg_781[7]_i_6_n_0\
    );
\y_dir_2_2_reg_781[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(6),
      I1 => reg_146(5),
      I2 => tmp4_reg_771(6),
      I3 => \y_dir_2_2_reg_781[7]_i_3_n_0\,
      O => \y_dir_2_2_reg_781[7]_i_7_n_0\
    );
\y_dir_2_2_reg_781[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(5),
      I1 => reg_146(4),
      I2 => tmp4_reg_771(5),
      I3 => \y_dir_2_2_reg_781[7]_i_4_n_0\,
      O => \y_dir_2_2_reg_781[7]_i_8_n_0\
    );
\y_dir_2_2_reg_781[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => input_img_addr_5_rea_reg_761(4),
      I1 => reg_146(3),
      I2 => tmp4_reg_771(4),
      I3 => \y_dir_2_2_reg_781[7]_i_5_n_0\,
      O => \y_dir_2_2_reg_781[7]_i_9_n_0\
    );
\y_dir_2_2_reg_781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(0),
      Q => y_dir_2_2_reg_781(0),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(10),
      Q => y_dir_2_2_reg_781(10),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_dir_2_2_reg_781_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_y_dir_2_2_reg_781_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_dir_2_2_reg_781_reg[10]_i_2_n_2\,
      CO(0) => \y_dir_2_2_reg_781_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"001",
      DI(0) => \y_dir_2_2_reg_781[10]_i_3_n_0\,
      O(3) => \NLW_y_dir_2_2_reg_781_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => y_dir_2_2_fu_517_p2(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \y_dir_2_2_reg_781[10]_i_4_n_0\,
      S(0) => \y_dir_2_2_reg_781[10]_i_5_n_0\
    );
\y_dir_2_2_reg_781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(1),
      Q => y_dir_2_2_reg_781(1),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(2),
      Q => y_dir_2_2_reg_781(2),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(3),
      Q => y_dir_2_2_reg_781(3),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_dir_2_2_reg_781_reg[3]_i_1_n_0\,
      CO(2) => \y_dir_2_2_reg_781_reg[3]_i_1_n_1\,
      CO(1) => \y_dir_2_2_reg_781_reg[3]_i_1_n_2\,
      CO(0) => \y_dir_2_2_reg_781_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_dir_2_2_reg_781[3]_i_2_n_0\,
      DI(2) => \y_dir_2_2_reg_781[3]_i_3_n_0\,
      DI(1) => \y_dir_2_2_reg_781[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => y_dir_2_2_fu_517_p2(3 downto 0),
      S(3) => \y_dir_2_2_reg_781[3]_i_5_n_0\,
      S(2) => \y_dir_2_2_reg_781[3]_i_6_n_0\,
      S(1) => \y_dir_2_2_reg_781[3]_i_7_n_0\,
      S(0) => \y_dir_2_2_reg_781[3]_i_8_n_0\
    );
\y_dir_2_2_reg_781_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(4),
      Q => y_dir_2_2_reg_781(4),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(5),
      Q => y_dir_2_2_reg_781(5),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(6),
      Q => y_dir_2_2_reg_781(6),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(7),
      Q => y_dir_2_2_reg_781(7),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_dir_2_2_reg_781_reg[3]_i_1_n_0\,
      CO(3) => \y_dir_2_2_reg_781_reg[7]_i_1_n_0\,
      CO(2) => \y_dir_2_2_reg_781_reg[7]_i_1_n_1\,
      CO(1) => \y_dir_2_2_reg_781_reg[7]_i_1_n_2\,
      CO(0) => \y_dir_2_2_reg_781_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_dir_2_2_reg_781[7]_i_2_n_0\,
      DI(2) => \y_dir_2_2_reg_781[7]_i_3_n_0\,
      DI(1) => \y_dir_2_2_reg_781[7]_i_4_n_0\,
      DI(0) => \y_dir_2_2_reg_781[7]_i_5_n_0\,
      O(3 downto 0) => y_dir_2_2_fu_517_p2(7 downto 4),
      S(3) => \y_dir_2_2_reg_781[7]_i_6_n_0\,
      S(2) => \y_dir_2_2_reg_781[7]_i_7_n_0\,
      S(1) => \y_dir_2_2_reg_781[7]_i_8_n_0\,
      S(0) => \y_dir_2_2_reg_781[7]_i_9_n_0\
    );
\y_dir_2_2_reg_781_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(8),
      Q => y_dir_2_2_reg_781(8),
      R => '0'
    );
\y_dir_2_2_reg_781_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_8_reg_7860,
      D => y_dir_2_2_fu_517_p2(9),
      Q => y_dir_2_2_reg_781(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity project_5_ip_sobel_0_0 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_input_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_AWVALID : out STD_LOGIC;
    m_axi_input_img_AWREADY : in STD_LOGIC;
    m_axi_input_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_WLAST : out STD_LOGIC;
    m_axi_input_img_WVALID : out STD_LOGIC;
    m_axi_input_img_WREADY : in STD_LOGIC;
    m_axi_input_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_BVALID : in STD_LOGIC;
    m_axi_input_img_BREADY : out STD_LOGIC;
    m_axi_input_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_input_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_input_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_input_img_ARVALID : out STD_LOGIC;
    m_axi_input_img_ARREADY : in STD_LOGIC;
    m_axi_input_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_input_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_input_img_RLAST : in STD_LOGIC;
    m_axi_input_img_RVALID : in STD_LOGIC;
    m_axi_input_img_RREADY : out STD_LOGIC;
    m_axi_output_img_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_AWVALID : out STD_LOGIC;
    m_axi_output_img_AWREADY : in STD_LOGIC;
    m_axi_output_img_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_WLAST : out STD_LOGIC;
    m_axi_output_img_WVALID : out STD_LOGIC;
    m_axi_output_img_WREADY : in STD_LOGIC;
    m_axi_output_img_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_BVALID : in STD_LOGIC;
    m_axi_output_img_BREADY : out STD_LOGIC;
    m_axi_output_img_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_output_img_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_output_img_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_output_img_ARVALID : out STD_LOGIC;
    m_axi_output_img_ARREADY : in STD_LOGIC;
    m_axi_output_img_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_output_img_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_output_img_RLAST : in STD_LOGIC;
    m_axi_output_img_RVALID : in STD_LOGIC;
    m_axi_output_img_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of project_5_ip_sobel_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of project_5_ip_sobel_0_0 : entity is "project_5_ip_sobel_0_0,ip_sobel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of project_5_ip_sobel_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of project_5_ip_sobel_0_0 : entity is "ip_sobel,Vivado 2017.1";
  attribute hls_module : string;
  attribute hls_module of project_5_ip_sobel_0_0 : entity is "yes";
end project_5_ip_sobel_0_0;

architecture STRUCTURE of project_5_ip_sobel_0_0 is
  signal NLW_inst_m_axi_input_img_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_input_img_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_output_img_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_INPUT_IMG_TARGET_ADDR : integer;
  attribute C_M_AXI_INPUT_IMG_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_INPUT_IMG_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_INPUT_IMG_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_OUTPUT_IMG_TARGET_ADDR : integer;
  attribute C_M_AXI_OUTPUT_IMG_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE : integer;
  attribute C_M_AXI_OUTPUT_IMG_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH : integer;
  attribute C_M_AXI_OUTPUT_IMG_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "10'b0000000010";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of inst : label is "10'b0000000100";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of inst : label is "10'b0000001000";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of inst : label is "10'b0000010000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of inst : label is "10'b0000100000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of inst : label is "10'b0001000000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of inst : label is "10'b0010000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of inst : label is "10'b0100000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "10'b0000000001";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "10'b1000000000";
begin
inst: entity work.project_5_ip_sobel_0_0_ip_sobel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_input_img_ARADDR(31 downto 0) => m_axi_input_img_ARADDR(31 downto 0),
      m_axi_input_img_ARBURST(1 downto 0) => m_axi_input_img_ARBURST(1 downto 0),
      m_axi_input_img_ARCACHE(3 downto 0) => m_axi_input_img_ARCACHE(3 downto 0),
      m_axi_input_img_ARID(0) => NLW_inst_m_axi_input_img_ARID_UNCONNECTED(0),
      m_axi_input_img_ARLEN(7 downto 0) => m_axi_input_img_ARLEN(7 downto 0),
      m_axi_input_img_ARLOCK(1 downto 0) => m_axi_input_img_ARLOCK(1 downto 0),
      m_axi_input_img_ARPROT(2 downto 0) => m_axi_input_img_ARPROT(2 downto 0),
      m_axi_input_img_ARQOS(3 downto 0) => m_axi_input_img_ARQOS(3 downto 0),
      m_axi_input_img_ARREADY => m_axi_input_img_ARREADY,
      m_axi_input_img_ARREGION(3 downto 0) => m_axi_input_img_ARREGION(3 downto 0),
      m_axi_input_img_ARSIZE(2 downto 0) => m_axi_input_img_ARSIZE(2 downto 0),
      m_axi_input_img_ARUSER(0) => NLW_inst_m_axi_input_img_ARUSER_UNCONNECTED(0),
      m_axi_input_img_ARVALID => m_axi_input_img_ARVALID,
      m_axi_input_img_AWADDR(31 downto 0) => m_axi_input_img_AWADDR(31 downto 0),
      m_axi_input_img_AWBURST(1 downto 0) => m_axi_input_img_AWBURST(1 downto 0),
      m_axi_input_img_AWCACHE(3 downto 0) => m_axi_input_img_AWCACHE(3 downto 0),
      m_axi_input_img_AWID(0) => NLW_inst_m_axi_input_img_AWID_UNCONNECTED(0),
      m_axi_input_img_AWLEN(7 downto 0) => m_axi_input_img_AWLEN(7 downto 0),
      m_axi_input_img_AWLOCK(1 downto 0) => m_axi_input_img_AWLOCK(1 downto 0),
      m_axi_input_img_AWPROT(2 downto 0) => m_axi_input_img_AWPROT(2 downto 0),
      m_axi_input_img_AWQOS(3 downto 0) => m_axi_input_img_AWQOS(3 downto 0),
      m_axi_input_img_AWREADY => m_axi_input_img_AWREADY,
      m_axi_input_img_AWREGION(3 downto 0) => m_axi_input_img_AWREGION(3 downto 0),
      m_axi_input_img_AWSIZE(2 downto 0) => m_axi_input_img_AWSIZE(2 downto 0),
      m_axi_input_img_AWUSER(0) => NLW_inst_m_axi_input_img_AWUSER_UNCONNECTED(0),
      m_axi_input_img_AWVALID => m_axi_input_img_AWVALID,
      m_axi_input_img_BID(0) => '0',
      m_axi_input_img_BREADY => m_axi_input_img_BREADY,
      m_axi_input_img_BRESP(1 downto 0) => m_axi_input_img_BRESP(1 downto 0),
      m_axi_input_img_BUSER(0) => '0',
      m_axi_input_img_BVALID => m_axi_input_img_BVALID,
      m_axi_input_img_RDATA(31 downto 0) => m_axi_input_img_RDATA(31 downto 0),
      m_axi_input_img_RID(0) => '0',
      m_axi_input_img_RLAST => m_axi_input_img_RLAST,
      m_axi_input_img_RREADY => m_axi_input_img_RREADY,
      m_axi_input_img_RRESP(1 downto 0) => m_axi_input_img_RRESP(1 downto 0),
      m_axi_input_img_RUSER(0) => '0',
      m_axi_input_img_RVALID => m_axi_input_img_RVALID,
      m_axi_input_img_WDATA(31 downto 0) => m_axi_input_img_WDATA(31 downto 0),
      m_axi_input_img_WID(0) => NLW_inst_m_axi_input_img_WID_UNCONNECTED(0),
      m_axi_input_img_WLAST => m_axi_input_img_WLAST,
      m_axi_input_img_WREADY => m_axi_input_img_WREADY,
      m_axi_input_img_WSTRB(3 downto 0) => m_axi_input_img_WSTRB(3 downto 0),
      m_axi_input_img_WUSER(0) => NLW_inst_m_axi_input_img_WUSER_UNCONNECTED(0),
      m_axi_input_img_WVALID => m_axi_input_img_WVALID,
      m_axi_output_img_ARADDR(31 downto 0) => m_axi_output_img_ARADDR(31 downto 0),
      m_axi_output_img_ARBURST(1 downto 0) => m_axi_output_img_ARBURST(1 downto 0),
      m_axi_output_img_ARCACHE(3 downto 0) => m_axi_output_img_ARCACHE(3 downto 0),
      m_axi_output_img_ARID(0) => NLW_inst_m_axi_output_img_ARID_UNCONNECTED(0),
      m_axi_output_img_ARLEN(7 downto 0) => m_axi_output_img_ARLEN(7 downto 0),
      m_axi_output_img_ARLOCK(1 downto 0) => m_axi_output_img_ARLOCK(1 downto 0),
      m_axi_output_img_ARPROT(2 downto 0) => m_axi_output_img_ARPROT(2 downto 0),
      m_axi_output_img_ARQOS(3 downto 0) => m_axi_output_img_ARQOS(3 downto 0),
      m_axi_output_img_ARREADY => m_axi_output_img_ARREADY,
      m_axi_output_img_ARREGION(3 downto 0) => m_axi_output_img_ARREGION(3 downto 0),
      m_axi_output_img_ARSIZE(2 downto 0) => m_axi_output_img_ARSIZE(2 downto 0),
      m_axi_output_img_ARUSER(0) => NLW_inst_m_axi_output_img_ARUSER_UNCONNECTED(0),
      m_axi_output_img_ARVALID => m_axi_output_img_ARVALID,
      m_axi_output_img_AWADDR(31 downto 0) => m_axi_output_img_AWADDR(31 downto 0),
      m_axi_output_img_AWBURST(1 downto 0) => m_axi_output_img_AWBURST(1 downto 0),
      m_axi_output_img_AWCACHE(3 downto 0) => m_axi_output_img_AWCACHE(3 downto 0),
      m_axi_output_img_AWID(0) => NLW_inst_m_axi_output_img_AWID_UNCONNECTED(0),
      m_axi_output_img_AWLEN(7 downto 0) => m_axi_output_img_AWLEN(7 downto 0),
      m_axi_output_img_AWLOCK(1 downto 0) => m_axi_output_img_AWLOCK(1 downto 0),
      m_axi_output_img_AWPROT(2 downto 0) => m_axi_output_img_AWPROT(2 downto 0),
      m_axi_output_img_AWQOS(3 downto 0) => m_axi_output_img_AWQOS(3 downto 0),
      m_axi_output_img_AWREADY => m_axi_output_img_AWREADY,
      m_axi_output_img_AWREGION(3 downto 0) => m_axi_output_img_AWREGION(3 downto 0),
      m_axi_output_img_AWSIZE(2 downto 0) => m_axi_output_img_AWSIZE(2 downto 0),
      m_axi_output_img_AWUSER(0) => NLW_inst_m_axi_output_img_AWUSER_UNCONNECTED(0),
      m_axi_output_img_AWVALID => m_axi_output_img_AWVALID,
      m_axi_output_img_BID(0) => '0',
      m_axi_output_img_BREADY => m_axi_output_img_BREADY,
      m_axi_output_img_BRESP(1 downto 0) => m_axi_output_img_BRESP(1 downto 0),
      m_axi_output_img_BUSER(0) => '0',
      m_axi_output_img_BVALID => m_axi_output_img_BVALID,
      m_axi_output_img_RDATA(31 downto 0) => m_axi_output_img_RDATA(31 downto 0),
      m_axi_output_img_RID(0) => '0',
      m_axi_output_img_RLAST => m_axi_output_img_RLAST,
      m_axi_output_img_RREADY => m_axi_output_img_RREADY,
      m_axi_output_img_RRESP(1 downto 0) => m_axi_output_img_RRESP(1 downto 0),
      m_axi_output_img_RUSER(0) => '0',
      m_axi_output_img_RVALID => m_axi_output_img_RVALID,
      m_axi_output_img_WDATA(31 downto 0) => m_axi_output_img_WDATA(31 downto 0),
      m_axi_output_img_WID(0) => NLW_inst_m_axi_output_img_WID_UNCONNECTED(0),
      m_axi_output_img_WLAST => m_axi_output_img_WLAST,
      m_axi_output_img_WREADY => m_axi_output_img_WREADY,
      m_axi_output_img_WSTRB(3 downto 0) => m_axi_output_img_WSTRB(3 downto 0),
      m_axi_output_img_WUSER(0) => NLW_inst_m_axi_output_img_WUSER_UNCONNECTED(0),
      m_axi_output_img_WVALID => m_axi_output_img_WVALID,
      s_axi_AXILiteS_ARADDR(3 downto 0) => s_axi_AXILiteS_ARADDR(3 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(3 downto 0) => s_axi_AXILiteS_AWADDR(3 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
