// Seed: 3975556676
module module_0 (
    output supply1 id_0,
    input wor id_1
);
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input wand id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    output tri0 id_11
);
  if (1) logic id_13;
  ;
  assign id_10 = 1 ? -1 : id_7;
  logic id_14;
  ;
  logic [1 'h0 : 1] id_15 = id_8;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_11 = id_13;
  wire id_16;
endmodule
