// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "12/11/2023 20:46:34"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module core (
	CLK,
	RESET_N,
	ddata_r,
	idata,
	iaddr,
	ddata_w,
	d_rw,
	MemRead,
	MemWrite,
	cableALUmux);
input 	CLK;
input 	RESET_N;
input 	[31:0] ddata_r;
input 	[31:0] idata;
output 	[9:0] iaddr;
output 	[31:0] ddata_w;
output 	d_rw;
output 	MemRead;
output 	MemWrite;
output 	[31:0] cableALUmux;

// Design Ports Information
// iaddr[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[1]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[6]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[8]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iaddr[9]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[6]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[7]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[8]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[9]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[11]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[12]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[13]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[14]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[15]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[16]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[17]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[18]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[19]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[20]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[21]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[22]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[23]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[24]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[25]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[26]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[27]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[28]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[29]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[30]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_w[31]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_rw	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemRead	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[4]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[5]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[7]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[8]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[9]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[10]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[12]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[13]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[14]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[15]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[16]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[17]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[18]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[19]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[20]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[21]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[22]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[23]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[24]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[25]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[26]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[27]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[28]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[29]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[30]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cableALUmux[31]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[22]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[23]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[21]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[20]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[24]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[0]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[6]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[12]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[13]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[30]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[31]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[17]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[18]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[15]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[16]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[29]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[28]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[27]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[26]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[25]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[10]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[8]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[1]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[6]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[8]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[9]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[11]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[12]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[13]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[14]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[15]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[16]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[17]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[19]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[20]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[21]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[22]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[23]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[24]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[25]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[26]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[27]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[28]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[29]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[30]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ddata_r[31]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("procesador_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \iaddr[0]~output_o ;
wire \iaddr[1]~output_o ;
wire \iaddr[2]~output_o ;
wire \iaddr[3]~output_o ;
wire \iaddr[4]~output_o ;
wire \iaddr[5]~output_o ;
wire \iaddr[6]~output_o ;
wire \iaddr[7]~output_o ;
wire \iaddr[8]~output_o ;
wire \iaddr[9]~output_o ;
wire \ddata_w[0]~output_o ;
wire \ddata_w[1]~output_o ;
wire \ddata_w[2]~output_o ;
wire \ddata_w[3]~output_o ;
wire \ddata_w[4]~output_o ;
wire \ddata_w[5]~output_o ;
wire \ddata_w[6]~output_o ;
wire \ddata_w[7]~output_o ;
wire \ddata_w[8]~output_o ;
wire \ddata_w[9]~output_o ;
wire \ddata_w[10]~output_o ;
wire \ddata_w[11]~output_o ;
wire \ddata_w[12]~output_o ;
wire \ddata_w[13]~output_o ;
wire \ddata_w[14]~output_o ;
wire \ddata_w[15]~output_o ;
wire \ddata_w[16]~output_o ;
wire \ddata_w[17]~output_o ;
wire \ddata_w[18]~output_o ;
wire \ddata_w[19]~output_o ;
wire \ddata_w[20]~output_o ;
wire \ddata_w[21]~output_o ;
wire \ddata_w[22]~output_o ;
wire \ddata_w[23]~output_o ;
wire \ddata_w[24]~output_o ;
wire \ddata_w[25]~output_o ;
wire \ddata_w[26]~output_o ;
wire \ddata_w[27]~output_o ;
wire \ddata_w[28]~output_o ;
wire \ddata_w[29]~output_o ;
wire \ddata_w[30]~output_o ;
wire \ddata_w[31]~output_o ;
wire \d_rw~output_o ;
wire \MemRead~output_o ;
wire \MemWrite~output_o ;
wire \cableALUmux[0]~output_o ;
wire \cableALUmux[1]~output_o ;
wire \cableALUmux[2]~output_o ;
wire \cableALUmux[3]~output_o ;
wire \cableALUmux[4]~output_o ;
wire \cableALUmux[5]~output_o ;
wire \cableALUmux[6]~output_o ;
wire \cableALUmux[7]~output_o ;
wire \cableALUmux[8]~output_o ;
wire \cableALUmux[9]~output_o ;
wire \cableALUmux[10]~output_o ;
wire \cableALUmux[11]~output_o ;
wire \cableALUmux[12]~output_o ;
wire \cableALUmux[13]~output_o ;
wire \cableALUmux[14]~output_o ;
wire \cableALUmux[15]~output_o ;
wire \cableALUmux[16]~output_o ;
wire \cableALUmux[17]~output_o ;
wire \cableALUmux[18]~output_o ;
wire \cableALUmux[19]~output_o ;
wire \cableALUmux[20]~output_o ;
wire \cableALUmux[21]~output_o ;
wire \cableALUmux[22]~output_o ;
wire \cableALUmux[23]~output_o ;
wire \cableALUmux[24]~output_o ;
wire \cableALUmux[25]~output_o ;
wire \cableALUmux[26]~output_o ;
wire \cableALUmux[27]~output_o ;
wire \cableALUmux[28]~output_o ;
wire \cableALUmux[29]~output_o ;
wire \cableALUmux[30]~output_o ;
wire \cableALUmux[31]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \idata[6]~input_o ;
wire \idata[3]~input_o ;
wire \idata[0]~input_o ;
wire \idata[1]~input_o ;
wire \idata[2]~input_o ;
wire \control_inst|ALUOp[1]~0_combout ;
wire \idata[20]~input_o ;
wire \idata[7]~input_o ;
wire \idata[5]~input_o ;
wire \idata[4]~input_o ;
wire \Imm_Gen_inst|Selector5~0_combout ;
wire \Imm_Gen_inst|Selector5~1_combout ;
wire \sumador_inst2|Add0~0_combout ;
wire \RESET_N~input_o ;
wire \RESET_N~inputclkctrl_outclk ;
wire \control_inst|WideOr1~2_combout ;
wire \control_inst|WideOr1~3_combout ;
wire \idata[9]~input_o ;
wire \idata[22]~input_o ;
wire \Imm_Gen_inst|Selector1~0_combout ;
wire \Imm_Gen_inst|Selector3~0_combout ;
wire \idata[21]~input_o ;
wire \idata[23]~input_o ;
wire \REGBANK_inst|Equal1~0_combout ;
wire \idata[24]~input_o ;
wire \control_inst|Decoder0~0_combout ;
wire \ddata_r[2]~input_o ;
wire \idata[17]~input_o ;
wire \idata[18]~input_o ;
wire \idata[16]~input_o ;
wire \idata[15]~input_o ;
wire \REGBANK_inst|Equal0~0_combout ;
wire \idata[19]~input_o ;
wire \control_inst|WideOr3~3_combout ;
wire \control_inst|WideOr3~4_combout ;
wire \ALU_inst|ShiftLeft0~12_combout ;
wire \ddata_r[5]~input_o ;
wire \idata[8]~input_o ;
wire \Imm_Gen_inst|Selector4~0_combout ;
wire \control_inst|Decoder0~2_combout ;
wire \control_inst|WideOr0~2_combout ;
wire \control_inst|WideOr0~3_combout ;
wire \idata[12]~input_o ;
wire \idata[13]~input_o ;
wire \idata[30]~input_o ;
wire \idata[14]~input_o ;
wire \ALUcontrol_inst|WideOr0~0_combout ;
wire \control_inst|ALUOp[1]~1_combout ;
wire \ALUcontrol_inst|WideOr4~0_combout ;
wire \ALUcontrol_inst|Mux0~0_combout ;
wire \ALUcontrol_inst|Mux3~0_combout ;
wire \ALUcontrol_inst|Mux0~1_combout ;
wire \ALUcontrol_inst|WideOr2~0_combout ;
wire \ALUcontrol_inst|Mux2~0_combout ;
wire \ALUcontrol_inst|Mux2~1_combout ;
wire \idata[10]~input_o ;
wire \REGBANK_inst|Decoder0~13_combout ;
wire \control_inst|WideOr3~2_combout ;
wire \idata[11]~input_o ;
wire \control_inst|WideOr2~0_combout ;
wire \REGBANK_inst|mem[0][0]~17_combout ;
wire \REGBANK_inst|mem[7][0]~25_combout ;
wire \REGBANK_inst|mem[7][1]~q ;
wire \REGBANK_inst|Decoder0~0_combout ;
wire \REGBANK_inst|mem[6][0]~23_combout ;
wire \REGBANK_inst|mem[6][1]~q ;
wire \REGBANK_inst|Decoder0~5_combout ;
wire \REGBANK_inst|mem[5][0]~22_combout ;
wire \REGBANK_inst|mem[5][1]~q ;
wire \REGBANK_inst|mem[4][1]~feeder_combout ;
wire \REGBANK_inst|Decoder0~8_combout ;
wire \REGBANK_inst|mem[4][0]~24_combout ;
wire \REGBANK_inst|mem[4][1]~q ;
wire \mux_4to1_inst1|Mux30~11_combout ;
wire \mux_4to1_inst1|Mux30~12_combout ;
wire \REGBANK_inst|Decoder0~12_combout ;
wire \REGBANK_inst|mem[11][0]~21_combout ;
wire \REGBANK_inst|mem[11][1]~q ;
wire \REGBANK_inst|Decoder0~4_combout ;
wire \REGBANK_inst|mem[9][0]~19_combout ;
wire \REGBANK_inst|mem[9][1]~q ;
wire \REGBANK_inst|Decoder0~1_combout ;
wire \REGBANK_inst|mem[10][0]~18_combout ;
wire \REGBANK_inst|mem[10][1]~q ;
wire \REGBANK_inst|Decoder0~9_combout ;
wire \REGBANK_inst|mem[8][0]~20_combout ;
wire \REGBANK_inst|mem[8][1]~q ;
wire \mux_4to1_inst1|Mux30~13_combout ;
wire \mux_4to1_inst1|Mux30~14_combout ;
wire \REGBANK_inst|Decoder0~6_combout ;
wire \REGBANK_inst|mem[1][0]~27_combout ;
wire \REGBANK_inst|mem[1][1]~q ;
wire \REGBANK_inst|Decoder0~2_combout ;
wire \REGBANK_inst|mem[2][0]~26_combout ;
wire \REGBANK_inst|mem[2][1]~q ;
wire \REGBANK_inst|Decoder0~10_combout ;
wire \REGBANK_inst|mem[0][0]~28_combout ;
wire \REGBANK_inst|mem[0][1]~q ;
wire \mux_4to1_inst1|Mux30~15_combout ;
wire \mux_4to1_inst1|Mux30~16_combout ;
wire \mux_4to1_inst1|Mux30~17_combout ;
wire \REGBANK_inst|mem[15][1]~feeder_combout ;
wire \REGBANK_inst|Decoder0~15_combout ;
wire \REGBANK_inst|mem[15][0]~33_combout ;
wire \REGBANK_inst|mem[15][1]~q ;
wire \REGBANK_inst|Decoder0~3_combout ;
wire \REGBANK_inst|mem[14][0]~31_combout ;
wire \REGBANK_inst|mem[14][1]~q ;
wire \REGBANK_inst|mem[13][1]~feeder_combout ;
wire \REGBANK_inst|Decoder0~7_combout ;
wire \REGBANK_inst|mem[13][0]~30_combout ;
wire \REGBANK_inst|mem[13][1]~q ;
wire \REGBANK_inst|Decoder0~11_combout ;
wire \REGBANK_inst|mem[12][0]~32_combout ;
wire \REGBANK_inst|mem[12][1]~q ;
wire \mux_4to1_inst1|Mux30~18_combout ;
wire \mux_4to1_inst1|Mux30~19_combout ;
wire \mux_4to1_inst1|Mux30~20_combout ;
wire \sumador_inst2|Add0~1 ;
wire \sumador_inst2|Add0~2_combout ;
wire \REGBANK_inst|mem[31][1]~feeder_combout ;
wire \REGBANK_inst|mem[30][0]~0_combout ;
wire \REGBANK_inst|mem[31][0]~16_combout ;
wire \REGBANK_inst|mem[31][1]~q ;
wire \REGBANK_inst|mem[23][0]~14_combout ;
wire \REGBANK_inst|mem[23][1]~q ;
wire \REGBANK_inst|mem[27][0]~13_combout ;
wire \REGBANK_inst|mem[27][1]~q ;
wire \REGBANK_inst|Decoder0~14_combout ;
wire \REGBANK_inst|mem[19][0]~15_combout ;
wire \REGBANK_inst|mem[19][1]~q ;
wire \mux_4to1_inst1|Mux30~7_combout ;
wire \mux_4to1_inst1|Mux30~8_combout ;
wire \REGBANK_inst|mem[21][1]~feeder_combout ;
wire \REGBANK_inst|mem[21][0]~6_combout ;
wire \REGBANK_inst|mem[21][1]~q ;
wire \REGBANK_inst|mem[29][0]~8_combout ;
wire \REGBANK_inst|mem[29][1]~q ;
wire \REGBANK_inst|mem[17][0]~7_combout ;
wire \REGBANK_inst|mem[17][1]~q ;
wire \REGBANK_inst|mem[25][1]~feeder_combout ;
wire \REGBANK_inst|mem[25][0]~5_combout ;
wire \REGBANK_inst|mem[25][1]~q ;
wire \mux_4to1_inst1|Mux30~0_combout ;
wire \mux_4to1_inst1|Mux30~1_combout ;
wire \REGBANK_inst|mem[24][1]~feeder_combout ;
wire \REGBANK_inst|mem[24][0]~10_combout ;
wire \REGBANK_inst|mem[24][1]~q ;
wire \REGBANK_inst|mem[28][0]~12_combout ;
wire \REGBANK_inst|mem[28][1]~q ;
wire \REGBANK_inst|mem[20][0]~9_combout ;
wire \REGBANK_inst|mem[20][1]~q ;
wire \REGBANK_inst|mem[16][0]~11_combout ;
wire \REGBANK_inst|mem[16][1]~q ;
wire \mux_4to1_inst1|Mux30~4_combout ;
wire \mux_4to1_inst1|Mux30~5_combout ;
wire \REGBANK_inst|mem[26][0]~2_combout ;
wire \REGBANK_inst|mem[26][1]~q ;
wire \REGBANK_inst|mem[30][0]~4_combout ;
wire \REGBANK_inst|mem[30][1]~q ;
wire \REGBANK_inst|mem[18][0]~3_combout ;
wire \REGBANK_inst|mem[18][1]~q ;
wire \REGBANK_inst|mem[22][1]~feeder_combout ;
wire \REGBANK_inst|mem[22][0]~1_combout ;
wire \REGBANK_inst|mem[22][1]~q ;
wire \mux_4to1_inst1|Mux30~2_combout ;
wire \mux_4to1_inst1|Mux30~3_combout ;
wire \mux_4to1_inst1|Mux30~6_combout ;
wire \mux_4to1_inst1|Mux30~9_combout ;
wire \mux_4to1_inst1|Mux30~10_combout ;
wire \mux_4to1_inst1|Mux30~21_combout ;
wire \ddata_r[0]~input_o ;
wire \Imm_Gen_inst|WideOr0~2_combout ;
wire \Imm_Gen_inst|WideOr0~3_combout ;
wire \idata[31]~input_o ;
wire \ddata_r[31]~input_o ;
wire \REGBANK_inst|mem[14][31]~q ;
wire \REGBANK_inst|mem[15][31]~q ;
wire \REGBANK_inst|mem[12][31]~q ;
wire \REGBANK_inst|mem[13][31]~q ;
wire \REGBANK_inst|read_data1[31]~21_combout ;
wire \REGBANK_inst|read_data1[31]~22_combout ;
wire \REGBANK_inst|mem[7][31]~q ;
wire \REGBANK_inst|mem[6][31]~q ;
wire \REGBANK_inst|mem[5][31]~feeder_combout ;
wire \REGBANK_inst|mem[5][31]~q ;
wire \REGBANK_inst|read_data1[31]~14_combout ;
wire \REGBANK_inst|read_data1[31]~15_combout ;
wire \REGBANK_inst|mem[11][31]~feeder_combout ;
wire \REGBANK_inst|mem[11][31]~q ;
wire \REGBANK_inst|mem[9][31]~q ;
wire \REGBANK_inst|mem[10][31]~feeder_combout ;
wire \REGBANK_inst|mem[10][31]~q ;
wire \REGBANK_inst|mem[8][31]~feeder_combout ;
wire \REGBANK_inst|mem[8][31]~q ;
wire \REGBANK_inst|read_data1[31]~16_combout ;
wire \REGBANK_inst|read_data1[31]~17_combout ;
wire \REGBANK_inst|mem[3][0]~29_combout ;
wire \REGBANK_inst|mem[3][31]~q ;
wire \REGBANK_inst|mem[1][31]~q ;
wire \REGBANK_inst|mem[2][31]~q ;
wire \REGBANK_inst|mem[0][31]~q ;
wire \REGBANK_inst|read_data1[31]~18_combout ;
wire \REGBANK_inst|read_data1[31]~19_combout ;
wire \REGBANK_inst|read_data1[31]~20_combout ;
wire \REGBANK_inst|read_data1[31]~23_combout ;
wire \REGBANK_inst|mem[25][31]~q ;
wire \REGBANK_inst|mem[17][31]~q ;
wire \REGBANK_inst|read_data1[31]~4_combout ;
wire \REGBANK_inst|mem[21][31]~q ;
wire \REGBANK_inst|mem[29][31]~q ;
wire \REGBANK_inst|read_data1[31]~5_combout ;
wire \REGBANK_inst|mem[31][31]~q ;
wire \REGBANK_inst|mem[23][31]~q ;
wire \REGBANK_inst|mem[27][31]~q ;
wire \REGBANK_inst|mem[19][31]~q ;
wire \REGBANK_inst|read_data1[31]~11_combout ;
wire \REGBANK_inst|read_data1[31]~12_combout ;
wire \REGBANK_inst|mem[22][31]~q ;
wire \REGBANK_inst|mem[18][31]~q ;
wire \REGBANK_inst|read_data1[31]~6_combout ;
wire \REGBANK_inst|mem[26][31]~q ;
wire \REGBANK_inst|mem[30][31]~q ;
wire \REGBANK_inst|read_data1[31]~7_combout ;
wire \REGBANK_inst|mem[16][31]~feeder_combout ;
wire \REGBANK_inst|mem[16][31]~q ;
wire \REGBANK_inst|mem[20][31]~q ;
wire \REGBANK_inst|read_data1[31]~8_combout ;
wire \REGBANK_inst|mem[24][31]~q ;
wire \REGBANK_inst|mem[28][31]~feeder_combout ;
wire \REGBANK_inst|mem[28][31]~q ;
wire \REGBANK_inst|read_data1[31]~9_combout ;
wire \REGBANK_inst|read_data1[31]~10_combout ;
wire \REGBANK_inst|read_data1[31]~13_combout ;
wire \REGBANK_inst|read_data1[31]~24_combout ;
wire \mux_4to1_inst1|Mux0~2_combout ;
wire \ddata_r[30]~input_o ;
wire \ALUcontrol_inst|WideOr3~0_combout ;
wire \ALUcontrol_inst|Mux3~1_combout ;
wire \ALU_inst|Mux29~19_combout ;
wire \ALUcontrol_inst|Mux1~0_combout ;
wire \ALUcontrol_inst|Mux1~1_combout ;
wire \ALUcontrol_inst|Mux1~2_combout ;
wire \Imm_Gen_inst|Selector1~1_combout ;
wire \ddata_r[4]~input_o ;
wire \control_inst|ALUOp[1]~2_combout ;
wire \REGBANK_inst|mem[5][0]~q ;
wire \REGBANK_inst|mem[7][0]~q ;
wire \REGBANK_inst|mem[4][0]~q ;
wire \REGBANK_inst|mem[6][0]~feeder_combout ;
wire \REGBANK_inst|mem[6][0]~q ;
wire \REGBANK_inst|read_data2[0]~12_combout ;
wire \REGBANK_inst|read_data2[0]~13_combout ;
wire \REGBANK_inst|mem[3][0]~feeder_combout ;
wire \REGBANK_inst|mem[3][0]~q ;
wire \REGBANK_inst|mem[2][0]~feeder_combout ;
wire \REGBANK_inst|mem[2][0]~q ;
wire \REGBANK_inst|mem[0][0]~q ;
wire \REGBANK_inst|mem[1][0]~q ;
wire \REGBANK_inst|read_data2[0]~14_combout ;
wire \REGBANK_inst|read_data2[0]~15_combout ;
wire \REGBANK_inst|read_data2[0]~16_combout ;
wire \REGBANK_inst|mem[10][0]~q ;
wire \REGBANK_inst|mem[11][0]~q ;
wire \REGBANK_inst|mem[8][0]~q ;
wire \REGBANK_inst|mem[9][0]~q ;
wire \REGBANK_inst|read_data2[0]~10_combout ;
wire \REGBANK_inst|read_data2[0]~11_combout ;
wire \REGBANK_inst|mem[15][0]~q ;
wire \REGBANK_inst|mem[14][0]~q ;
wire \REGBANK_inst|mem[12][0]~q ;
wire \REGBANK_inst|read_data2[0]~17_combout ;
wire \REGBANK_inst|read_data2[0]~18_combout ;
wire \REGBANK_inst|read_data2[0]~19_combout ;
wire \REGBANK_inst|mem[27][0]~q ;
wire \REGBANK_inst|mem[31][0]~q ;
wire \REGBANK_inst|mem[23][0]~feeder_combout ;
wire \REGBANK_inst|mem[23][0]~q ;
wire \REGBANK_inst|mem[19][0]~q ;
wire \REGBANK_inst|read_data2[0]~7_combout ;
wire \REGBANK_inst|read_data2[0]~8_combout ;
wire \REGBANK_inst|mem[22][0]~feeder_combout ;
wire \REGBANK_inst|mem[22][0]~q ;
wire \REGBANK_inst|mem[26][0]~feeder_combout ;
wire \REGBANK_inst|mem[26][0]~q ;
wire \REGBANK_inst|mem[18][0]~q ;
wire \REGBANK_inst|read_data2[0]~0_combout ;
wire \REGBANK_inst|mem[30][0]~q ;
wire \REGBANK_inst|read_data2[0]~1_combout ;
wire \REGBANK_inst|mem[25][0]~feeder_combout ;
wire \REGBANK_inst|mem[25][0]~q ;
wire \REGBANK_inst|mem[29][0]~q ;
wire \REGBANK_inst|mem[17][0]~q ;
wire \REGBANK_inst|mem[21][0]~q ;
wire \REGBANK_inst|read_data2[0]~2_combout ;
wire \REGBANK_inst|read_data2[0]~3_combout ;
wire \REGBANK_inst|mem[28][0]~q ;
wire \REGBANK_inst|mem[20][0]~q ;
wire \REGBANK_inst|mem[16][0]~feeder_combout ;
wire \REGBANK_inst|mem[16][0]~q ;
wire \REGBANK_inst|mem[24][0]~feeder_combout ;
wire \REGBANK_inst|mem[24][0]~q ;
wire \REGBANK_inst|read_data2[0]~4_combout ;
wire \REGBANK_inst|read_data2[0]~5_combout ;
wire \REGBANK_inst|read_data2[0]~6_combout ;
wire \REGBANK_inst|read_data2[0]~9_combout ;
wire \REGBANK_inst|read_data2[0]~20_combout ;
wire \mux_2to1_inst1|salida[0]~54_combout ;
wire \ddata_r[7]~input_o ;
wire \ddata_r[11]~input_o ;
wire \ddata_r[18]~input_o ;
wire \Imm_Gen_inst|Selector2~0_combout ;
wire \ddata_r[3]~input_o ;
wire \ALUcontrol_inst|Mux3~2_combout ;
wire \idata[28]~input_o ;
wire \ddata_r[8]~input_o ;
wire \ALU_inst|ShiftRight0~49_combout ;
wire \ddata_r[25]~input_o ;
wire \ddata_r[28]~input_o ;
wire \ddata_r[29]~input_o ;
wire \REGBANK_inst|read_data1[31]~468_combout ;
wire \ALU_inst|ShiftRight0~41_combout ;
wire \REGBANK_inst|mem[28][30]~feeder_combout ;
wire \REGBANK_inst|mem[28][30]~q ;
wire \REGBANK_inst|mem[20][30]~q ;
wire \REGBANK_inst|mem[24][30]~q ;
wire \REGBANK_inst|mem[16][30]~feeder_combout ;
wire \REGBANK_inst|mem[16][30]~q ;
wire \REGBANK_inst|read_data1[30]~29_combout ;
wire \REGBANK_inst|read_data1[30]~30_combout ;
wire \REGBANK_inst|mem[29][30]~q ;
wire \REGBANK_inst|mem[25][30]~q ;
wire \REGBANK_inst|mem[21][30]~q ;
wire \REGBANK_inst|mem[17][30]~q ;
wire \REGBANK_inst|read_data1[30]~27_combout ;
wire \REGBANK_inst|read_data1[30]~28_combout ;
wire \REGBANK_inst|read_data1[30]~31_combout ;
wire \REGBANK_inst|mem[31][30]~q ;
wire \REGBANK_inst|mem[27][30]~q ;
wire \REGBANK_inst|mem[23][30]~q ;
wire \REGBANK_inst|mem[19][30]~feeder_combout ;
wire \REGBANK_inst|mem[19][30]~q ;
wire \REGBANK_inst|read_data1[30]~32_combout ;
wire \REGBANK_inst|read_data1[30]~33_combout ;
wire \REGBANK_inst|mem[30][30]~q ;
wire \REGBANK_inst|mem[22][30]~q ;
wire \REGBANK_inst|mem[26][30]~q ;
wire \REGBANK_inst|mem[18][30]~q ;
wire \REGBANK_inst|read_data1[30]~25_combout ;
wire \REGBANK_inst|read_data1[30]~26_combout ;
wire \REGBANK_inst|read_data1[30]~34_combout ;
wire \REGBANK_inst|read_data1[30]~450_combout ;
wire \ALU_inst|ShiftRight1~5_combout ;
wire \ALU_inst|ShiftRight0~42_combout ;
wire \ALU_inst|ShiftLeft0~145_combout ;
wire \ALUcontrol_inst|Mux2~2_combout ;
wire \ALUcontrol_inst|Mux3~3_combout ;
wire \ALU_inst|Mux29~12_combout ;
wire \ALU_inst|Mux1~0_combout ;
wire \ALU_inst|Mux14~6_combout ;
wire \REGBANK_inst|mem[15][29]~feeder_combout ;
wire \REGBANK_inst|mem[15][29]~q ;
wire \REGBANK_inst|mem[14][29]~feeder_combout ;
wire \REGBANK_inst|mem[14][29]~q ;
wire \REGBANK_inst|mem[12][29]~q ;
wire \REGBANK_inst|mem[13][29]~q ;
wire \REGBANK_inst|read_data2[29]~626_combout ;
wire \REGBANK_inst|read_data2[29]~627_combout ;
wire \REGBANK_inst|mem[6][29]~q ;
wire \REGBANK_inst|mem[7][29]~q ;
wire \REGBANK_inst|mem[4][29]~q ;
wire \REGBANK_inst|mem[5][29]~q ;
wire \REGBANK_inst|read_data2[29]~619_combout ;
wire \REGBANK_inst|read_data2[29]~620_combout ;
wire \REGBANK_inst|mem[1][29]~q ;
wire \REGBANK_inst|mem[3][29]~q ;
wire \REGBANK_inst|mem[0][29]~q ;
wire \REGBANK_inst|mem[2][29]~feeder_combout ;
wire \REGBANK_inst|mem[2][29]~q ;
wire \REGBANK_inst|read_data2[29]~623_combout ;
wire \REGBANK_inst|read_data2[29]~624_combout ;
wire \REGBANK_inst|mem[8][29]~q ;
wire \REGBANK_inst|mem[10][29]~q ;
wire \REGBANK_inst|read_data2[29]~621_combout ;
wire \REGBANK_inst|mem[11][29]~q ;
wire \REGBANK_inst|mem[9][29]~q ;
wire \REGBANK_inst|read_data2[29]~622_combout ;
wire \REGBANK_inst|read_data2[29]~625_combout ;
wire \REGBANK_inst|read_data2[29]~628_combout ;
wire \REGBANK_inst|mem[21][29]~feeder_combout ;
wire \REGBANK_inst|mem[21][29]~q ;
wire \REGBANK_inst|mem[17][29]~q ;
wire \REGBANK_inst|mem[25][29]~feeder_combout ;
wire \REGBANK_inst|mem[25][29]~q ;
wire \REGBANK_inst|read_data2[29]~609_combout ;
wire \REGBANK_inst|read_data2[29]~610_combout ;
wire \REGBANK_inst|mem[31][29]~feeder_combout ;
wire \REGBANK_inst|mem[31][29]~q ;
wire \REGBANK_inst|mem[23][29]~q ;
wire \REGBANK_inst|mem[27][29]~q ;
wire \REGBANK_inst|mem[19][29]~feeder_combout ;
wire \REGBANK_inst|mem[19][29]~q ;
wire \REGBANK_inst|read_data2[29]~616_combout ;
wire \REGBANK_inst|read_data2[29]~617_combout ;
wire \REGBANK_inst|mem[26][29]~q ;
wire \REGBANK_inst|mem[18][29]~q ;
wire \REGBANK_inst|mem[22][29]~q ;
wire \REGBANK_inst|read_data2[29]~611_combout ;
wire \REGBANK_inst|mem[30][29]~q ;
wire \REGBANK_inst|read_data2[29]~612_combout ;
wire \REGBANK_inst|mem[28][29]~feeder_combout ;
wire \REGBANK_inst|mem[28][29]~q ;
wire \REGBANK_inst|mem[24][29]~q ;
wire \REGBANK_inst|mem[16][29]~feeder_combout ;
wire \REGBANK_inst|mem[16][29]~q ;
wire \REGBANK_inst|mem[20][29]~q ;
wire \REGBANK_inst|read_data2[29]~613_combout ;
wire \REGBANK_inst|read_data2[29]~614_combout ;
wire \REGBANK_inst|read_data2[29]~615_combout ;
wire \REGBANK_inst|read_data2[29]~618_combout ;
wire \REGBANK_inst|read_data2[29]~629_combout ;
wire \mux_2to1_inst1|salida[29]~57_combout ;
wire \ALU_inst|Mux3~2_combout ;
wire \ALU_inst|ShiftRight0~47_combout ;
wire \ALU_inst|ShiftRight1~60_combout ;
wire \ALU_inst|Mux2~6_combout ;
wire \mux_4to1_inst1|Mux2~2_combout ;
wire \REGBANK_inst|mem[22][28]~q ;
wire \REGBANK_inst|mem[30][28]~q ;
wire \REGBANK_inst|mem[26][28]~q ;
wire \REGBANK_inst|read_data2[28]~588_combout ;
wire \REGBANK_inst|read_data2[28]~589_combout ;
wire \REGBANK_inst|mem[27][28]~q ;
wire \REGBANK_inst|mem[31][28]~q ;
wire \REGBANK_inst|mem[19][28]~q ;
wire \REGBANK_inst|mem[23][28]~q ;
wire \REGBANK_inst|read_data2[28]~595_combout ;
wire \REGBANK_inst|read_data2[28]~596_combout ;
wire \REGBANK_inst|mem[28][28]~feeder_combout ;
wire \REGBANK_inst|mem[28][28]~q ;
wire \REGBANK_inst|mem[20][28]~q ;
wire \REGBANK_inst|mem[16][28]~feeder_combout ;
wire \REGBANK_inst|mem[16][28]~q ;
wire \REGBANK_inst|mem[24][28]~q ;
wire \REGBANK_inst|read_data2[28]~592_combout ;
wire \REGBANK_inst|read_data2[28]~593_combout ;
wire \REGBANK_inst|mem[25][28]~q ;
wire \REGBANK_inst|mem[29][28]~q ;
wire \REGBANK_inst|mem[17][28]~q ;
wire \REGBANK_inst|mem[21][28]~feeder_combout ;
wire \REGBANK_inst|mem[21][28]~q ;
wire \REGBANK_inst|read_data2[28]~590_combout ;
wire \REGBANK_inst|read_data2[28]~591_combout ;
wire \REGBANK_inst|read_data2[28]~594_combout ;
wire \REGBANK_inst|read_data2[28]~597_combout ;
wire \REGBANK_inst|mem[12][28]~q ;
wire \REGBANK_inst|mem[14][28]~q ;
wire \REGBANK_inst|read_data2[28]~605_combout ;
wire \REGBANK_inst|mem[13][28]~q ;
wire \REGBANK_inst|mem[15][28]~feeder_combout ;
wire \REGBANK_inst|mem[15][28]~q ;
wire \REGBANK_inst|read_data2[28]~606_combout ;
wire \REGBANK_inst|mem[2][28]~q ;
wire \REGBANK_inst|mem[3][28]~q ;
wire \REGBANK_inst|mem[0][28]~q ;
wire \REGBANK_inst|mem[1][28]~q ;
wire \REGBANK_inst|read_data2[28]~602_combout ;
wire \REGBANK_inst|read_data2[28]~603_combout ;
wire \REGBANK_inst|mem[6][28]~q ;
wire \REGBANK_inst|mem[4][28]~q ;
wire \REGBANK_inst|read_data2[28]~600_combout ;
wire \REGBANK_inst|mem[5][28]~q ;
wire \REGBANK_inst|mem[7][28]~q ;
wire \REGBANK_inst|read_data2[28]~601_combout ;
wire \REGBANK_inst|read_data2[28]~604_combout ;
wire \REGBANK_inst|mem[10][28]~q ;
wire \REGBANK_inst|mem[11][28]~feeder_combout ;
wire \REGBANK_inst|mem[11][28]~q ;
wire \REGBANK_inst|mem[8][28]~q ;
wire \REGBANK_inst|mem[9][28]~q ;
wire \REGBANK_inst|read_data2[28]~598_combout ;
wire \REGBANK_inst|read_data2[28]~599_combout ;
wire \REGBANK_inst|read_data2[28]~607_combout ;
wire \REGBANK_inst|read_data2[28]~608_combout ;
wire \mux_2to1_inst1|salida[28]~58_combout ;
wire \REGBANK_inst|read_data1[28]~76_combout ;
wire \REGBANK_inst|read_data1[28]~77_combout ;
wire \REGBANK_inst|read_data1[28]~83_combout ;
wire \REGBANK_inst|read_data1[28]~84_combout ;
wire \REGBANK_inst|read_data1[28]~80_combout ;
wire \REGBANK_inst|read_data1[28]~81_combout ;
wire \REGBANK_inst|read_data1[28]~78_combout ;
wire \REGBANK_inst|read_data1[28]~79_combout ;
wire \REGBANK_inst|read_data1[28]~82_combout ;
wire \REGBANK_inst|read_data1[28]~85_combout ;
wire \mux_4to1_inst1|Mux3~0_combout ;
wire \ddata_r[27]~input_o ;
wire \ALU_inst|ShiftRight0~55_combout ;
wire \REGBANK_inst|mem[13][27]~q ;
wire \REGBANK_inst|mem[12][27]~q ;
wire \REGBANK_inst|read_data1[27]~103_combout ;
wire \REGBANK_inst|mem[15][27]~q ;
wire \REGBANK_inst|mem[14][27]~q ;
wire \REGBANK_inst|read_data1[27]~104_combout ;
wire \REGBANK_inst|mem[7][27]~q ;
wire \REGBANK_inst|mem[6][27]~q ;
wire \REGBANK_inst|mem[5][27]~feeder_combout ;
wire \REGBANK_inst|mem[5][27]~q ;
wire \REGBANK_inst|mem[4][27]~q ;
wire \REGBANK_inst|read_data1[27]~96_combout ;
wire \REGBANK_inst|read_data1[27]~97_combout ;
wire \REGBANK_inst|mem[9][27]~feeder_combout ;
wire \REGBANK_inst|mem[9][27]~q ;
wire \REGBANK_inst|mem[10][27]~q ;
wire \REGBANK_inst|mem[8][27]~q ;
wire \REGBANK_inst|read_data1[27]~98_combout ;
wire \REGBANK_inst|mem[11][27]~feeder_combout ;
wire \REGBANK_inst|mem[11][27]~q ;
wire \REGBANK_inst|read_data1[27]~99_combout ;
wire \REGBANK_inst|mem[3][27]~q ;
wire \REGBANK_inst|mem[1][27]~q ;
wire \REGBANK_inst|mem[0][27]~q ;
wire \REGBANK_inst|mem[2][27]~feeder_combout ;
wire \REGBANK_inst|mem[2][27]~q ;
wire \REGBANK_inst|read_data1[27]~100_combout ;
wire \REGBANK_inst|read_data1[27]~101_combout ;
wire \REGBANK_inst|read_data1[27]~102_combout ;
wire \REGBANK_inst|read_data1[27]~105_combout ;
wire \REGBANK_inst|read_data1[27]~446_combout ;
wire \ALU_inst|ShiftRight1~36_combout ;
wire \ALU_inst|ShiftRight1~37_combout ;
wire \ALU_inst|ShiftRight0~56_combout ;
wire \ALU_inst|ShiftRight1~57_combout ;
wire \REGBANK_inst|mem[21][27]~q ;
wire \REGBANK_inst|mem[29][27]~q ;
wire \REGBANK_inst|mem[17][27]~q ;
wire \REGBANK_inst|mem[25][27]~q ;
wire \REGBANK_inst|read_data2[27]~567_combout ;
wire \REGBANK_inst|read_data2[27]~568_combout ;
wire \REGBANK_inst|mem[18][27]~q ;
wire \REGBANK_inst|mem[22][27]~q ;
wire \REGBANK_inst|read_data2[27]~569_combout ;
wire \REGBANK_inst|mem[30][27]~q ;
wire \REGBANK_inst|mem[26][27]~q ;
wire \REGBANK_inst|read_data2[27]~570_combout ;
wire \REGBANK_inst|mem[28][27]~feeder_combout ;
wire \REGBANK_inst|mem[28][27]~q ;
wire \REGBANK_inst|mem[20][27]~q ;
wire \REGBANK_inst|mem[16][27]~feeder_combout ;
wire \REGBANK_inst|mem[16][27]~q ;
wire \REGBANK_inst|read_data2[27]~571_combout ;
wire \REGBANK_inst|mem[24][27]~q ;
wire \REGBANK_inst|read_data2[27]~572_combout ;
wire \REGBANK_inst|read_data2[27]~573_combout ;
wire \REGBANK_inst|mem[23][27]~q ;
wire \REGBANK_inst|mem[31][27]~feeder_combout ;
wire \REGBANK_inst|mem[31][27]~q ;
wire \REGBANK_inst|mem[19][27]~q ;
wire \REGBANK_inst|read_data2[27]~574_combout ;
wire \REGBANK_inst|read_data2[27]~575_combout ;
wire \REGBANK_inst|read_data2[27]~576_combout ;
wire \REGBANK_inst|read_data2[27]~577_combout ;
wire \REGBANK_inst|read_data2[27]~578_combout ;
wire \REGBANK_inst|read_data2[27]~584_combout ;
wire \REGBANK_inst|read_data2[27]~585_combout ;
wire \REGBANK_inst|read_data2[27]~579_combout ;
wire \REGBANK_inst|read_data2[27]~580_combout ;
wire \REGBANK_inst|read_data2[27]~581_combout ;
wire \REGBANK_inst|read_data2[27]~582_combout ;
wire \REGBANK_inst|read_data2[27]~583_combout ;
wire \REGBANK_inst|read_data2[27]~586_combout ;
wire \REGBANK_inst|read_data2[27]~587_combout ;
wire \mux_2to1_inst1|salida[27]~59_combout ;
wire \ALU_inst|Mux4~4_combout ;
wire \ddata_r[26]~input_o ;
wire \ALU_inst|ShiftRight1~29_combout ;
wire \ALU_inst|ShiftRight1~30_combout ;
wire \ALU_inst|ShiftRight1~28_combout ;
wire \ALU_inst|ShiftRight0~51_combout ;
wire \ALU_inst|ShiftRight0~52_combout ;
wire \ALU_inst|ShiftRight1~31_combout ;
wire \ALU_inst|ShiftRight1~32_combout ;
wire \ALU_inst|ShiftRight1~56_combout ;
wire \ALU_inst|Mux5~4_combout ;
wire \REGBANK_inst|mem[26][26]~q ;
wire \REGBANK_inst|mem[18][26]~q ;
wire \REGBANK_inst|read_data1[26]~106_combout ;
wire \REGBANK_inst|mem[22][26]~q ;
wire \REGBANK_inst|mem[30][26]~q ;
wire \REGBANK_inst|read_data1[26]~107_combout ;
wire \REGBANK_inst|mem[23][26]~q ;
wire \REGBANK_inst|mem[19][26]~feeder_combout ;
wire \REGBANK_inst|mem[19][26]~q ;
wire \REGBANK_inst|read_data1[26]~113_combout ;
wire \REGBANK_inst|mem[27][26]~q ;
wire \REGBANK_inst|mem[31][26]~q ;
wire \REGBANK_inst|read_data1[26]~114_combout ;
wire \REGBANK_inst|mem[25][26]~feeder_combout ;
wire \REGBANK_inst|mem[25][26]~q ;
wire \REGBANK_inst|mem[29][26]~q ;
wire \REGBANK_inst|mem[21][26]~q ;
wire \REGBANK_inst|mem[17][26]~q ;
wire \REGBANK_inst|read_data1[26]~108_combout ;
wire \REGBANK_inst|read_data1[26]~109_combout ;
wire \REGBANK_inst|mem[28][26]~feeder_combout ;
wire \REGBANK_inst|mem[28][26]~q ;
wire \REGBANK_inst|mem[20][26]~q ;
wire \REGBANK_inst|mem[24][26]~q ;
wire \REGBANK_inst|mem[16][26]~feeder_combout ;
wire \REGBANK_inst|mem[16][26]~q ;
wire \REGBANK_inst|read_data1[26]~110_combout ;
wire \REGBANK_inst|read_data1[26]~111_combout ;
wire \REGBANK_inst|read_data1[26]~112_combout ;
wire \REGBANK_inst|read_data1[26]~115_combout ;
wire \REGBANK_inst|mem[11][26]~feeder_combout ;
wire \REGBANK_inst|mem[11][26]~q ;
wire \REGBANK_inst|mem[10][26]~q ;
wire \REGBANK_inst|mem[9][26]~feeder_combout ;
wire \REGBANK_inst|mem[9][26]~q ;
wire \REGBANK_inst|mem[8][26]~q ;
wire \REGBANK_inst|read_data1[26]~116_combout ;
wire \REGBANK_inst|read_data1[26]~117_combout ;
wire \REGBANK_inst|mem[13][26]~q ;
wire \REGBANK_inst|mem[14][26]~q ;
wire \REGBANK_inst|mem[12][26]~q ;
wire \REGBANK_inst|read_data1[26]~123_combout ;
wire \REGBANK_inst|read_data1[26]~124_combout ;
wire \REGBANK_inst|mem[3][26]~q ;
wire \REGBANK_inst|mem[2][26]~q ;
wire \REGBANK_inst|mem[1][26]~feeder_combout ;
wire \REGBANK_inst|mem[1][26]~q ;
wire \REGBANK_inst|mem[0][26]~q ;
wire \REGBANK_inst|read_data1[26]~120_combout ;
wire \REGBANK_inst|read_data1[26]~121_combout ;
wire \REGBANK_inst|mem[6][26]~q ;
wire \REGBANK_inst|mem[4][26]~q ;
wire \REGBANK_inst|read_data1[26]~118_combout ;
wire \REGBANK_inst|mem[5][26]~q ;
wire \REGBANK_inst|mem[7][26]~q ;
wire \REGBANK_inst|read_data1[26]~119_combout ;
wire \REGBANK_inst|read_data1[26]~122_combout ;
wire \REGBANK_inst|read_data1[26]~125_combout ;
wire \mux_4to1_inst1|Mux5~0_combout ;
wire \REGBANK_inst|mem[21][25]~feeder_combout ;
wire \REGBANK_inst|mem[21][25]~q ;
wire \REGBANK_inst|mem[29][25]~q ;
wire \REGBANK_inst|mem[17][25]~q ;
wire \REGBANK_inst|mem[25][25]~feeder_combout ;
wire \REGBANK_inst|mem[25][25]~q ;
wire \REGBANK_inst|read_data1[25]~126_combout ;
wire \REGBANK_inst|read_data1[25]~127_combout ;
wire \REGBANK_inst|mem[31][25]~q ;
wire \REGBANK_inst|mem[23][25]~q ;
wire \REGBANK_inst|mem[27][25]~q ;
wire \REGBANK_inst|mem[19][25]~feeder_combout ;
wire \REGBANK_inst|mem[19][25]~q ;
wire \REGBANK_inst|read_data1[25]~133_combout ;
wire \REGBANK_inst|read_data1[25]~134_combout ;
wire \REGBANK_inst|mem[28][25]~feeder_combout ;
wire \REGBANK_inst|mem[28][25]~q ;
wire \REGBANK_inst|mem[24][25]~q ;
wire \REGBANK_inst|mem[20][25]~q ;
wire \REGBANK_inst|mem[16][25]~feeder_combout ;
wire \REGBANK_inst|mem[16][25]~q ;
wire \REGBANK_inst|read_data1[25]~130_combout ;
wire \REGBANK_inst|read_data1[25]~131_combout ;
wire \REGBANK_inst|mem[30][25]~q ;
wire \REGBANK_inst|mem[26][25]~q ;
wire \REGBANK_inst|mem[22][25]~q ;
wire \REGBANK_inst|mem[18][25]~q ;
wire \REGBANK_inst|read_data1[25]~128_combout ;
wire \REGBANK_inst|read_data1[25]~129_combout ;
wire \REGBANK_inst|read_data1[25]~132_combout ;
wire \REGBANK_inst|read_data1[25]~135_combout ;
wire \mux_4to1_inst1|Mux6~0_combout ;
wire \REGBANK_inst|read_data2[25]~529_combout ;
wire \REGBANK_inst|read_data2[25]~530_combout ;
wire \REGBANK_inst|read_data2[25]~527_combout ;
wire \REGBANK_inst|read_data2[25]~528_combout ;
wire \REGBANK_inst|read_data2[25]~531_combout ;
wire \REGBANK_inst|read_data2[25]~532_combout ;
wire \REGBANK_inst|read_data2[25]~533_combout ;
wire \REGBANK_inst|read_data2[25]~525_combout ;
wire \REGBANK_inst|read_data2[25]~526_combout ;
wire \REGBANK_inst|read_data2[25]~534_combout ;
wire \REGBANK_inst|mem[6][25]~q ;
wire \REGBANK_inst|mem[7][25]~q ;
wire \REGBANK_inst|mem[4][25]~q ;
wire \REGBANK_inst|mem[5][25]~feeder_combout ;
wire \REGBANK_inst|mem[5][25]~q ;
wire \REGBANK_inst|read_data2[25]~535_combout ;
wire \REGBANK_inst|read_data2[25]~536_combout ;
wire \REGBANK_inst|mem[13][25]~q ;
wire \REGBANK_inst|mem[12][25]~q ;
wire \REGBANK_inst|read_data2[25]~542_combout ;
wire \REGBANK_inst|mem[15][25]~q ;
wire \REGBANK_inst|read_data2[25]~543_combout ;
wire \REGBANK_inst|mem[1][25]~feeder_combout ;
wire \REGBANK_inst|mem[1][25]~q ;
wire \REGBANK_inst|mem[3][25]~q ;
wire \REGBANK_inst|mem[0][25]~q ;
wire \REGBANK_inst|mem[2][25]~feeder_combout ;
wire \REGBANK_inst|mem[2][25]~q ;
wire \REGBANK_inst|read_data2[25]~539_combout ;
wire \REGBANK_inst|read_data2[25]~540_combout ;
wire \REGBANK_inst|mem[9][25]~q ;
wire \REGBANK_inst|mem[11][25]~q ;
wire \REGBANK_inst|mem[10][25]~q ;
wire \REGBANK_inst|mem[8][25]~q ;
wire \REGBANK_inst|read_data2[25]~537_combout ;
wire \REGBANK_inst|read_data2[25]~538_combout ;
wire \REGBANK_inst|read_data2[25]~541_combout ;
wire \REGBANK_inst|read_data2[25]~544_combout ;
wire \REGBANK_inst|read_data2[25]~545_combout ;
wire \mux_2to1_inst1|salida[25]~61_combout ;
wire \ddata_r[24]~input_o ;
wire \REGBANK_inst|mem[31][24]~feeder_combout ;
wire \REGBANK_inst|mem[31][24]~q ;
wire \REGBANK_inst|mem[19][24]~feeder_combout ;
wire \REGBANK_inst|mem[19][24]~q ;
wire \REGBANK_inst|mem[23][24]~feeder_combout ;
wire \REGBANK_inst|mem[23][24]~q ;
wire \REGBANK_inst|read_data2[24]~511_combout ;
wire \REGBANK_inst|read_data2[24]~512_combout ;
wire \REGBANK_inst|mem[22][24]~q ;
wire \REGBANK_inst|mem[30][24]~q ;
wire \REGBANK_inst|mem[18][24]~q ;
wire \REGBANK_inst|mem[26][24]~q ;
wire \REGBANK_inst|read_data2[24]~504_combout ;
wire \REGBANK_inst|read_data2[24]~505_combout ;
wire \REGBANK_inst|mem[28][24]~feeder_combout ;
wire \REGBANK_inst|mem[28][24]~q ;
wire \REGBANK_inst|mem[20][24]~q ;
wire \REGBANK_inst|mem[16][24]~feeder_combout ;
wire \REGBANK_inst|mem[16][24]~q ;
wire \REGBANK_inst|mem[24][24]~q ;
wire \REGBANK_inst|read_data2[24]~508_combout ;
wire \REGBANK_inst|read_data2[24]~509_combout ;
wire \REGBANK_inst|mem[25][24]~feeder_combout ;
wire \REGBANK_inst|mem[25][24]~q ;
wire \REGBANK_inst|mem[29][24]~q ;
wire \REGBANK_inst|mem[17][24]~q ;
wire \REGBANK_inst|mem[21][24]~feeder_combout ;
wire \REGBANK_inst|mem[21][24]~q ;
wire \REGBANK_inst|read_data2[24]~506_combout ;
wire \REGBANK_inst|read_data2[24]~507_combout ;
wire \REGBANK_inst|read_data2[24]~510_combout ;
wire \REGBANK_inst|read_data2[24]~513_combout ;
wire \REGBANK_inst|mem[3][24]~feeder_combout ;
wire \REGBANK_inst|mem[3][24]~q ;
wire \REGBANK_inst|mem[2][24]~q ;
wire \REGBANK_inst|mem[0][24]~q ;
wire \REGBANK_inst|mem[1][24]~feeder_combout ;
wire \REGBANK_inst|mem[1][24]~q ;
wire \REGBANK_inst|read_data2[24]~518_combout ;
wire \REGBANK_inst|read_data2[24]~519_combout ;
wire \REGBANK_inst|mem[4][24]~q ;
wire \REGBANK_inst|mem[6][24]~q ;
wire \REGBANK_inst|read_data2[24]~516_combout ;
wire \REGBANK_inst|mem[7][24]~q ;
wire \REGBANK_inst|mem[5][24]~q ;
wire \REGBANK_inst|read_data2[24]~517_combout ;
wire \REGBANK_inst|read_data2[24]~520_combout ;
wire \REGBANK_inst|mem[11][24]~q ;
wire \REGBANK_inst|mem[10][24]~feeder_combout ;
wire \REGBANK_inst|mem[10][24]~q ;
wire \REGBANK_inst|mem[8][24]~feeder_combout ;
wire \REGBANK_inst|mem[8][24]~q ;
wire \REGBANK_inst|mem[9][24]~feeder_combout ;
wire \REGBANK_inst|mem[9][24]~q ;
wire \REGBANK_inst|read_data2[24]~514_combout ;
wire \REGBANK_inst|read_data2[24]~515_combout ;
wire \REGBANK_inst|mem[13][24]~feeder_combout ;
wire \REGBANK_inst|mem[13][24]~q ;
wire \REGBANK_inst|mem[15][24]~feeder_combout ;
wire \REGBANK_inst|mem[15][24]~q ;
wire \REGBANK_inst|mem[12][24]~q ;
wire \REGBANK_inst|mem[14][24]~q ;
wire \REGBANK_inst|read_data2[24]~521_combout ;
wire \REGBANK_inst|read_data2[24]~522_combout ;
wire \REGBANK_inst|read_data2[24]~523_combout ;
wire \REGBANK_inst|read_data2[24]~524_combout ;
wire \mux_2to1_inst1|salida[24]~62_combout ;
wire \ddata_r[23]~input_o ;
wire \REGBANK_inst|mem[23][23]~q ;
wire \REGBANK_inst|mem[31][23]~q ;
wire \REGBANK_inst|mem[19][23]~q ;
wire \REGBANK_inst|mem[27][23]~q ;
wire \REGBANK_inst|read_data2[23]~490_combout ;
wire \REGBANK_inst|read_data2[23]~491_combout ;
wire \REGBANK_inst|mem[21][23]~feeder_combout ;
wire \REGBANK_inst|mem[21][23]~q ;
wire \REGBANK_inst|mem[29][23]~q ;
wire \REGBANK_inst|mem[17][23]~q ;
wire \REGBANK_inst|mem[25][23]~feeder_combout ;
wire \REGBANK_inst|mem[25][23]~q ;
wire \REGBANK_inst|read_data2[23]~483_combout ;
wire \REGBANK_inst|read_data2[23]~484_combout ;
wire \REGBANK_inst|mem[28][23]~feeder_combout ;
wire \REGBANK_inst|mem[28][23]~q ;
wire \REGBANK_inst|mem[16][23]~feeder_combout ;
wire \REGBANK_inst|mem[16][23]~q ;
wire \REGBANK_inst|mem[20][23]~q ;
wire \REGBANK_inst|read_data2[23]~487_combout ;
wire \REGBANK_inst|mem[24][23]~q ;
wire \REGBANK_inst|read_data2[23]~488_combout ;
wire \REGBANK_inst|mem[26][23]~q ;
wire \REGBANK_inst|mem[30][23]~q ;
wire \REGBANK_inst|mem[18][23]~q ;
wire \REGBANK_inst|mem[22][23]~q ;
wire \REGBANK_inst|read_data2[23]~485_combout ;
wire \REGBANK_inst|read_data2[23]~486_combout ;
wire \REGBANK_inst|read_data2[23]~489_combout ;
wire \REGBANK_inst|read_data2[23]~492_combout ;
wire \REGBANK_inst|mem[4][23]~q ;
wire \REGBANK_inst|mem[5][23]~feeder_combout ;
wire \REGBANK_inst|mem[5][23]~q ;
wire \REGBANK_inst|read_data2[23]~493_combout ;
wire \REGBANK_inst|mem[7][23]~q ;
wire \REGBANK_inst|read_data2[23]~494_combout ;
wire \REGBANK_inst|mem[12][23]~q ;
wire \REGBANK_inst|mem[13][23]~feeder_combout ;
wire \REGBANK_inst|mem[13][23]~q ;
wire \REGBANK_inst|read_data2[23]~500_combout ;
wire \REGBANK_inst|mem[14][23]~q ;
wire \REGBANK_inst|mem[15][23]~q ;
wire \REGBANK_inst|read_data2[23]~501_combout ;
wire \REGBANK_inst|mem[11][23]~feeder_combout ;
wire \REGBANK_inst|mem[11][23]~q ;
wire \REGBANK_inst|mem[10][23]~q ;
wire \REGBANK_inst|mem[8][23]~q ;
wire \REGBANK_inst|read_data2[23]~495_combout ;
wire \REGBANK_inst|mem[9][23]~q ;
wire \REGBANK_inst|read_data2[23]~496_combout ;
wire \REGBANK_inst|mem[1][23]~feeder_combout ;
wire \REGBANK_inst|mem[1][23]~q ;
wire \REGBANK_inst|mem[3][23]~q ;
wire \REGBANK_inst|mem[0][23]~q ;
wire \REGBANK_inst|mem[2][23]~q ;
wire \REGBANK_inst|read_data2[23]~497_combout ;
wire \REGBANK_inst|read_data2[23]~498_combout ;
wire \REGBANK_inst|read_data2[23]~499_combout ;
wire \REGBANK_inst|read_data2[23]~502_combout ;
wire \REGBANK_inst|read_data2[23]~503_combout ;
wire \mux_2to1_inst1|salida[23]~63_combout ;
wire \ddata_r[22]~input_o ;
wire \ALU_inst|ShiftLeft0~146_combout ;
wire \REGBANK_inst|read_data1[23]~166_combout ;
wire \REGBANK_inst|read_data1[23]~167_combout ;
wire \REGBANK_inst|read_data1[23]~173_combout ;
wire \REGBANK_inst|read_data1[23]~174_combout ;
wire \REGBANK_inst|read_data1[23]~170_combout ;
wire \REGBANK_inst|read_data1[23]~171_combout ;
wire \REGBANK_inst|read_data1[23]~168_combout ;
wire \REGBANK_inst|read_data1[23]~169_combout ;
wire \REGBANK_inst|read_data1[23]~172_combout ;
wire \REGBANK_inst|read_data1[23]~175_combout ;
wire \REGBANK_inst|read_data1[23]~452_combout ;
wire \ALU_inst|ShiftRight1~24_combout ;
wire \REGBANK_inst|mem[23][22]~q ;
wire \REGBANK_inst|mem[19][22]~q ;
wire \REGBANK_inst|read_data1[22]~193_combout ;
wire \REGBANK_inst|mem[27][22]~q ;
wire \REGBANK_inst|mem[31][22]~q ;
wire \REGBANK_inst|read_data1[22]~194_combout ;
wire \REGBANK_inst|mem[25][22]~feeder_combout ;
wire \REGBANK_inst|mem[25][22]~q ;
wire \REGBANK_inst|mem[29][22]~q ;
wire \REGBANK_inst|mem[21][22]~feeder_combout ;
wire \REGBANK_inst|mem[21][22]~q ;
wire \REGBANK_inst|mem[17][22]~q ;
wire \REGBANK_inst|read_data1[22]~188_combout ;
wire \REGBANK_inst|read_data1[22]~189_combout ;
wire \REGBANK_inst|mem[28][22]~feeder_combout ;
wire \REGBANK_inst|mem[28][22]~q ;
wire \REGBANK_inst|mem[20][22]~q ;
wire \REGBANK_inst|mem[24][22]~q ;
wire \REGBANK_inst|mem[16][22]~feeder_combout ;
wire \REGBANK_inst|mem[16][22]~q ;
wire \REGBANK_inst|read_data1[22]~190_combout ;
wire \REGBANK_inst|read_data1[22]~191_combout ;
wire \REGBANK_inst|read_data1[22]~192_combout ;
wire \REGBANK_inst|mem[30][22]~q ;
wire \REGBANK_inst|mem[22][22]~q ;
wire \REGBANK_inst|mem[26][22]~q ;
wire \REGBANK_inst|mem[18][22]~q ;
wire \REGBANK_inst|read_data1[22]~186_combout ;
wire \REGBANK_inst|read_data1[22]~187_combout ;
wire \REGBANK_inst|read_data1[22]~195_combout ;
wire \REGBANK_inst|read_data1[22]~454_combout ;
wire \REGBANK_inst|read_data1[24]~163_combout ;
wire \REGBANK_inst|read_data1[24]~164_combout ;
wire \REGBANK_inst|read_data1[24]~156_combout ;
wire \REGBANK_inst|read_data1[24]~157_combout ;
wire \REGBANK_inst|read_data1[24]~158_combout ;
wire \REGBANK_inst|read_data1[24]~159_combout ;
wire \REGBANK_inst|read_data1[24]~160_combout ;
wire \REGBANK_inst|read_data1[24]~161_combout ;
wire \REGBANK_inst|read_data1[24]~162_combout ;
wire \REGBANK_inst|read_data1[24]~165_combout ;
wire \REGBANK_inst|read_data1[24]~449_combout ;
wire \ALU_inst|ShiftRight1~2_combout ;
wire \ALU_inst|ShiftRight1~25_combout ;
wire \ALU_inst|ShiftRight0~67_combout ;
wire \ALU_inst|ShiftRight0~68_combout ;
wire \REGBANK_inst|mem[10][22]~q ;
wire \REGBANK_inst|mem[8][22]~q ;
wire \REGBANK_inst|mem[9][22]~feeder_combout ;
wire \REGBANK_inst|mem[9][22]~q ;
wire \REGBANK_inst|read_data2[22]~472_combout ;
wire \REGBANK_inst|read_data2[22]~473_combout ;
wire \REGBANK_inst|mem[2][22]~feeder_combout ;
wire \REGBANK_inst|mem[2][22]~q ;
wire \REGBANK_inst|mem[3][22]~q ;
wire \REGBANK_inst|mem[0][22]~q ;
wire \REGBANK_inst|mem[1][22]~feeder_combout ;
wire \REGBANK_inst|mem[1][22]~q ;
wire \REGBANK_inst|read_data2[22]~476_combout ;
wire \REGBANK_inst|read_data2[22]~477_combout ;
wire \REGBANK_inst|mem[5][22]~q ;
wire \REGBANK_inst|mem[7][22]~q ;
wire \REGBANK_inst|mem[4][22]~q ;
wire \REGBANK_inst|mem[6][22]~q ;
wire \REGBANK_inst|read_data2[22]~474_combout ;
wire \REGBANK_inst|read_data2[22]~475_combout ;
wire \REGBANK_inst|read_data2[22]~478_combout ;
wire \REGBANK_inst|mem[13][22]~feeder_combout ;
wire \REGBANK_inst|mem[13][22]~q ;
wire \REGBANK_inst|mem[15][22]~feeder_combout ;
wire \REGBANK_inst|mem[15][22]~q ;
wire \REGBANK_inst|mem[14][22]~q ;
wire \REGBANK_inst|mem[12][22]~q ;
wire \REGBANK_inst|read_data2[22]~479_combout ;
wire \REGBANK_inst|read_data2[22]~480_combout ;
wire \REGBANK_inst|read_data2[22]~481_combout ;
wire \REGBANK_inst|read_data2[22]~469_combout ;
wire \REGBANK_inst|read_data2[22]~470_combout ;
wire \REGBANK_inst|read_data2[22]~464_combout ;
wire \REGBANK_inst|read_data2[22]~465_combout ;
wire \REGBANK_inst|read_data2[22]~466_combout ;
wire \REGBANK_inst|read_data2[22]~467_combout ;
wire \REGBANK_inst|read_data2[22]~468_combout ;
wire \REGBANK_inst|read_data2[22]~462_combout ;
wire \REGBANK_inst|read_data2[22]~463_combout ;
wire \REGBANK_inst|read_data2[22]~471_combout ;
wire \REGBANK_inst|read_data2[22]~482_combout ;
wire \mux_2to1_inst1|salida[22]~64_combout ;
wire \ALU_inst|ShiftLeft0~38_combout ;
wire \ALU_inst|ShiftRight1~49_combout ;
wire \ALU_inst|ShiftRight1~50_combout ;
wire \ALU_inst|Mux9~4_combout ;
wire \ddata_r[21]~input_o ;
wire \mux_2to1_inst2|salida[21]~21_combout ;
wire \REGBANK_inst|mem[21][21]~q ;
wire \REGBANK_inst|mem[29][21]~q ;
wire \REGBANK_inst|mem[17][21]~q ;
wire \REGBANK_inst|mem[25][21]~q ;
wire \REGBANK_inst|read_data2[21]~441_combout ;
wire \REGBANK_inst|read_data2[21]~442_combout ;
wire \REGBANK_inst|mem[26][21]~feeder_combout ;
wire \REGBANK_inst|mem[26][21]~q ;
wire \REGBANK_inst|mem[30][21]~q ;
wire \REGBANK_inst|mem[18][21]~q ;
wire \REGBANK_inst|mem[22][21]~feeder_combout ;
wire \REGBANK_inst|mem[22][21]~q ;
wire \REGBANK_inst|read_data2[21]~443_combout ;
wire \REGBANK_inst|read_data2[21]~444_combout ;
wire \REGBANK_inst|mem[16][21]~q ;
wire \REGBANK_inst|mem[20][21]~q ;
wire \REGBANK_inst|read_data2[21]~445_combout ;
wire \REGBANK_inst|mem[28][21]~q ;
wire \REGBANK_inst|mem[24][21]~q ;
wire \REGBANK_inst|read_data2[21]~446_combout ;
wire \REGBANK_inst|read_data2[21]~447_combout ;
wire \REGBANK_inst|mem[23][21]~q ;
wire \REGBANK_inst|mem[31][21]~q ;
wire \REGBANK_inst|mem[19][21]~q ;
wire \REGBANK_inst|mem[27][21]~q ;
wire \REGBANK_inst|read_data2[21]~448_combout ;
wire \REGBANK_inst|read_data2[21]~449_combout ;
wire \REGBANK_inst|read_data2[21]~450_combout ;
wire \REGBANK_inst|mem[12][21]~q ;
wire \REGBANK_inst|mem[13][21]~feeder_combout ;
wire \REGBANK_inst|mem[13][21]~q ;
wire \REGBANK_inst|read_data2[21]~458_combout ;
wire \REGBANK_inst|mem[14][21]~q ;
wire \REGBANK_inst|mem[15][21]~q ;
wire \REGBANK_inst|read_data2[21]~459_combout ;
wire \REGBANK_inst|mem[4][21]~q ;
wire \REGBANK_inst|mem[5][21]~q ;
wire \REGBANK_inst|read_data2[21]~451_combout ;
wire \REGBANK_inst|mem[7][21]~q ;
wire \REGBANK_inst|mem[6][21]~q ;
wire \REGBANK_inst|read_data2[21]~452_combout ;
wire \REGBANK_inst|mem[1][21]~q ;
wire \REGBANK_inst|mem[3][21]~q ;
wire \REGBANK_inst|mem[0][21]~q ;
wire \REGBANK_inst|mem[2][21]~q ;
wire \REGBANK_inst|read_data2[21]~455_combout ;
wire \REGBANK_inst|read_data2[21]~456_combout ;
wire \REGBANK_inst|mem[9][21]~feeder_combout ;
wire \REGBANK_inst|mem[9][21]~q ;
wire \REGBANK_inst|mem[11][21]~q ;
wire \REGBANK_inst|mem[8][21]~q ;
wire \REGBANK_inst|mem[10][21]~q ;
wire \REGBANK_inst|read_data2[21]~453_combout ;
wire \REGBANK_inst|read_data2[21]~454_combout ;
wire \REGBANK_inst|read_data2[21]~457_combout ;
wire \REGBANK_inst|read_data2[21]~460_combout ;
wire \REGBANK_inst|read_data2[21]~461_combout ;
wire \mux_2to1_inst1|salida[21]~65_combout ;
wire \REGBANK_inst|read_data1[21]~213_combout ;
wire \REGBANK_inst|read_data1[21]~214_combout ;
wire \REGBANK_inst|read_data1[21]~208_combout ;
wire \REGBANK_inst|read_data1[21]~209_combout ;
wire \REGBANK_inst|read_data1[21]~210_combout ;
wire \REGBANK_inst|read_data1[21]~211_combout ;
wire \REGBANK_inst|read_data1[21]~212_combout ;
wire \REGBANK_inst|read_data1[21]~206_combout ;
wire \REGBANK_inst|read_data1[21]~207_combout ;
wire \REGBANK_inst|read_data1[21]~215_combout ;
wire \REGBANK_inst|read_data1[21]~223_combout ;
wire \REGBANK_inst|read_data1[21]~224_combout ;
wire \REGBANK_inst|read_data1[21]~218_combout ;
wire \REGBANK_inst|read_data1[21]~219_combout ;
wire \REGBANK_inst|read_data1[21]~220_combout ;
wire \REGBANK_inst|read_data1[21]~221_combout ;
wire \REGBANK_inst|read_data1[21]~222_combout ;
wire \REGBANK_inst|read_data1[21]~216_combout ;
wire \REGBANK_inst|read_data1[21]~217_combout ;
wire \REGBANK_inst|read_data1[21]~225_combout ;
wire \mux_4to1_inst1|Mux10~0_combout ;
wire \ddata_r[20]~input_o ;
wire \REGBANK_inst|read_data1[21]~453_combout ;
wire \ALU_inst|ShiftRight0~10_combout ;
wire \REGBANK_inst|mem[31][20]~q ;
wire \REGBANK_inst|mem[19][20]~q ;
wire \REGBANK_inst|mem[23][20]~q ;
wire \REGBANK_inst|read_data1[20]~233_combout ;
wire \REGBANK_inst|read_data1[20]~234_combout ;
wire \REGBANK_inst|mem[22][20]~feeder_combout ;
wire \REGBANK_inst|mem[22][20]~q ;
wire \REGBANK_inst|mem[18][20]~q ;
wire \REGBANK_inst|mem[26][20]~q ;
wire \REGBANK_inst|read_data1[20]~226_combout ;
wire \REGBANK_inst|mem[30][20]~q ;
wire \REGBANK_inst|read_data1[20]~227_combout ;
wire \REGBANK_inst|mem[28][20]~feeder_combout ;
wire \REGBANK_inst|mem[28][20]~q ;
wire \REGBANK_inst|mem[20][20]~q ;
wire \REGBANK_inst|mem[24][20]~q ;
wire \REGBANK_inst|mem[16][20]~feeder_combout ;
wire \REGBANK_inst|mem[16][20]~q ;
wire \REGBANK_inst|read_data1[20]~230_combout ;
wire \REGBANK_inst|read_data1[20]~231_combout ;
wire \REGBANK_inst|mem[29][20]~q ;
wire \REGBANK_inst|mem[25][20]~q ;
wire \REGBANK_inst|mem[21][20]~feeder_combout ;
wire \REGBANK_inst|mem[21][20]~q ;
wire \REGBANK_inst|mem[17][20]~q ;
wire \REGBANK_inst|read_data1[20]~228_combout ;
wire \REGBANK_inst|read_data1[20]~229_combout ;
wire \REGBANK_inst|read_data1[20]~232_combout ;
wire \REGBANK_inst|read_data1[20]~235_combout ;
wire \REGBANK_inst|mem[11][20]~q ;
wire \REGBANK_inst|mem[10][20]~q ;
wire \REGBANK_inst|mem[9][20]~q ;
wire \REGBANK_inst|mem[8][20]~q ;
wire \REGBANK_inst|read_data1[20]~236_combout ;
wire \REGBANK_inst|read_data1[20]~237_combout ;
wire \REGBANK_inst|mem[13][20]~q ;
wire \REGBANK_inst|mem[14][20]~q ;
wire \REGBANK_inst|mem[12][20]~q ;
wire \REGBANK_inst|read_data1[20]~243_combout ;
wire \REGBANK_inst|mem[15][20]~q ;
wire \REGBANK_inst|read_data1[20]~244_combout ;
wire \REGBANK_inst|mem[3][20]~q ;
wire \REGBANK_inst|mem[2][20]~q ;
wire \REGBANK_inst|mem[1][20]~q ;
wire \REGBANK_inst|mem[0][20]~q ;
wire \REGBANK_inst|read_data1[20]~240_combout ;
wire \REGBANK_inst|read_data1[20]~241_combout ;
wire \REGBANK_inst|mem[7][20]~q ;
wire \REGBANK_inst|mem[5][20]~q ;
wire \REGBANK_inst|mem[6][20]~q ;
wire \REGBANK_inst|mem[4][20]~q ;
wire \REGBANK_inst|read_data1[20]~238_combout ;
wire \REGBANK_inst|read_data1[20]~239_combout ;
wire \REGBANK_inst|read_data1[20]~242_combout ;
wire \REGBANK_inst|read_data1[20]~245_combout ;
wire \REGBANK_inst|read_data1[20]~455_combout ;
wire \ALU_inst|ShiftRight0~11_combout ;
wire \ALU_inst|ShiftRight0~12_combout ;
wire \ALU_inst|ShiftRight0~61_combout ;
wire \ALU_inst|ShiftRight0~8_combout ;
wire \ALU_inst|ShiftRight0~60_combout ;
wire \ALU_inst|ShiftRight0~62_combout ;
wire \ALU_inst|ShiftRight1~44_combout ;
wire \ALU_inst|ShiftRight1~45_combout ;
wire \ALU_inst|Mux11~4_combout ;
wire \mux_4to1_inst1|Mux11~0_combout ;
wire \ddata_r[19]~input_o ;
wire \REGBANK_inst|mem[27][19]~q ;
wire \REGBANK_inst|mem[19][19]~q ;
wire \REGBANK_inst|read_data1[19]~253_combout ;
wire \REGBANK_inst|mem[23][19]~q ;
wire \REGBANK_inst|mem[31][19]~q ;
wire \REGBANK_inst|read_data1[19]~254_combout ;
wire \REGBANK_inst|mem[26][19]~feeder_combout ;
wire \REGBANK_inst|mem[26][19]~q ;
wire \REGBANK_inst|mem[30][19]~q ;
wire \REGBANK_inst|mem[22][19]~feeder_combout ;
wire \REGBANK_inst|mem[22][19]~q ;
wire \REGBANK_inst|mem[18][19]~q ;
wire \REGBANK_inst|read_data1[19]~248_combout ;
wire \REGBANK_inst|read_data1[19]~249_combout ;
wire \REGBANK_inst|mem[28][19]~feeder_combout ;
wire \REGBANK_inst|mem[28][19]~q ;
wire \REGBANK_inst|mem[24][19]~q ;
wire \REGBANK_inst|mem[20][19]~q ;
wire \REGBANK_inst|mem[16][19]~feeder_combout ;
wire \REGBANK_inst|mem[16][19]~q ;
wire \REGBANK_inst|read_data1[19]~250_combout ;
wire \REGBANK_inst|read_data1[19]~251_combout ;
wire \REGBANK_inst|read_data1[19]~252_combout ;
wire \REGBANK_inst|mem[25][19]~q ;
wire \REGBANK_inst|mem[17][19]~q ;
wire \REGBANK_inst|read_data1[19]~246_combout ;
wire \REGBANK_inst|mem[21][19]~q ;
wire \REGBANK_inst|mem[29][19]~q ;
wire \REGBANK_inst|read_data1[19]~247_combout ;
wire \REGBANK_inst|read_data1[19]~255_combout ;
wire \REGBANK_inst|mem[7][19]~feeder_combout ;
wire \REGBANK_inst|mem[7][19]~q ;
wire \REGBANK_inst|mem[6][19]~q ;
wire \REGBANK_inst|mem[5][19]~q ;
wire \REGBANK_inst|mem[4][19]~q ;
wire \REGBANK_inst|read_data1[19]~256_combout ;
wire \REGBANK_inst|read_data1[19]~257_combout ;
wire \REGBANK_inst|mem[13][19]~feeder_combout ;
wire \REGBANK_inst|mem[13][19]~q ;
wire \REGBANK_inst|read_data1[19]~263_combout ;
wire \REGBANK_inst|mem[15][19]~q ;
wire \REGBANK_inst|mem[14][19]~q ;
wire \REGBANK_inst|read_data1[19]~264_combout ;
wire \REGBANK_inst|mem[11][19]~q ;
wire \REGBANK_inst|mem[9][19]~q ;
wire \REGBANK_inst|mem[10][19]~q ;
wire \REGBANK_inst|mem[8][19]~q ;
wire \REGBANK_inst|read_data1[19]~258_combout ;
wire \REGBANK_inst|read_data1[19]~259_combout ;
wire \REGBANK_inst|mem[3][19]~feeder_combout ;
wire \REGBANK_inst|mem[3][19]~q ;
wire \REGBANK_inst|mem[1][19]~q ;
wire \REGBANK_inst|mem[2][19]~feeder_combout ;
wire \REGBANK_inst|mem[2][19]~q ;
wire \REGBANK_inst|mem[0][19]~feeder_combout ;
wire \REGBANK_inst|mem[0][19]~q ;
wire \REGBANK_inst|read_data1[19]~260_combout ;
wire \REGBANK_inst|read_data1[19]~261_combout ;
wire \REGBANK_inst|read_data1[19]~262_combout ;
wire \REGBANK_inst|read_data1[19]~265_combout ;
wire \REGBANK_inst|read_data1[19]~456_combout ;
wire \ALU_inst|ShiftRight1~26_combout ;
wire \ALU_inst|ShiftRight1~35_combout ;
wire \REGBANK_inst|read_data1[26]~448_combout ;
wire \ALU_inst|ShiftRight0~5_combout ;
wire \ALU_inst|ShiftRight1~34_combout ;
wire \ALU_inst|ShiftRight0~54_combout ;
wire \ALU_inst|ShiftRight0~57_combout ;
wire \mux_4to1_inst1|Mux12~0_combout ;
wire \REGBANK_inst|mem[13][18]~q ;
wire \REGBANK_inst|mem[15][18]~q ;
wire \REGBANK_inst|mem[12][18]~q ;
wire \REGBANK_inst|mem[14][18]~q ;
wire \REGBANK_inst|read_data1[18]~283_combout ;
wire \REGBANK_inst|read_data1[18]~284_combout ;
wire \REGBANK_inst|mem[8][18]~q ;
wire \REGBANK_inst|mem[9][18]~q ;
wire \REGBANK_inst|read_data1[18]~276_combout ;
wire \REGBANK_inst|mem[10][18]~q ;
wire \REGBANK_inst|mem[11][18]~q ;
wire \REGBANK_inst|read_data1[18]~277_combout ;
wire \REGBANK_inst|mem[7][18]~q ;
wire \REGBANK_inst|mem[6][18]~q ;
wire \REGBANK_inst|mem[4][18]~q ;
wire \REGBANK_inst|read_data1[18]~278_combout ;
wire \REGBANK_inst|mem[5][18]~feeder_combout ;
wire \REGBANK_inst|mem[5][18]~q ;
wire \REGBANK_inst|read_data1[18]~279_combout ;
wire \REGBANK_inst|mem[3][18]~q ;
wire \REGBANK_inst|mem[2][18]~q ;
wire \REGBANK_inst|mem[1][18]~q ;
wire \REGBANK_inst|mem[0][18]~feeder_combout ;
wire \REGBANK_inst|mem[0][18]~q ;
wire \REGBANK_inst|read_data1[18]~280_combout ;
wire \REGBANK_inst|read_data1[18]~281_combout ;
wire \REGBANK_inst|read_data1[18]~282_combout ;
wire \REGBANK_inst|read_data1[18]~285_combout ;
wire \mux_4to1_inst1|Mux13~0_combout ;
wire \REGBANK_inst|mem[27][18]~q ;
wire \REGBANK_inst|mem[19][18]~q ;
wire \REGBANK_inst|mem[23][18]~q ;
wire \REGBANK_inst|read_data2[18]~385_combout ;
wire \REGBANK_inst|read_data2[18]~386_combout ;
wire \REGBANK_inst|mem[22][18]~q ;
wire \REGBANK_inst|mem[30][18]~q ;
wire \REGBANK_inst|mem[18][18]~q ;
wire \REGBANK_inst|mem[26][18]~q ;
wire \REGBANK_inst|read_data2[18]~378_combout ;
wire \REGBANK_inst|read_data2[18]~379_combout ;
wire \REGBANK_inst|mem[25][18]~q ;
wire \REGBANK_inst|mem[29][18]~q ;
wire \REGBANK_inst|mem[21][18]~q ;
wire \REGBANK_inst|mem[17][18]~q ;
wire \REGBANK_inst|read_data2[18]~380_combout ;
wire \REGBANK_inst|read_data2[18]~381_combout ;
wire \REGBANK_inst|mem[28][18]~feeder_combout ;
wire \REGBANK_inst|mem[28][18]~q ;
wire \REGBANK_inst|mem[16][18]~feeder_combout ;
wire \REGBANK_inst|mem[16][18]~q ;
wire \REGBANK_inst|mem[24][18]~q ;
wire \REGBANK_inst|read_data2[18]~382_combout ;
wire \REGBANK_inst|mem[20][18]~q ;
wire \REGBANK_inst|read_data2[18]~383_combout ;
wire \REGBANK_inst|read_data2[18]~384_combout ;
wire \REGBANK_inst|read_data2[18]~387_combout ;
wire \REGBANK_inst|read_data2[18]~395_combout ;
wire \REGBANK_inst|read_data2[18]~396_combout ;
wire \REGBANK_inst|read_data2[18]~388_combout ;
wire \REGBANK_inst|read_data2[18]~389_combout ;
wire \REGBANK_inst|read_data2[18]~390_combout ;
wire \REGBANK_inst|read_data2[18]~391_combout ;
wire \REGBANK_inst|read_data2[18]~392_combout ;
wire \REGBANK_inst|read_data2[18]~393_combout ;
wire \REGBANK_inst|read_data2[18]~394_combout ;
wire \REGBANK_inst|read_data2[18]~397_combout ;
wire \REGBANK_inst|read_data2[18]~398_combout ;
wire \mux_2to1_inst1|salida[18]~68_combout ;
wire \ddata_r[17]~input_o ;
wire \ALU_inst|ShiftRight0~87_combout ;
wire \ALU_inst|ShiftRight0~31_combout ;
wire \ALU_inst|ShiftRight1~3_combout ;
wire \REGBANK_inst|mem[7][17]~q ;
wire \REGBANK_inst|mem[6][17]~q ;
wire \REGBANK_inst|mem[5][17]~q ;
wire \REGBANK_inst|mem[4][17]~q ;
wire \REGBANK_inst|read_data1[17]~296_combout ;
wire \REGBANK_inst|read_data1[17]~297_combout ;
wire \REGBANK_inst|mem[14][17]~feeder_combout ;
wire \REGBANK_inst|mem[14][17]~q ;
wire \REGBANK_inst|mem[13][17]~feeder_combout ;
wire \REGBANK_inst|mem[13][17]~q ;
wire \REGBANK_inst|mem[12][17]~feeder_combout ;
wire \REGBANK_inst|mem[12][17]~q ;
wire \REGBANK_inst|read_data1[17]~303_combout ;
wire \REGBANK_inst|mem[15][17]~feeder_combout ;
wire \REGBANK_inst|mem[15][17]~q ;
wire \REGBANK_inst|read_data1[17]~304_combout ;
wire \REGBANK_inst|mem[3][17]~q ;
wire \REGBANK_inst|mem[1][17]~q ;
wire \REGBANK_inst|mem[2][17]~q ;
wire \REGBANK_inst|mem[0][17]~q ;
wire \REGBANK_inst|read_data1[17]~300_combout ;
wire \REGBANK_inst|read_data1[17]~301_combout ;
wire \REGBANK_inst|mem[11][17]~q ;
wire \REGBANK_inst|mem[9][17]~q ;
wire \REGBANK_inst|mem[10][17]~feeder_combout ;
wire \REGBANK_inst|mem[10][17]~q ;
wire \REGBANK_inst|mem[8][17]~q ;
wire \REGBANK_inst|read_data1[17]~298_combout ;
wire \REGBANK_inst|read_data1[17]~299_combout ;
wire \REGBANK_inst|read_data1[17]~302_combout ;
wire \REGBANK_inst|read_data1[17]~305_combout ;
wire \REGBANK_inst|read_data1[17]~457_combout ;
wire \ALU_inst|ShiftRight0~13_combout ;
wire \ALU_inst|ShiftRight0~32_combout ;
wire \ALU_inst|ShiftRight0~44_combout ;
wire \ALU_inst|ShiftRight0~88_combout ;
wire \mux_2to1_inst1|salida[31]~40_combout ;
wire \REGBANK_inst|mem[27][17]~q ;
wire \REGBANK_inst|mem[19][17]~q ;
wire \REGBANK_inst|read_data2[17]~364_combout ;
wire \REGBANK_inst|mem[31][17]~q ;
wire \REGBANK_inst|mem[23][17]~q ;
wire \REGBANK_inst|read_data2[17]~365_combout ;
wire \REGBANK_inst|mem[21][17]~q ;
wire \REGBANK_inst|mem[17][17]~q ;
wire \REGBANK_inst|mem[25][17]~q ;
wire \REGBANK_inst|read_data2[17]~357_combout ;
wire \REGBANK_inst|read_data2[17]~358_combout ;
wire \REGBANK_inst|mem[28][17]~feeder_combout ;
wire \REGBANK_inst|mem[28][17]~q ;
wire \REGBANK_inst|mem[24][17]~q ;
wire \REGBANK_inst|mem[16][17]~feeder_combout ;
wire \REGBANK_inst|mem[16][17]~q ;
wire \REGBANK_inst|mem[20][17]~q ;
wire \REGBANK_inst|read_data2[17]~361_combout ;
wire \REGBANK_inst|read_data2[17]~362_combout ;
wire \REGBANK_inst|mem[30][17]~feeder_combout ;
wire \REGBANK_inst|mem[30][17]~q ;
wire \REGBANK_inst|mem[26][17]~feeder_combout ;
wire \REGBANK_inst|mem[26][17]~q ;
wire \REGBANK_inst|mem[18][17]~feeder_combout ;
wire \REGBANK_inst|mem[18][17]~q ;
wire \REGBANK_inst|mem[22][17]~feeder_combout ;
wire \REGBANK_inst|mem[22][17]~q ;
wire \REGBANK_inst|read_data2[17]~359_combout ;
wire \REGBANK_inst|read_data2[17]~360_combout ;
wire \REGBANK_inst|read_data2[17]~363_combout ;
wire \REGBANK_inst|read_data2[17]~366_combout ;
wire \REGBANK_inst|read_data2[17]~374_combout ;
wire \REGBANK_inst|read_data2[17]~375_combout ;
wire \REGBANK_inst|read_data2[17]~367_combout ;
wire \REGBANK_inst|read_data2[17]~368_combout ;
wire \REGBANK_inst|read_data2[17]~371_combout ;
wire \REGBANK_inst|read_data2[17]~372_combout ;
wire \REGBANK_inst|read_data2[17]~369_combout ;
wire \REGBANK_inst|read_data2[17]~370_combout ;
wire \REGBANK_inst|read_data2[17]~373_combout ;
wire \REGBANK_inst|read_data2[17]~376_combout ;
wire \REGBANK_inst|read_data2[17]~377_combout ;
wire \ALU_inst|RESULTADO~37_combout ;
wire \ALU_inst|Mux3~3_combout ;
wire \mux_2to1_inst1|salida[17]~69_combout ;
wire \ddata_r[16]~input_o ;
wire \REGBANK_inst|mem[31][16]~q ;
wire \REGBANK_inst|mem[27][16]~q ;
wire \REGBANK_inst|mem[23][16]~q ;
wire \REGBANK_inst|mem[19][16]~q ;
wire \REGBANK_inst|read_data1[16]~313_combout ;
wire \REGBANK_inst|read_data1[16]~314_combout ;
wire \REGBANK_inst|mem[28][16]~q ;
wire \REGBANK_inst|mem[20][16]~q ;
wire \REGBANK_inst|mem[24][16]~q ;
wire \REGBANK_inst|mem[16][16]~q ;
wire \REGBANK_inst|read_data1[16]~310_combout ;
wire \REGBANK_inst|read_data1[16]~311_combout ;
wire \REGBANK_inst|mem[29][16]~feeder_combout ;
wire \REGBANK_inst|mem[29][16]~q ;
wire \REGBANK_inst|mem[25][16]~q ;
wire \REGBANK_inst|mem[17][16]~q ;
wire \REGBANK_inst|mem[21][16]~q ;
wire \REGBANK_inst|read_data1[16]~308_combout ;
wire \REGBANK_inst|read_data1[16]~309_combout ;
wire \REGBANK_inst|read_data1[16]~312_combout ;
wire \REGBANK_inst|mem[30][16]~q ;
wire \REGBANK_inst|mem[22][16]~q ;
wire \REGBANK_inst|mem[18][16]~q ;
wire \REGBANK_inst|mem[26][16]~q ;
wire \REGBANK_inst|read_data1[16]~306_combout ;
wire \REGBANK_inst|read_data1[16]~307_combout ;
wire \REGBANK_inst|read_data1[16]~315_combout ;
wire \REGBANK_inst|mem[15][16]~q ;
wire \REGBANK_inst|mem[13][16]~q ;
wire \REGBANK_inst|mem[14][16]~q ;
wire \REGBANK_inst|read_data1[16]~323_combout ;
wire \REGBANK_inst|read_data1[16]~324_combout ;
wire \REGBANK_inst|mem[9][16]~q ;
wire \REGBANK_inst|mem[8][16]~q ;
wire \REGBANK_inst|read_data1[16]~316_combout ;
wire \REGBANK_inst|mem[11][16]~q ;
wire \REGBANK_inst|mem[10][16]~q ;
wire \REGBANK_inst|read_data1[16]~317_combout ;
wire \REGBANK_inst|mem[7][16]~q ;
wire \REGBANK_inst|mem[5][16]~q ;
wire \REGBANK_inst|mem[6][16]~q ;
wire \REGBANK_inst|mem[4][16]~q ;
wire \REGBANK_inst|read_data1[16]~318_combout ;
wire \REGBANK_inst|read_data1[16]~319_combout ;
wire \REGBANK_inst|mem[3][16]~q ;
wire \REGBANK_inst|mem[2][16]~q ;
wire \REGBANK_inst|mem[1][16]~q ;
wire \REGBANK_inst|mem[0][16]~q ;
wire \REGBANK_inst|read_data1[16]~320_combout ;
wire \REGBANK_inst|read_data1[16]~321_combout ;
wire \REGBANK_inst|read_data1[16]~322_combout ;
wire \REGBANK_inst|read_data1[16]~325_combout ;
wire \mux_4to1_inst1|Mux15~0_combout ;
wire \ddata_r[15]~input_o ;
wire \ALU_inst|Mux8~10_combout ;
wire \ALU_inst|ShiftRight0~79_combout ;
wire \REGBANK_inst|mem[3][15]~q ;
wire \REGBANK_inst|mem[1][15]~q ;
wire \REGBANK_inst|mem[2][15]~q ;
wire \REGBANK_inst|mem[0][15]~q ;
wire \REGBANK_inst|read_data1[15]~340_combout ;
wire \REGBANK_inst|read_data1[15]~341_combout ;
wire \REGBANK_inst|mem[9][15]~feeder_combout ;
wire \REGBANK_inst|mem[9][15]~q ;
wire \REGBANK_inst|mem[11][15]~q ;
wire \REGBANK_inst|mem[10][15]~feeder_combout ;
wire \REGBANK_inst|mem[10][15]~q ;
wire \REGBANK_inst|mem[8][15]~q ;
wire \REGBANK_inst|read_data1[15]~338_combout ;
wire \REGBANK_inst|read_data1[15]~339_combout ;
wire \REGBANK_inst|read_data1[15]~342_combout ;
wire \REGBANK_inst|mem[7][15]~q ;
wire \REGBANK_inst|mem[6][15]~q ;
wire \REGBANK_inst|mem[5][15]~q ;
wire \REGBANK_inst|mem[4][15]~q ;
wire \REGBANK_inst|read_data1[15]~336_combout ;
wire \REGBANK_inst|read_data1[15]~337_combout ;
wire \REGBANK_inst|mem[15][15]~q ;
wire \REGBANK_inst|mem[13][15]~feeder_combout ;
wire \REGBANK_inst|mem[13][15]~q ;
wire \REGBANK_inst|mem[12][15]~q ;
wire \REGBANK_inst|read_data1[15]~343_combout ;
wire \REGBANK_inst|mem[14][15]~q ;
wire \REGBANK_inst|read_data1[15]~344_combout ;
wire \REGBANK_inst|read_data1[15]~345_combout ;
wire \REGBANK_inst|mem[25][15]~q ;
wire \REGBANK_inst|mem[17][15]~q ;
wire \REGBANK_inst|read_data1[15]~326_combout ;
wire \REGBANK_inst|mem[29][15]~q ;
wire \REGBANK_inst|read_data1[15]~327_combout ;
wire \REGBANK_inst|mem[26][15]~feeder_combout ;
wire \REGBANK_inst|mem[26][15]~q ;
wire \REGBANK_inst|mem[30][15]~q ;
wire \REGBANK_inst|mem[22][15]~feeder_combout ;
wire \REGBANK_inst|mem[22][15]~q ;
wire \REGBANK_inst|mem[18][15]~q ;
wire \REGBANK_inst|read_data1[15]~328_combout ;
wire \REGBANK_inst|read_data1[15]~329_combout ;
wire \REGBANK_inst|mem[20][15]~q ;
wire \REGBANK_inst|mem[16][15]~feeder_combout ;
wire \REGBANK_inst|mem[16][15]~q ;
wire \REGBANK_inst|read_data1[15]~330_combout ;
wire \REGBANK_inst|mem[28][15]~feeder_combout ;
wire \REGBANK_inst|mem[28][15]~q ;
wire \REGBANK_inst|mem[24][15]~q ;
wire \REGBANK_inst|read_data1[15]~331_combout ;
wire \REGBANK_inst|read_data1[15]~332_combout ;
wire \REGBANK_inst|mem[23][15]~feeder_combout ;
wire \REGBANK_inst|mem[23][15]~q ;
wire \REGBANK_inst|mem[27][15]~feeder_combout ;
wire \REGBANK_inst|mem[27][15]~q ;
wire \REGBANK_inst|mem[19][15]~q ;
wire \REGBANK_inst|read_data1[15]~333_combout ;
wire \REGBANK_inst|mem[31][15]~q ;
wire \REGBANK_inst|read_data1[15]~334_combout ;
wire \REGBANK_inst|read_data1[15]~335_combout ;
wire \REGBANK_inst|read_data1[15]~460_combout ;
wire \ALU_inst|ShiftRight1~19_combout ;
wire \ALU_inst|ShiftRight1~43_combout ;
wire \ALU_inst|ShiftRight0~80_combout ;
wire \ALU_inst|ShiftRight0~70_combout ;
wire \ALU_inst|ShiftRight0~81_combout ;
wire \ALU_inst|Mux16~2_combout ;
wire \ALU_inst|Mux16~3_combout ;
wire \mux_4to1_inst1|Mux16~0_combout ;
wire \ALU_inst|Mux16~4_combout ;
wire \ALU_inst|RESULTADO~35_combout ;
wire \ddata_r[14]~input_o ;
wire \ALU_inst|ShiftRight1~27_combout ;
wire \REGBANK_inst|mem[13][14]~q ;
wire \REGBANK_inst|mem[15][14]~feeder_combout ;
wire \REGBANK_inst|mem[15][14]~q ;
wire \REGBANK_inst|mem[14][14]~q ;
wire \REGBANK_inst|mem[12][14]~q ;
wire \REGBANK_inst|read_data1[14]~363_combout ;
wire \REGBANK_inst|read_data1[14]~364_combout ;
wire \REGBANK_inst|mem[10][14]~feeder_combout ;
wire \REGBANK_inst|mem[10][14]~q ;
wire \REGBANK_inst|mem[11][14]~q ;
wire \REGBANK_inst|mem[8][14]~q ;
wire \REGBANK_inst|mem[9][14]~feeder_combout ;
wire \REGBANK_inst|mem[9][14]~q ;
wire \REGBANK_inst|read_data1[14]~356_combout ;
wire \REGBANK_inst|read_data1[14]~357_combout ;
wire \REGBANK_inst|mem[3][14]~q ;
wire \REGBANK_inst|mem[2][14]~q ;
wire \REGBANK_inst|mem[0][14]~q ;
wire \REGBANK_inst|mem[1][14]~q ;
wire \REGBANK_inst|read_data1[14]~360_combout ;
wire \REGBANK_inst|read_data1[14]~361_combout ;
wire \REGBANK_inst|mem[7][14]~q ;
wire \REGBANK_inst|mem[5][14]~q ;
wire \REGBANK_inst|mem[6][14]~q ;
wire \REGBANK_inst|mem[4][14]~q ;
wire \REGBANK_inst|read_data1[14]~358_combout ;
wire \REGBANK_inst|read_data1[14]~359_combout ;
wire \REGBANK_inst|read_data1[14]~362_combout ;
wire \REGBANK_inst|read_data1[14]~365_combout ;
wire \REGBANK_inst|read_data1[14]~462_combout ;
wire \REGBANK_inst|read_data1[16]~459_combout ;
wire \ALU_inst|ShiftRight1~10_combout ;
wire \ALU_inst|ShiftRight1~20_combout ;
wire \ALU_inst|Mux17~2_combout ;
wire \ALU_inst|ShiftRight0~77_combout ;
wire \ALU_inst|Mux21~18_combout ;
wire \ALU_inst|Mux17~3_combout ;
wire \REGBANK_inst|mem[27][14]~q ;
wire \REGBANK_inst|mem[31][14]~q ;
wire \REGBANK_inst|mem[23][14]~q ;
wire \REGBANK_inst|read_data2[14]~301_combout ;
wire \REGBANK_inst|read_data2[14]~302_combout ;
wire \REGBANK_inst|mem[28][14]~feeder_combout ;
wire \REGBANK_inst|mem[28][14]~q ;
wire \REGBANK_inst|mem[24][14]~q ;
wire \REGBANK_inst|mem[16][14]~q ;
wire \REGBANK_inst|read_data2[14]~298_combout ;
wire \REGBANK_inst|mem[20][14]~q ;
wire \REGBANK_inst|read_data2[14]~299_combout ;
wire \REGBANK_inst|mem[29][14]~feeder_combout ;
wire \REGBANK_inst|mem[29][14]~q ;
wire \REGBANK_inst|mem[17][14]~q ;
wire \REGBANK_inst|mem[21][14]~q ;
wire \REGBANK_inst|read_data2[14]~296_combout ;
wire \REGBANK_inst|mem[25][14]~q ;
wire \REGBANK_inst|read_data2[14]~297_combout ;
wire \REGBANK_inst|read_data2[14]~300_combout ;
wire \REGBANK_inst|mem[22][14]~q ;
wire \REGBANK_inst|mem[30][14]~q ;
wire \REGBANK_inst|mem[18][14]~q ;
wire \REGBANK_inst|mem[26][14]~q ;
wire \REGBANK_inst|read_data2[14]~294_combout ;
wire \REGBANK_inst|read_data2[14]~295_combout ;
wire \REGBANK_inst|read_data2[14]~303_combout ;
wire \REGBANK_inst|read_data2[14]~308_combout ;
wire \REGBANK_inst|read_data2[14]~309_combout ;
wire \REGBANK_inst|read_data2[14]~306_combout ;
wire \REGBANK_inst|read_data2[14]~307_combout ;
wire \REGBANK_inst|read_data2[14]~310_combout ;
wire \REGBANK_inst|read_data2[14]~304_combout ;
wire \REGBANK_inst|read_data2[14]~305_combout ;
wire \REGBANK_inst|read_data2[14]~311_combout ;
wire \REGBANK_inst|read_data2[14]~312_combout ;
wire \REGBANK_inst|read_data2[14]~313_combout ;
wire \REGBANK_inst|read_data2[14]~314_combout ;
wire \ALU_inst|RESULTADO~33_combout ;
wire \ALU_inst|ShiftRight0~78_combout ;
wire \ALU_inst|Mux29~22_combout ;
wire \ALU_inst|Mux29~7_combout ;
wire \ALU_inst|Mux29~8_combout ;
wire \ALU_inst|Mux29~9_combout ;
wire \mux_2to1_inst1|salida[14]~72_combout ;
wire \ALU_inst|ShiftRight0~30_combout ;
wire \ALU_inst|ShiftRight1~61_combout ;
wire \ALU_inst|Mux17~4_combout ;
wire \ddata_r[13]~input_o ;
wire \REGBANK_inst|mem[12][13]~q ;
wire \REGBANK_inst|mem[13][13]~q ;
wire \REGBANK_inst|read_data1[13]~383_combout ;
wire \REGBANK_inst|mem[14][13]~q ;
wire \REGBANK_inst|mem[15][13]~q ;
wire \REGBANK_inst|read_data1[13]~384_combout ;
wire \REGBANK_inst|mem[3][13]~q ;
wire \REGBANK_inst|mem[1][13]~q ;
wire \REGBANK_inst|mem[2][13]~q ;
wire \REGBANK_inst|mem[0][13]~q ;
wire \REGBANK_inst|read_data1[13]~380_combout ;
wire \REGBANK_inst|read_data1[13]~381_combout ;
wire \REGBANK_inst|mem[9][13]~feeder_combout ;
wire \REGBANK_inst|mem[9][13]~q ;
wire \REGBANK_inst|mem[10][13]~feeder_combout ;
wire \REGBANK_inst|mem[10][13]~q ;
wire \REGBANK_inst|mem[8][13]~q ;
wire \REGBANK_inst|read_data1[13]~378_combout ;
wire \REGBANK_inst|mem[11][13]~q ;
wire \REGBANK_inst|read_data1[13]~379_combout ;
wire \REGBANK_inst|read_data1[13]~382_combout ;
wire \REGBANK_inst|mem[7][13]~q ;
wire \REGBANK_inst|mem[6][13]~q ;
wire \REGBANK_inst|mem[5][13]~q ;
wire \REGBANK_inst|mem[4][13]~q ;
wire \REGBANK_inst|read_data1[13]~376_combout ;
wire \REGBANK_inst|read_data1[13]~377_combout ;
wire \REGBANK_inst|read_data1[13]~385_combout ;
wire \REGBANK_inst|mem[21][13]~feeder_combout ;
wire \REGBANK_inst|mem[21][13]~q ;
wire \REGBANK_inst|mem[29][13]~q ;
wire \REGBANK_inst|mem[25][13]~feeder_combout ;
wire \REGBANK_inst|mem[25][13]~q ;
wire \REGBANK_inst|mem[17][13]~q ;
wire \REGBANK_inst|read_data1[13]~366_combout ;
wire \REGBANK_inst|read_data1[13]~367_combout ;
wire \REGBANK_inst|mem[27][13]~q ;
wire \REGBANK_inst|mem[19][13]~q ;
wire \REGBANK_inst|read_data1[13]~373_combout ;
wire \REGBANK_inst|mem[23][13]~q ;
wire \REGBANK_inst|mem[31][13]~q ;
wire \REGBANK_inst|read_data1[13]~374_combout ;
wire \REGBANK_inst|mem[20][13]~q ;
wire \REGBANK_inst|mem[16][13]~q ;
wire \REGBANK_inst|read_data1[13]~370_combout ;
wire \REGBANK_inst|mem[24][13]~q ;
wire \REGBANK_inst|mem[28][13]~q ;
wire \REGBANK_inst|read_data1[13]~371_combout ;
wire \REGBANK_inst|mem[30][13]~q ;
wire \REGBANK_inst|mem[26][13]~q ;
wire \REGBANK_inst|mem[18][13]~q ;
wire \REGBANK_inst|read_data1[13]~368_combout ;
wire \REGBANK_inst|read_data1[13]~369_combout ;
wire \REGBANK_inst|read_data1[13]~372_combout ;
wire \REGBANK_inst|read_data1[13]~375_combout ;
wire \REGBANK_inst|read_data1[13]~461_combout ;
wire \ALU_inst|ShiftRight0~23_combout ;
wire \ALU_inst|ShiftRight0~34_combout ;
wire \ALU_inst|Mux18~0_combout ;
wire \ALU_inst|Mux18~1_combout ;
wire \mux_4to1_inst1|Mux18~0_combout ;
wire \ALU_inst|RESULTADO~31_combout ;
wire \ALU_inst|ShiftRight0~76_combout ;
wire \ALU_inst|Mux29~14_combout ;
wire \ddata_r[12]~input_o ;
wire \REGBANK_inst|mem[27][12]~feeder_combout ;
wire \REGBANK_inst|mem[27][12]~q ;
wire \REGBANK_inst|mem[23][12]~feeder_combout ;
wire \REGBANK_inst|mem[23][12]~q ;
wire \REGBANK_inst|mem[19][12]~q ;
wire \REGBANK_inst|read_data1[12]~393_combout ;
wire \REGBANK_inst|mem[31][12]~q ;
wire \REGBANK_inst|read_data1[12]~394_combout ;
wire \REGBANK_inst|mem[30][12]~q ;
wire \REGBANK_inst|mem[22][12]~q ;
wire \REGBANK_inst|mem[26][12]~q ;
wire \REGBANK_inst|mem[18][12]~q ;
wire \REGBANK_inst|read_data1[12]~386_combout ;
wire \REGBANK_inst|read_data1[12]~387_combout ;
wire \REGBANK_inst|mem[28][12]~q ;
wire \REGBANK_inst|mem[20][12]~q ;
wire \REGBANK_inst|mem[24][12]~q ;
wire \REGBANK_inst|mem[16][12]~q ;
wire \REGBANK_inst|read_data1[12]~390_combout ;
wire \REGBANK_inst|read_data1[12]~391_combout ;
wire \REGBANK_inst|mem[25][12]~feeder_combout ;
wire \REGBANK_inst|mem[25][12]~q ;
wire \REGBANK_inst|mem[29][12]~q ;
wire \REGBANK_inst|mem[21][12]~q ;
wire \REGBANK_inst|mem[17][12]~q ;
wire \REGBANK_inst|read_data1[12]~388_combout ;
wire \REGBANK_inst|read_data1[12]~389_combout ;
wire \REGBANK_inst|read_data1[12]~392_combout ;
wire \REGBANK_inst|read_data1[12]~395_combout ;
wire \REGBANK_inst|mem[15][12]~feeder_combout ;
wire \REGBANK_inst|mem[15][12]~q ;
wire \REGBANK_inst|mem[12][12]~feeder_combout ;
wire \REGBANK_inst|mem[12][12]~q ;
wire \REGBANK_inst|mem[14][12]~feeder_combout ;
wire \REGBANK_inst|mem[14][12]~q ;
wire \REGBANK_inst|read_data1[12]~403_combout ;
wire \REGBANK_inst|read_data1[12]~404_combout ;
wire \REGBANK_inst|mem[11][12]~q ;
wire \REGBANK_inst|mem[10][12]~feeder_combout ;
wire \REGBANK_inst|mem[10][12]~q ;
wire \REGBANK_inst|mem[8][12]~q ;
wire \REGBANK_inst|mem[9][12]~feeder_combout ;
wire \REGBANK_inst|mem[9][12]~q ;
wire \REGBANK_inst|read_data1[12]~396_combout ;
wire \REGBANK_inst|read_data1[12]~397_combout ;
wire \REGBANK_inst|mem[4][12]~feeder_combout ;
wire \REGBANK_inst|mem[4][12]~q ;
wire \REGBANK_inst|mem[6][12]~q ;
wire \REGBANK_inst|read_data1[12]~398_combout ;
wire \REGBANK_inst|mem[5][12]~q ;
wire \REGBANK_inst|mem[7][12]~feeder_combout ;
wire \REGBANK_inst|mem[7][12]~q ;
wire \REGBANK_inst|read_data1[12]~399_combout ;
wire \REGBANK_inst|mem[3][12]~q ;
wire \REGBANK_inst|mem[2][12]~q ;
wire \REGBANK_inst|mem[1][12]~q ;
wire \REGBANK_inst|mem[0][12]~q ;
wire \REGBANK_inst|read_data1[12]~400_combout ;
wire \REGBANK_inst|read_data1[12]~401_combout ;
wire \REGBANK_inst|read_data1[12]~402_combout ;
wire \REGBANK_inst|read_data1[12]~405_combout ;
wire \REGBANK_inst|read_data1[12]~463_combout ;
wire \ALU_inst|ShiftRight0~24_combout ;
wire \ALU_inst|ShiftRight0~25_combout ;
wire \ALU_inst|ShiftRight0~15_combout ;
wire \ALU_inst|Mux19~0_combout ;
wire \ALU_inst|Mux19~1_combout ;
wire \mux_4to1_inst1|Mux19~0_combout ;
wire \ALU_inst|RESULTADO~29_combout ;
wire \ALU_inst|Equal0~18_combout ;
wire \mux_2to1_inst1|salida[11]~41_combout ;
wire \REGBANK_inst|mem[14][11]~feeder_combout ;
wire \REGBANK_inst|mem[14][11]~q ;
wire \REGBANK_inst|mem[12][11]~feeder_combout ;
wire \REGBANK_inst|mem[12][11]~q ;
wire \REGBANK_inst|mem[13][11]~feeder_combout ;
wire \REGBANK_inst|mem[13][11]~q ;
wire \REGBANK_inst|read_data2[11]~248_combout ;
wire \REGBANK_inst|read_data2[11]~249_combout ;
wire \REGBANK_inst|mem[4][11]~q ;
wire \REGBANK_inst|mem[5][11]~q ;
wire \REGBANK_inst|read_data2[11]~241_combout ;
wire \REGBANK_inst|mem[7][11]~q ;
wire \REGBANK_inst|mem[6][11]~q ;
wire \REGBANK_inst|read_data2[11]~242_combout ;
wire \REGBANK_inst|mem[9][11]~feeder_combout ;
wire \REGBANK_inst|mem[9][11]~q ;
wire \REGBANK_inst|mem[11][11]~q ;
wire \REGBANK_inst|mem[8][11]~q ;
wire \REGBANK_inst|mem[10][11]~feeder_combout ;
wire \REGBANK_inst|mem[10][11]~q ;
wire \REGBANK_inst|read_data2[11]~243_combout ;
wire \REGBANK_inst|read_data2[11]~244_combout ;
wire \REGBANK_inst|mem[1][11]~q ;
wire \REGBANK_inst|mem[3][11]~feeder_combout ;
wire \REGBANK_inst|mem[3][11]~q ;
wire \REGBANK_inst|mem[2][11]~feeder_combout ;
wire \REGBANK_inst|mem[2][11]~q ;
wire \REGBANK_inst|mem[0][11]~feeder_combout ;
wire \REGBANK_inst|mem[0][11]~q ;
wire \REGBANK_inst|read_data2[11]~245_combout ;
wire \REGBANK_inst|read_data2[11]~246_combout ;
wire \REGBANK_inst|read_data2[11]~247_combout ;
wire \REGBANK_inst|read_data2[11]~250_combout ;
wire \REGBANK_inst|mem[23][11]~q ;
wire \REGBANK_inst|mem[31][11]~q ;
wire \REGBANK_inst|mem[19][11]~q ;
wire \REGBANK_inst|mem[27][11]~q ;
wire \REGBANK_inst|read_data2[11]~238_combout ;
wire \REGBANK_inst|read_data2[11]~239_combout ;
wire \REGBANK_inst|mem[26][11]~q ;
wire \REGBANK_inst|mem[30][11]~q ;
wire \REGBANK_inst|mem[18][11]~q ;
wire \REGBANK_inst|mem[22][11]~feeder_combout ;
wire \REGBANK_inst|mem[22][11]~q ;
wire \REGBANK_inst|read_data2[11]~233_combout ;
wire \REGBANK_inst|read_data2[11]~234_combout ;
wire \REGBANK_inst|mem[24][11]~q ;
wire \REGBANK_inst|mem[28][11]~q ;
wire \REGBANK_inst|mem[16][11]~feeder_combout ;
wire \REGBANK_inst|mem[16][11]~q ;
wire \REGBANK_inst|mem[20][11]~feeder_combout ;
wire \REGBANK_inst|mem[20][11]~q ;
wire \REGBANK_inst|read_data2[11]~235_combout ;
wire \REGBANK_inst|read_data2[11]~236_combout ;
wire \REGBANK_inst|read_data2[11]~237_combout ;
wire \REGBANK_inst|mem[21][11]~q ;
wire \REGBANK_inst|mem[29][11]~q ;
wire \REGBANK_inst|mem[17][11]~q ;
wire \REGBANK_inst|mem[25][11]~q ;
wire \REGBANK_inst|read_data2[11]~231_combout ;
wire \REGBANK_inst|read_data2[11]~232_combout ;
wire \REGBANK_inst|read_data2[11]~240_combout ;
wire \REGBANK_inst|read_data2[11]~251_combout ;
wire \mux_2to1_inst1|salida[11]~42_combout ;
wire \REGBANK_inst|read_data1[11]~413_combout ;
wire \REGBANK_inst|read_data1[11]~414_combout ;
wire \REGBANK_inst|read_data1[11]~406_combout ;
wire \REGBANK_inst|read_data1[11]~407_combout ;
wire \REGBANK_inst|read_data1[11]~408_combout ;
wire \REGBANK_inst|read_data1[11]~409_combout ;
wire \REGBANK_inst|read_data1[11]~410_combout ;
wire \REGBANK_inst|read_data1[11]~411_combout ;
wire \REGBANK_inst|read_data1[11]~412_combout ;
wire \REGBANK_inst|read_data1[11]~415_combout ;
wire \mux_4to1_inst1|Mux20~0_combout ;
wire \ddata_r[10]~input_o ;
wire \REGBANK_inst|mem[26][10]~q ;
wire \REGBANK_inst|read_data1[10]~426_combout ;
wire \REGBANK_inst|mem[22][10]~q ;
wire \REGBANK_inst|mem[30][10]~q ;
wire \REGBANK_inst|read_data1[10]~427_combout ;
wire \REGBANK_inst|mem[23][10]~q ;
wire \REGBANK_inst|mem[19][10]~q ;
wire \REGBANK_inst|read_data1[10]~433_combout ;
wire \REGBANK_inst|mem[27][10]~q ;
wire \REGBANK_inst|mem[31][10]~q ;
wire \REGBANK_inst|read_data1[10]~434_combout ;
wire \REGBANK_inst|mem[20][10]~feeder_combout ;
wire \REGBANK_inst|mem[20][10]~q ;
wire \REGBANK_inst|mem[16][10]~feeder_combout ;
wire \REGBANK_inst|mem[16][10]~q ;
wire \REGBANK_inst|mem[24][10]~feeder_combout ;
wire \REGBANK_inst|mem[24][10]~q ;
wire \REGBANK_inst|read_data1[10]~430_combout ;
wire \REGBANK_inst|mem[28][10]~feeder_combout ;
wire \REGBANK_inst|mem[28][10]~q ;
wire \REGBANK_inst|read_data1[10]~431_combout ;
wire \REGBANK_inst|mem[21][10]~q ;
wire \REGBANK_inst|mem[17][10]~q ;
wire \REGBANK_inst|read_data1[10]~428_combout ;
wire \REGBANK_inst|mem[29][10]~q ;
wire \REGBANK_inst|mem[25][10]~feeder_combout ;
wire \REGBANK_inst|mem[25][10]~q ;
wire \REGBANK_inst|read_data1[10]~429_combout ;
wire \REGBANK_inst|read_data1[10]~432_combout ;
wire \REGBANK_inst|read_data1[10]~435_combout ;
wire \REGBANK_inst|mem[12][10]~q ;
wire \REGBANK_inst|mem[14][10]~feeder_combout ;
wire \REGBANK_inst|mem[14][10]~q ;
wire \REGBANK_inst|read_data1[10]~443_combout ;
wire \REGBANK_inst|mem[15][10]~feeder_combout ;
wire \REGBANK_inst|mem[15][10]~q ;
wire \REGBANK_inst|mem[13][10]~feeder_combout ;
wire \REGBANK_inst|mem[13][10]~q ;
wire \REGBANK_inst|read_data1[10]~444_combout ;
wire \REGBANK_inst|mem[11][10]~q ;
wire \REGBANK_inst|mem[9][10]~feeder_combout ;
wire \REGBANK_inst|mem[9][10]~q ;
wire \REGBANK_inst|mem[8][10]~q ;
wire \REGBANK_inst|read_data1[10]~436_combout ;
wire \REGBANK_inst|mem[10][10]~feeder_combout ;
wire \REGBANK_inst|mem[10][10]~q ;
wire \REGBANK_inst|read_data1[10]~437_combout ;
wire \REGBANK_inst|mem[3][10]~q ;
wire \REGBANK_inst|mem[2][10]~q ;
wire \REGBANK_inst|mem[1][10]~q ;
wire \REGBANK_inst|mem[0][10]~feeder_combout ;
wire \REGBANK_inst|mem[0][10]~q ;
wire \REGBANK_inst|read_data1[10]~440_combout ;
wire \REGBANK_inst|read_data1[10]~441_combout ;
wire \REGBANK_inst|mem[7][10]~q ;
wire \REGBANK_inst|mem[5][10]~q ;
wire \REGBANK_inst|mem[6][10]~q ;
wire \REGBANK_inst|mem[4][10]~q ;
wire \REGBANK_inst|read_data1[10]~438_combout ;
wire \REGBANK_inst|read_data1[10]~439_combout ;
wire \REGBANK_inst|read_data1[10]~442_combout ;
wire \REGBANK_inst|read_data1[10]~445_combout ;
wire \REGBANK_inst|read_data1[10]~465_combout ;
wire \ALU_inst|ShiftRight1~21_combout ;
wire \ALU_inst|ShiftRight1~23_combout ;
wire \ALU_inst|Mux21~8_combout ;
wire \ALU_inst|Mux21~9_combout ;
wire \ALU_inst|Mux22~13_combout ;
wire \mux_4to1_inst1|Mux21~0_combout ;
wire \ddata_r[9]~input_o ;
wire \ALU_inst|ShiftRight0~35_combout ;
wire \ALU_inst|ShiftRight0~36_combout ;
wire \ALU_inst|ShiftRight0~37_combout ;
wire \ALU_inst|ShiftRight0~38_combout ;
wire \ALU_inst|Mux22~11_combout ;
wire \idata[29]~input_o ;
wire \REGBANK_inst|mem[15][9]~q ;
wire \REGBANK_inst|mem[14][9]~q ;
wire \REGBANK_inst|mem[12][9]~feeder_combout ;
wire \REGBANK_inst|mem[12][9]~q ;
wire \REGBANK_inst|mem[13][9]~feeder_combout ;
wire \REGBANK_inst|mem[13][9]~q ;
wire \REGBANK_inst|read_data2[9]~206_combout ;
wire \REGBANK_inst|read_data2[9]~207_combout ;
wire \REGBANK_inst|mem[5][9]~q ;
wire \REGBANK_inst|mem[4][9]~q ;
wire \REGBANK_inst|read_data2[9]~199_combout ;
wire \REGBANK_inst|mem[7][9]~q ;
wire \REGBANK_inst|mem[6][9]~q ;
wire \REGBANK_inst|read_data2[9]~200_combout ;
wire \REGBANK_inst|mem[2][9]~q ;
wire \REGBANK_inst|mem[0][9]~q ;
wire \REGBANK_inst|read_data2[9]~203_combout ;
wire \REGBANK_inst|mem[1][9]~q ;
wire \REGBANK_inst|mem[3][9]~feeder_combout ;
wire \REGBANK_inst|mem[3][9]~q ;
wire \REGBANK_inst|read_data2[9]~204_combout ;
wire \REGBANK_inst|mem[8][9]~q ;
wire \REGBANK_inst|mem[10][9]~feeder_combout ;
wire \REGBANK_inst|mem[10][9]~q ;
wire \REGBANK_inst|read_data2[9]~201_combout ;
wire \REGBANK_inst|mem[9][9]~q ;
wire \REGBANK_inst|read_data2[9]~202_combout ;
wire \REGBANK_inst|read_data2[9]~205_combout ;
wire \REGBANK_inst|read_data2[9]~208_combout ;
wire \REGBANK_inst|mem[17][9]~q ;
wire \REGBANK_inst|mem[25][9]~q ;
wire \REGBANK_inst|read_data2[9]~189_combout ;
wire \REGBANK_inst|mem[29][9]~q ;
wire \REGBANK_inst|mem[21][9]~feeder_combout ;
wire \REGBANK_inst|mem[21][9]~q ;
wire \REGBANK_inst|read_data2[9]~190_combout ;
wire \REGBANK_inst|mem[19][9]~q ;
wire \REGBANK_inst|mem[27][9]~q ;
wire \REGBANK_inst|read_data2[9]~196_combout ;
wire \REGBANK_inst|mem[31][9]~q ;
wire \REGBANK_inst|mem[23][9]~q ;
wire \REGBANK_inst|read_data2[9]~197_combout ;
wire \REGBANK_inst|mem[28][9]~feeder_combout ;
wire \REGBANK_inst|mem[28][9]~q ;
wire \REGBANK_inst|mem[16][9]~feeder_combout ;
wire \REGBANK_inst|mem[16][9]~q ;
wire \REGBANK_inst|mem[20][9]~q ;
wire \REGBANK_inst|read_data2[9]~193_combout ;
wire \REGBANK_inst|mem[24][9]~q ;
wire \REGBANK_inst|read_data2[9]~194_combout ;
wire \REGBANK_inst|mem[26][9]~feeder_combout ;
wire \REGBANK_inst|mem[26][9]~q ;
wire \REGBANK_inst|mem[30][9]~q ;
wire \REGBANK_inst|mem[18][9]~q ;
wire \REGBANK_inst|mem[22][9]~feeder_combout ;
wire \REGBANK_inst|mem[22][9]~q ;
wire \REGBANK_inst|read_data2[9]~191_combout ;
wire \REGBANK_inst|read_data2[9]~192_combout ;
wire \REGBANK_inst|read_data2[9]~195_combout ;
wire \REGBANK_inst|read_data2[9]~198_combout ;
wire \REGBANK_inst|read_data2[9]~209_combout ;
wire \mux_2to1_inst1|salida[9]~44_combout ;
wire \REGBANK_inst|mem[10][8]~feeder_combout ;
wire \REGBANK_inst|mem[10][8]~q ;
wire \REGBANK_inst|mem[11][8]~q ;
wire \REGBANK_inst|mem[9][8]~feeder_combout ;
wire \REGBANK_inst|mem[9][8]~q ;
wire \REGBANK_inst|mem[8][8]~q ;
wire \mux_4to1_inst1|Mux23~11_combout ;
wire \mux_4to1_inst1|Mux23~12_combout ;
wire \REGBANK_inst|mem[14][8]~feeder_combout ;
wire \REGBANK_inst|mem[14][8]~q ;
wire \REGBANK_inst|mem[12][8]~feeder_combout ;
wire \REGBANK_inst|mem[12][8]~q ;
wire \mux_4to1_inst1|Mux23~18_combout ;
wire \REGBANK_inst|mem[15][8]~feeder_combout ;
wire \REGBANK_inst|mem[15][8]~q ;
wire \mux_4to1_inst1|Mux23~19_combout ;
wire \REGBANK_inst|mem[3][8]~q ;
wire \REGBANK_inst|mem[2][8]~q ;
wire \REGBANK_inst|mem[0][8]~q ;
wire \REGBANK_inst|mem[1][8]~q ;
wire \mux_4to1_inst1|Mux23~15_combout ;
wire \mux_4to1_inst1|Mux23~16_combout ;
wire \REGBANK_inst|mem[7][8]~q ;
wire \REGBANK_inst|mem[5][8]~q ;
wire \REGBANK_inst|mem[6][8]~q ;
wire \REGBANK_inst|mem[4][8]~q ;
wire \mux_4to1_inst1|Mux23~13_combout ;
wire \mux_4to1_inst1|Mux23~14_combout ;
wire \mux_4to1_inst1|Mux23~17_combout ;
wire \mux_4to1_inst1|Mux23~20_combout ;
wire \PC_inst|PC_reg[2]~8_combout ;
wire \sumador_inst2|Add0~3 ;
wire \sumador_inst2|Add0~4_combout ;
wire \PC_inst|PC_reg[2]~9 ;
wire \PC_inst|PC_reg[3]~10_combout ;
wire \sumador_inst2|Add0~5 ;
wire \sumador_inst2|Add0~6_combout ;
wire \PC_inst|PC_reg[3]~11 ;
wire \PC_inst|PC_reg[4]~12_combout ;
wire \sumador_inst2|Add0~7 ;
wire \sumador_inst2|Add0~8_combout ;
wire \PC_inst|PC_reg[4]~13 ;
wire \PC_inst|PC_reg[5]~14_combout ;
wire \idata[25]~input_o ;
wire \Imm_Gen_inst|imm[5]~0_combout ;
wire \sumador_inst2|Add0~9 ;
wire \sumador_inst2|Add0~10_combout ;
wire \PC_inst|PC_reg[5]~15 ;
wire \PC_inst|PC_reg[6]~16_combout ;
wire \idata[26]~input_o ;
wire \Imm_Gen_inst|imm[6]~1_combout ;
wire \sumador_inst2|Add0~11 ;
wire \sumador_inst2|Add0~12_combout ;
wire \PC_inst|PC_reg[6]~17 ;
wire \PC_inst|PC_reg[7]~18_combout ;
wire \idata[27]~input_o ;
wire \Imm_Gen_inst|imm[7]~2_combout ;
wire \sumador_inst2|Add0~13 ;
wire \sumador_inst2|Add0~14_combout ;
wire \PC_inst|PC_reg[7]~19 ;
wire \PC_inst|PC_reg[8]~20_combout ;
wire \Imm_Gen_inst|imm[8]~3_combout ;
wire \sumador_inst2|Add0~15 ;
wire \sumador_inst2|Add0~16_combout ;
wire \REGBANK_inst|mem[22][8]~feeder_combout ;
wire \REGBANK_inst|mem[22][8]~q ;
wire \REGBANK_inst|mem[30][8]~q ;
wire \REGBANK_inst|mem[18][8]~q ;
wire \REGBANK_inst|mem[26][8]~feeder_combout ;
wire \REGBANK_inst|mem[26][8]~q ;
wire \mux_4to1_inst1|Mux23~0_combout ;
wire \mux_4to1_inst1|Mux23~1_combout ;
wire \REGBANK_inst|mem[27][8]~feeder_combout ;
wire \REGBANK_inst|mem[27][8]~q ;
wire \REGBANK_inst|mem[31][8]~q ;
wire \REGBANK_inst|mem[23][8]~q ;
wire \REGBANK_inst|mem[19][8]~q ;
wire \mux_4to1_inst1|Mux23~7_combout ;
wire \mux_4to1_inst1|Mux23~8_combout ;
wire \REGBANK_inst|mem[28][8]~feeder_combout ;
wire \REGBANK_inst|mem[28][8]~q ;
wire \REGBANK_inst|mem[20][8]~q ;
wire \REGBANK_inst|mem[24][8]~q ;
wire \REGBANK_inst|mem[16][8]~feeder_combout ;
wire \REGBANK_inst|mem[16][8]~q ;
wire \mux_4to1_inst1|Mux23~4_combout ;
wire \mux_4to1_inst1|Mux23~5_combout ;
wire \REGBANK_inst|mem[29][8]~q ;
wire \REGBANK_inst|mem[17][8]~feeder_combout ;
wire \REGBANK_inst|mem[17][8]~q ;
wire \REGBANK_inst|mem[21][8]~q ;
wire \mux_4to1_inst1|Mux23~2_combout ;
wire \REGBANK_inst|mem[25][8]~feeder_combout ;
wire \REGBANK_inst|mem[25][8]~q ;
wire \mux_4to1_inst1|Mux23~3_combout ;
wire \mux_4to1_inst1|Mux23~6_combout ;
wire \mux_4to1_inst1|Mux23~9_combout ;
wire \mux_4to1_inst1|Mux23~10_combout ;
wire \mux_4to1_inst1|Mux23~21_combout ;
wire \REGBANK_inst|mem[17][7]~q ;
wire \REGBANK_inst|mem[25][7]~q ;
wire \REGBANK_inst|read_data2[7]~147_combout ;
wire \REGBANK_inst|mem[29][7]~q ;
wire \REGBANK_inst|mem[21][7]~feeder_combout ;
wire \REGBANK_inst|mem[21][7]~q ;
wire \REGBANK_inst|read_data2[7]~148_combout ;
wire \REGBANK_inst|mem[16][7]~q ;
wire \REGBANK_inst|mem[20][7]~q ;
wire \REGBANK_inst|read_data2[7]~151_combout ;
wire \REGBANK_inst|mem[28][7]~q ;
wire \REGBANK_inst|mem[24][7]~q ;
wire \REGBANK_inst|read_data2[7]~152_combout ;
wire \REGBANK_inst|mem[26][7]~q ;
wire \REGBANK_inst|mem[30][7]~q ;
wire \REGBANK_inst|mem[18][7]~feeder_combout ;
wire \REGBANK_inst|mem[18][7]~q ;
wire \REGBANK_inst|mem[22][7]~feeder_combout ;
wire \REGBANK_inst|mem[22][7]~q ;
wire \REGBANK_inst|read_data2[7]~149_combout ;
wire \REGBANK_inst|read_data2[7]~150_combout ;
wire \REGBANK_inst|read_data2[7]~153_combout ;
wire \REGBANK_inst|mem[23][7]~feeder_combout ;
wire \REGBANK_inst|mem[23][7]~q ;
wire \REGBANK_inst|mem[31][7]~q ;
wire \REGBANK_inst|mem[19][7]~q ;
wire \REGBANK_inst|mem[27][7]~q ;
wire \REGBANK_inst|read_data2[7]~154_combout ;
wire \REGBANK_inst|read_data2[7]~155_combout ;
wire \REGBANK_inst|read_data2[7]~156_combout ;
wire \REGBANK_inst|mem[14][7]~feeder_combout ;
wire \REGBANK_inst|mem[14][7]~q ;
wire \REGBANK_inst|mem[15][7]~q ;
wire \REGBANK_inst|mem[13][7]~q ;
wire \REGBANK_inst|mem[12][7]~q ;
wire \REGBANK_inst|read_data2[7]~164_combout ;
wire \REGBANK_inst|read_data2[7]~165_combout ;
wire \REGBANK_inst|mem[9][7]~q ;
wire \REGBANK_inst|mem[11][7]~q ;
wire \REGBANK_inst|mem[10][7]~q ;
wire \REGBANK_inst|mem[8][7]~q ;
wire \REGBANK_inst|read_data2[7]~159_combout ;
wire \REGBANK_inst|read_data2[7]~160_combout ;
wire \REGBANK_inst|mem[1][7]~q ;
wire \REGBANK_inst|mem[3][7]~q ;
wire \REGBANK_inst|mem[2][7]~q ;
wire \REGBANK_inst|mem[0][7]~q ;
wire \REGBANK_inst|read_data2[7]~161_combout ;
wire \REGBANK_inst|read_data2[7]~162_combout ;
wire \REGBANK_inst|read_data2[7]~163_combout ;
wire \REGBANK_inst|mem[6][7]~q ;
wire \REGBANK_inst|mem[4][7]~q ;
wire \REGBANK_inst|mem[5][7]~q ;
wire \REGBANK_inst|read_data2[7]~157_combout ;
wire \REGBANK_inst|read_data2[7]~158_combout ;
wire \REGBANK_inst|read_data2[7]~166_combout ;
wire \REGBANK_inst|read_data2[7]~167_combout ;
wire \mux_2to1_inst1|salida[7]~46_combout ;
wire \ddata_r[6]~input_o ;
wire \ALU_inst|ShiftRight1~17_combout ;
wire \REGBANK_inst|mem[15][6]~q ;
wire \REGBANK_inst|mem[14][6]~feeder_combout ;
wire \REGBANK_inst|mem[14][6]~q ;
wire \REGBANK_inst|mem[12][6]~feeder_combout ;
wire \REGBANK_inst|mem[12][6]~q ;
wire \mux_4to1_inst1|Mux25~18_combout ;
wire \REGBANK_inst|mem[13][6]~q ;
wire \mux_4to1_inst1|Mux25~19_combout ;
wire \REGBANK_inst|mem[7][6]~q ;
wire \REGBANK_inst|mem[5][6]~q ;
wire \REGBANK_inst|mem[6][6]~q ;
wire \REGBANK_inst|mem[4][6]~q ;
wire \mux_4to1_inst1|Mux25~13_combout ;
wire \mux_4to1_inst1|Mux25~14_combout ;
wire \REGBANK_inst|mem[3][6]~q ;
wire \REGBANK_inst|mem[2][6]~q ;
wire \REGBANK_inst|mem[1][6]~q ;
wire \REGBANK_inst|mem[0][6]~q ;
wire \mux_4to1_inst1|Mux25~15_combout ;
wire \mux_4to1_inst1|Mux25~16_combout ;
wire \mux_4to1_inst1|Mux25~17_combout ;
wire \REGBANK_inst|mem[10][6]~feeder_combout ;
wire \REGBANK_inst|mem[10][6]~q ;
wire \REGBANK_inst|mem[11][6]~q ;
wire \REGBANK_inst|mem[9][6]~feeder_combout ;
wire \REGBANK_inst|mem[9][6]~q ;
wire \REGBANK_inst|mem[8][6]~q ;
wire \mux_4to1_inst1|Mux25~11_combout ;
wire \mux_4to1_inst1|Mux25~12_combout ;
wire \mux_4to1_inst1|Mux25~20_combout ;
wire \REGBANK_inst|mem[27][6]~feeder_combout ;
wire \REGBANK_inst|mem[27][6]~q ;
wire \REGBANK_inst|mem[23][6]~feeder_combout ;
wire \REGBANK_inst|mem[23][6]~q ;
wire \REGBANK_inst|mem[19][6]~q ;
wire \mux_4to1_inst1|Mux25~7_combout ;
wire \REGBANK_inst|mem[31][6]~q ;
wire \mux_4to1_inst1|Mux25~8_combout ;
wire \REGBANK_inst|mem[28][6]~q ;
wire \REGBANK_inst|mem[20][6]~q ;
wire \REGBANK_inst|mem[16][6]~q ;
wire \REGBANK_inst|mem[24][6]~feeder_combout ;
wire \REGBANK_inst|mem[24][6]~q ;
wire \mux_4to1_inst1|Mux25~4_combout ;
wire \mux_4to1_inst1|Mux25~5_combout ;
wire \REGBANK_inst|mem[21][6]~q ;
wire \REGBANK_inst|mem[17][6]~q ;
wire \mux_4to1_inst1|Mux25~2_combout ;
wire \REGBANK_inst|mem[25][6]~q ;
wire \REGBANK_inst|mem[29][6]~q ;
wire \mux_4to1_inst1|Mux25~3_combout ;
wire \mux_4to1_inst1|Mux25~6_combout ;
wire \REGBANK_inst|mem[22][6]~feeder_combout ;
wire \REGBANK_inst|mem[22][6]~q ;
wire \REGBANK_inst|mem[26][6]~feeder_combout ;
wire \REGBANK_inst|mem[26][6]~q ;
wire \REGBANK_inst|mem[18][6]~feeder_combout ;
wire \REGBANK_inst|mem[18][6]~q ;
wire \mux_4to1_inst1|Mux25~0_combout ;
wire \mux_4to1_inst1|Mux25~1_combout ;
wire \mux_4to1_inst1|Mux25~9_combout ;
wire \mux_4to1_inst1|Mux25~10_combout ;
wire \mux_4to1_inst1|Mux25~21_combout ;
wire \ALU_inst|ShiftRight1~16_combout ;
wire \ALU_inst|ShiftRight1~18_combout ;
wire \ALU_inst|Mux27~14_combout ;
wire \ALU_inst|ShiftRight1~48_combout ;
wire \ALU_inst|Mux27~11_combout ;
wire \ALU_inst|Mux27~12_combout ;
wire \ALU_inst|ShiftRight0~69_combout ;
wire \ALU_inst|RESULTADO~20_combout ;
wire \REGBANK_inst|mem[26][2]~q ;
wire \REGBANK_inst|mem[18][2]~q ;
wire \mux_4to1_inst1|Mux29~0_combout ;
wire \REGBANK_inst|mem[30][2]~q ;
wire \REGBANK_inst|mem[22][2]~feeder_combout ;
wire \REGBANK_inst|mem[22][2]~q ;
wire \mux_4to1_inst1|Mux29~1_combout ;
wire \REGBANK_inst|mem[20][2]~q ;
wire \REGBANK_inst|mem[28][2]~q ;
wire \REGBANK_inst|mem[24][2]~feeder_combout ;
wire \REGBANK_inst|mem[24][2]~q ;
wire \REGBANK_inst|mem[16][2]~q ;
wire \mux_4to1_inst1|Mux29~4_combout ;
wire \mux_4to1_inst1|Mux29~5_combout ;
wire \REGBANK_inst|mem[29][2]~q ;
wire \REGBANK_inst|mem[25][2]~q ;
wire \REGBANK_inst|mem[21][2]~feeder_combout ;
wire \REGBANK_inst|mem[21][2]~q ;
wire \REGBANK_inst|mem[17][2]~q ;
wire \mux_4to1_inst1|Mux29~2_combout ;
wire \mux_4to1_inst1|Mux29~3_combout ;
wire \mux_4to1_inst1|Mux29~6_combout ;
wire \REGBANK_inst|mem[27][2]~feeder_combout ;
wire \REGBANK_inst|mem[27][2]~q ;
wire \REGBANK_inst|mem[31][2]~feeder_combout ;
wire \REGBANK_inst|mem[31][2]~q ;
wire \REGBANK_inst|mem[23][2]~feeder_combout ;
wire \REGBANK_inst|mem[23][2]~q ;
wire \REGBANK_inst|mem[19][2]~feeder_combout ;
wire \REGBANK_inst|mem[19][2]~q ;
wire \mux_4to1_inst1|Mux29~7_combout ;
wire \mux_4to1_inst1|Mux29~8_combout ;
wire \mux_4to1_inst1|Mux29~9_combout ;
wire \mux_4to1_inst1|Mux29~10_combout ;
wire \REGBANK_inst|mem[15][2]~feeder_combout ;
wire \REGBANK_inst|mem[15][2]~q ;
wire \REGBANK_inst|mem[14][2]~q ;
wire \REGBANK_inst|mem[12][2]~q ;
wire \mux_4to1_inst1|Mux29~18_combout ;
wire \mux_4to1_inst1|Mux29~19_combout ;
wire \REGBANK_inst|mem[7][2]~q ;
wire \REGBANK_inst|mem[5][2]~q ;
wire \REGBANK_inst|mem[6][2]~q ;
wire \REGBANK_inst|mem[4][2]~q ;
wire \mux_4to1_inst1|Mux29~13_combout ;
wire \mux_4to1_inst1|Mux29~14_combout ;
wire \REGBANK_inst|mem[3][2]~q ;
wire \REGBANK_inst|mem[2][2]~q ;
wire \REGBANK_inst|mem[1][2]~q ;
wire \REGBANK_inst|mem[0][2]~q ;
wire \mux_4to1_inst1|Mux29~15_combout ;
wire \mux_4to1_inst1|Mux29~16_combout ;
wire \mux_4to1_inst1|Mux29~17_combout ;
wire \REGBANK_inst|mem[8][2]~q ;
wire \REGBANK_inst|mem[9][2]~q ;
wire \mux_4to1_inst1|Mux29~11_combout ;
wire \REGBANK_inst|mem[10][2]~q ;
wire \REGBANK_inst|mem[11][2]~q ;
wire \mux_4to1_inst1|Mux29~12_combout ;
wire \mux_4to1_inst1|Mux29~20_combout ;
wire \mux_4to1_inst1|Mux29~21_combout ;
wire \ALU_inst|ShiftLeft0~24_combout ;
wire \ALU_inst|ShiftLeft0~25_combout ;
wire \REGBANK_inst|mem[9][4]~q ;
wire \REGBANK_inst|mem[8][4]~q ;
wire \mux_4to1_inst1|Mux27~11_combout ;
wire \REGBANK_inst|mem[10][4]~q ;
wire \REGBANK_inst|mem[11][4]~q ;
wire \mux_4to1_inst1|Mux27~12_combout ;
wire \REGBANK_inst|mem[15][4]~q ;
wire \REGBANK_inst|mem[14][4]~q ;
wire \REGBANK_inst|mem[12][4]~q ;
wire \mux_4to1_inst1|Mux27~18_combout ;
wire \mux_4to1_inst1|Mux27~19_combout ;
wire \REGBANK_inst|mem[3][4]~q ;
wire \REGBANK_inst|mem[2][4]~q ;
wire \REGBANK_inst|mem[1][4]~q ;
wire \REGBANK_inst|mem[0][4]~q ;
wire \mux_4to1_inst1|Mux27~15_combout ;
wire \mux_4to1_inst1|Mux27~16_combout ;
wire \REGBANK_inst|mem[6][4]~q ;
wire \REGBANK_inst|mem[4][4]~q ;
wire \mux_4to1_inst1|Mux27~13_combout ;
wire \REGBANK_inst|mem[5][4]~q ;
wire \REGBANK_inst|mem[7][4]~q ;
wire \mux_4to1_inst1|Mux27~14_combout ;
wire \mux_4to1_inst1|Mux27~17_combout ;
wire \mux_4to1_inst1|Mux27~20_combout ;
wire \REGBANK_inst|mem[22][4]~q ;
wire \REGBANK_inst|mem[30][4]~q ;
wire \REGBANK_inst|mem[26][4]~q ;
wire \REGBANK_inst|mem[18][4]~feeder_combout ;
wire \REGBANK_inst|mem[18][4]~q ;
wire \mux_4to1_inst1|Mux27~0_combout ;
wire \mux_4to1_inst1|Mux27~1_combout ;
wire \REGBANK_inst|mem[27][4]~feeder_combout ;
wire \REGBANK_inst|mem[27][4]~q ;
wire \REGBANK_inst|mem[31][4]~q ;
wire \REGBANK_inst|mem[19][4]~q ;
wire \REGBANK_inst|mem[23][4]~feeder_combout ;
wire \REGBANK_inst|mem[23][4]~q ;
wire \mux_4to1_inst1|Mux27~7_combout ;
wire \mux_4to1_inst1|Mux27~8_combout ;
wire \REGBANK_inst|mem[25][4]~feeder_combout ;
wire \REGBANK_inst|mem[25][4]~q ;
wire \REGBANK_inst|mem[29][4]~q ;
wire \REGBANK_inst|mem[17][4]~q ;
wire \REGBANK_inst|mem[21][4]~q ;
wire \mux_4to1_inst1|Mux27~2_combout ;
wire \mux_4to1_inst1|Mux27~3_combout ;
wire \REGBANK_inst|mem[24][4]~feeder_combout ;
wire \REGBANK_inst|mem[24][4]~q ;
wire \REGBANK_inst|mem[16][4]~q ;
wire \mux_4to1_inst1|Mux27~4_combout ;
wire \REGBANK_inst|mem[20][4]~q ;
wire \REGBANK_inst|mem[28][4]~q ;
wire \mux_4to1_inst1|Mux27~5_combout ;
wire \mux_4to1_inst1|Mux27~6_combout ;
wire \mux_4to1_inst1|Mux27~9_combout ;
wire \mux_4to1_inst1|Mux27~10_combout ;
wire \mux_4to1_inst1|Mux27~21_combout ;
wire \ALU_inst|ShiftLeft0~39_combout ;
wire \REGBANK_inst|mem[3][3]~q ;
wire \REGBANK_inst|mem[1][3]~q ;
wire \REGBANK_inst|mem[2][3]~q ;
wire \REGBANK_inst|mem[0][3]~q ;
wire \mux_4to1_inst1|Mux28~15_combout ;
wire \mux_4to1_inst1|Mux28~16_combout ;
wire \REGBANK_inst|mem[11][3]~q ;
wire \REGBANK_inst|mem[9][3]~q ;
wire \REGBANK_inst|mem[10][3]~q ;
wire \REGBANK_inst|mem[8][3]~q ;
wire \mux_4to1_inst1|Mux28~13_combout ;
wire \mux_4to1_inst1|Mux28~14_combout ;
wire \mux_4to1_inst1|Mux28~17_combout ;
wire \REGBANK_inst|mem[15][3]~feeder_combout ;
wire \REGBANK_inst|mem[15][3]~q ;
wire \REGBANK_inst|mem[14][3]~q ;
wire \REGBANK_inst|mem[13][3]~feeder_combout ;
wire \REGBANK_inst|mem[13][3]~q ;
wire \REGBANK_inst|mem[12][3]~q ;
wire \mux_4to1_inst1|Mux28~18_combout ;
wire \mux_4to1_inst1|Mux28~19_combout ;
wire \REGBANK_inst|mem[6][3]~q ;
wire \REGBANK_inst|mem[7][3]~q ;
wire \REGBANK_inst|mem[5][3]~q ;
wire \REGBANK_inst|mem[4][3]~q ;
wire \mux_4to1_inst1|Mux28~11_combout ;
wire \mux_4to1_inst1|Mux28~12_combout ;
wire \mux_4to1_inst1|Mux28~20_combout ;
wire \REGBANK_inst|mem[27][3]~q ;
wire \REGBANK_inst|mem[19][3]~q ;
wire \mux_4to1_inst1|Mux28~7_combout ;
wire \REGBANK_inst|mem[31][3]~q ;
wire \mux_4to1_inst1|Mux28~8_combout ;
wire \REGBANK_inst|mem[21][3]~q ;
wire \REGBANK_inst|mem[29][3]~q ;
wire \REGBANK_inst|mem[25][3]~q ;
wire \REGBANK_inst|mem[17][3]~q ;
wire \mux_4to1_inst1|Mux28~0_combout ;
wire \mux_4to1_inst1|Mux28~1_combout ;
wire \REGBANK_inst|mem[30][3]~q ;
wire \REGBANK_inst|mem[26][3]~q ;
wire \REGBANK_inst|mem[22][3]~feeder_combout ;
wire \REGBANK_inst|mem[22][3]~q ;
wire \REGBANK_inst|mem[18][3]~q ;
wire \mux_4to1_inst1|Mux28~2_combout ;
wire \mux_4to1_inst1|Mux28~3_combout ;
wire \REGBANK_inst|mem[28][3]~q ;
wire \REGBANK_inst|mem[24][3]~q ;
wire \REGBANK_inst|mem[20][3]~q ;
wire \REGBANK_inst|mem[16][3]~q ;
wire \mux_4to1_inst1|Mux28~4_combout ;
wire \mux_4to1_inst1|Mux28~5_combout ;
wire \mux_4to1_inst1|Mux28~6_combout ;
wire \mux_4to1_inst1|Mux28~9_combout ;
wire \mux_4to1_inst1|Mux28~10_combout ;
wire \mux_4to1_inst1|Mux28~21_combout ;
wire \ALU_inst|ShiftLeft0~35_combout ;
wire \ALU_inst|ShiftLeft0~40_combout ;
wire \ALU_inst|ShiftLeft0~41_combout ;
wire \ALU_inst|Equal0~8_combout ;
wire \REGBANK_inst|mem[21][5]~feeder_combout ;
wire \REGBANK_inst|mem[21][5]~q ;
wire \REGBANK_inst|mem[29][5]~q ;
wire \REGBANK_inst|mem[17][5]~q ;
wire \REGBANK_inst|mem[25][5]~q ;
wire \REGBANK_inst|read_data2[5]~105_combout ;
wire \REGBANK_inst|read_data2[5]~106_combout ;
wire \REGBANK_inst|mem[23][5]~feeder_combout ;
wire \REGBANK_inst|mem[23][5]~q ;
wire \REGBANK_inst|mem[31][5]~q ;
wire \REGBANK_inst|mem[19][5]~q ;
wire \REGBANK_inst|mem[27][5]~q ;
wire \REGBANK_inst|read_data2[5]~112_combout ;
wire \REGBANK_inst|read_data2[5]~113_combout ;
wire \REGBANK_inst|mem[26][5]~q ;
wire \REGBANK_inst|mem[30][5]~q ;
wire \REGBANK_inst|mem[22][5]~feeder_combout ;
wire \REGBANK_inst|mem[22][5]~q ;
wire \REGBANK_inst|mem[18][5]~q ;
wire \REGBANK_inst|read_data2[5]~107_combout ;
wire \REGBANK_inst|read_data2[5]~108_combout ;
wire \REGBANK_inst|mem[24][5]~feeder_combout ;
wire \REGBANK_inst|mem[24][5]~q ;
wire \REGBANK_inst|mem[28][5]~q ;
wire \REGBANK_inst|mem[20][5]~q ;
wire \REGBANK_inst|mem[16][5]~feeder_combout ;
wire \REGBANK_inst|mem[16][5]~q ;
wire \REGBANK_inst|read_data2[5]~109_combout ;
wire \REGBANK_inst|read_data2[5]~110_combout ;
wire \REGBANK_inst|read_data2[5]~111_combout ;
wire \REGBANK_inst|read_data2[5]~114_combout ;
wire \REGBANK_inst|mem[4][5]~q ;
wire \REGBANK_inst|mem[5][5]~q ;
wire \REGBANK_inst|read_data2[5]~115_combout ;
wire \REGBANK_inst|mem[7][5]~q ;
wire \REGBANK_inst|mem[6][5]~q ;
wire \REGBANK_inst|read_data2[5]~116_combout ;
wire \REGBANK_inst|mem[15][5]~feeder_combout ;
wire \REGBANK_inst|mem[15][5]~q ;
wire \REGBANK_inst|mem[13][5]~feeder_combout ;
wire \REGBANK_inst|mem[13][5]~q ;
wire \REGBANK_inst|mem[12][5]~q ;
wire \REGBANK_inst|read_data2[5]~122_combout ;
wire \REGBANK_inst|read_data2[5]~123_combout ;
wire \REGBANK_inst|mem[9][5]~q ;
wire \REGBANK_inst|mem[11][5]~q ;
wire \REGBANK_inst|mem[8][5]~q ;
wire \REGBANK_inst|mem[10][5]~q ;
wire \REGBANK_inst|read_data2[5]~117_combout ;
wire \REGBANK_inst|read_data2[5]~118_combout ;
wire \REGBANK_inst|mem[3][5]~feeder_combout ;
wire \REGBANK_inst|mem[3][5]~q ;
wire \REGBANK_inst|mem[0][5]~q ;
wire \REGBANK_inst|mem[2][5]~q ;
wire \REGBANK_inst|read_data2[5]~119_combout ;
wire \REGBANK_inst|mem[1][5]~feeder_combout ;
wire \REGBANK_inst|mem[1][5]~q ;
wire \REGBANK_inst|read_data2[5]~120_combout ;
wire \REGBANK_inst|read_data2[5]~121_combout ;
wire \REGBANK_inst|read_data2[5]~124_combout ;
wire \REGBANK_inst|read_data2[5]~125_combout ;
wire \mux_2to1_inst1|salida[5]~48_combout ;
wire \ALU_inst|Add0~1 ;
wire \ALU_inst|Add0~3 ;
wire \ALU_inst|Add0~5 ;
wire \ALU_inst|Add0~7 ;
wire \ALU_inst|Add0~9 ;
wire \ALU_inst|Add0~11 ;
wire \ALU_inst|Add0~12_combout ;
wire \ALU_inst|RESULTADO~21_combout ;
wire \ALU_inst|Mux25~3_combout ;
wire \ALU_inst|Mux25~4_combout ;
wire \ALU_inst|Add1~3 ;
wire \ALU_inst|Add1~5 ;
wire \ALU_inst|Add1~7 ;
wire \ALU_inst|Add1~9 ;
wire \ALU_inst|Add1~11 ;
wire \ALU_inst|Add1~12_combout ;
wire \ALU_inst|Mux25~0_combout ;
wire \ALU_inst|Mux25~1_combout ;
wire \ALU_inst|Mux25~2_combout ;
wire \ALU_inst|Mux25~5_combout ;
wire \ALU_inst|Mux25~6_combout ;
wire \ALU_inst|Mux25~7_combout ;
wire \ALU_inst|Mux25~combout ;
wire \mux_2to1_inst2|salida[6]~6_combout ;
wire \REGBANK_inst|mem[30][6]~feeder_combout ;
wire \REGBANK_inst|mem[30][6]~q ;
wire \REGBANK_inst|read_data2[6]~126_combout ;
wire \REGBANK_inst|read_data2[6]~127_combout ;
wire \REGBANK_inst|read_data2[6]~133_combout ;
wire \REGBANK_inst|read_data2[6]~134_combout ;
wire \REGBANK_inst|read_data2[6]~128_combout ;
wire \REGBANK_inst|read_data2[6]~129_combout ;
wire \REGBANK_inst|read_data2[6]~130_combout ;
wire \REGBANK_inst|read_data2[6]~131_combout ;
wire \REGBANK_inst|read_data2[6]~132_combout ;
wire \REGBANK_inst|read_data2[6]~135_combout ;
wire \REGBANK_inst|read_data2[6]~136_combout ;
wire \REGBANK_inst|read_data2[6]~137_combout ;
wire \REGBANK_inst|read_data2[6]~140_combout ;
wire \REGBANK_inst|read_data2[6]~141_combout ;
wire \REGBANK_inst|read_data2[6]~138_combout ;
wire \REGBANK_inst|read_data2[6]~139_combout ;
wire \REGBANK_inst|read_data2[6]~142_combout ;
wire \REGBANK_inst|read_data2[6]~143_combout ;
wire \REGBANK_inst|read_data2[6]~144_combout ;
wire \REGBANK_inst|read_data2[6]~145_combout ;
wire \REGBANK_inst|read_data2[6]~146_combout ;
wire \mux_2to1_inst1|salida[6]~47_combout ;
wire \ALU_inst|Add1~13 ;
wire \ALU_inst|Add1~15 ;
wire \ALU_inst|Add1~17 ;
wire \ALU_inst|Add1~18_combout ;
wire \ALU_inst|ShiftRight1~6_combout ;
wire \ALU_inst|ShiftRight1~8_combout ;
wire \ALU_inst|ShiftRight1~55_combout ;
wire \ALU_inst|Mux22~4_combout ;
wire \ALU_inst|Mux22~5_combout ;
wire \ALU_inst|Equal0~13_combout ;
wire \ALU_inst|RESULTADO~26_combout ;
wire \ALU_inst|Add0~13 ;
wire \ALU_inst|Add0~15 ;
wire \ALU_inst|Add0~17 ;
wire \ALU_inst|Add0~18_combout ;
wire \ALU_inst|Mux22~6_combout ;
wire \ALU_inst|ShiftLeft0~22_combout ;
wire \ALU_inst|ShiftLeft0~31_combout ;
wire \ALU_inst|ShiftLeft0~36_combout ;
wire \ALU_inst|ShiftLeft0~51_combout ;
wire \ALU_inst|ShiftLeft0~47_combout ;
wire \ALU_inst|ShiftLeft0~52_combout ;
wire \ALU_inst|ShiftLeft0~53_combout ;
wire \ALU_inst|ShiftLeft0~54_combout ;
wire \ALU_inst|Mux22~7_combout ;
wire \ALU_inst|Mux22~8_combout ;
wire \ALU_inst|Mux22~9_combout ;
wire \ALU_inst|Mux22~10_combout ;
wire \ALU_inst|Mux22~12_combout ;
wire \mux_2to1_inst2|salida[9]~9_combout ;
wire \REGBANK_inst|mem[11][9]~q ;
wire \mux_4to1_inst1|Mux22~13_combout ;
wire \mux_4to1_inst1|Mux22~14_combout ;
wire \mux_4to1_inst1|Mux22~15_combout ;
wire \mux_4to1_inst1|Mux22~16_combout ;
wire \mux_4to1_inst1|Mux22~17_combout ;
wire \mux_4to1_inst1|Mux22~18_combout ;
wire \mux_4to1_inst1|Mux22~19_combout ;
wire \mux_4to1_inst1|Mux22~11_combout ;
wire \mux_4to1_inst1|Mux22~12_combout ;
wire \mux_4to1_inst1|Mux22~20_combout ;
wire \PC_inst|PC_reg[8]~21 ;
wire \PC_inst|PC_reg[9]~22_combout ;
wire \Imm_Gen_inst|imm[9]~4_combout ;
wire \sumador_inst2|Add0~17 ;
wire \sumador_inst2|Add0~18_combout ;
wire \mux_4to1_inst1|Mux22~0_combout ;
wire \mux_4to1_inst1|Mux22~1_combout ;
wire \mux_4to1_inst1|Mux22~7_combout ;
wire \mux_4to1_inst1|Mux22~8_combout ;
wire \mux_4to1_inst1|Mux22~2_combout ;
wire \mux_4to1_inst1|Mux22~3_combout ;
wire \mux_4to1_inst1|Mux22~4_combout ;
wire \mux_4to1_inst1|Mux22~5_combout ;
wire \mux_4to1_inst1|Mux22~6_combout ;
wire \mux_4to1_inst1|Mux22~9_combout ;
wire \mux_4to1_inst1|Mux22~10_combout ;
wire \mux_4to1_inst1|Mux22~21_combout ;
wire \ALU_inst|Add1~19 ;
wire \ALU_inst|Add1~20_combout ;
wire \ALU_inst|Mux21~10_combout ;
wire \ALU_inst|Mux21~11_combout ;
wire \ALU_inst|Equal0~14_combout ;
wire \ALU_inst|ShiftLeft0~55_combout ;
wire \ALU_inst|ShiftLeft0~56_combout ;
wire \ALU_inst|ShiftLeft0~57_combout ;
wire \ALU_inst|ShiftLeft0~58_combout ;
wire \ALU_inst|RESULTADO~27_combout ;
wire \ALU_inst|Add0~19 ;
wire \ALU_inst|Add0~20_combout ;
wire \ALU_inst|Mux21~12_combout ;
wire \ALU_inst|Mux21~13_combout ;
wire \ALU_inst|Mux21~14_combout ;
wire \ALU_inst|Mux21~15_combout ;
wire \ALU_inst|Mux21~16_combout ;
wire \ALU_inst|Mux21~17_combout ;
wire \mux_2to1_inst2|salida[10]~10_combout ;
wire \REGBANK_inst|mem[18][10]~q ;
wire \REGBANK_inst|read_data2[10]~210_combout ;
wire \REGBANK_inst|read_data2[10]~211_combout ;
wire \REGBANK_inst|read_data2[10]~217_combout ;
wire \REGBANK_inst|read_data2[10]~218_combout ;
wire \REGBANK_inst|read_data2[10]~214_combout ;
wire \REGBANK_inst|read_data2[10]~215_combout ;
wire \REGBANK_inst|read_data2[10]~212_combout ;
wire \REGBANK_inst|read_data2[10]~213_combout ;
wire \REGBANK_inst|read_data2[10]~216_combout ;
wire \REGBANK_inst|read_data2[10]~219_combout ;
wire \REGBANK_inst|read_data2[10]~227_combout ;
wire \REGBANK_inst|read_data2[10]~228_combout ;
wire \REGBANK_inst|read_data2[10]~220_combout ;
wire \REGBANK_inst|read_data2[10]~221_combout ;
wire \REGBANK_inst|read_data2[10]~222_combout ;
wire \REGBANK_inst|read_data2[10]~223_combout ;
wire \REGBANK_inst|read_data2[10]~224_combout ;
wire \REGBANK_inst|read_data2[10]~225_combout ;
wire \REGBANK_inst|read_data2[10]~226_combout ;
wire \REGBANK_inst|read_data2[10]~229_combout ;
wire \REGBANK_inst|read_data2[10]~230_combout ;
wire \mux_2to1_inst1|salida[10]~43_combout ;
wire \ALU_inst|Add0~21 ;
wire \ALU_inst|Add0~23 ;
wire \ALU_inst|Add0~24_combout ;
wire \ALU_inst|RESULTADO~30_combout ;
wire \ALU_inst|Mux19~5_combout ;
wire \ALU_inst|ShiftLeft0~30_combout ;
wire \ALU_inst|ShiftLeft0~32_combout ;
wire \ALU_inst|ShiftLeft0~29_combout ;
wire \ALU_inst|ShiftLeft0~64_combout ;
wire \ALU_inst|ShiftLeft0~44_combout ;
wire \ALU_inst|ShiftLeft0~48_combout ;
wire \ALU_inst|ShiftLeft0~65_combout ;
wire \ALU_inst|ShiftLeft0~66_combout ;
wire \ALU_inst|ShiftLeft0~67_combout ;
wire \ALU_inst|ShiftLeft0~68_combout ;
wire \ALU_inst|ShiftLeft0~69_combout ;
wire \ALU_inst|Mux19~6_combout ;
wire \ALU_inst|Add1~21 ;
wire \ALU_inst|Add1~23 ;
wire \ALU_inst|Add1~24_combout ;
wire \ALU_inst|ShiftRight0~73_combout ;
wire \ALU_inst|ShiftRight1~59_combout ;
wire \ALU_inst|Mux19~2_combout ;
wire \ALU_inst|Mux19~3_combout ;
wire \ALU_inst|Mux19~4_combout ;
wire \ALU_inst|Mux19~7_combout ;
wire \ALU_inst|Mux19~8_combout ;
wire \ALU_inst|Mux19~9_combout ;
wire \mux_2to1_inst2|salida[12]~12_combout ;
wire \REGBANK_inst|mem[13][12]~feeder_combout ;
wire \REGBANK_inst|mem[13][12]~q ;
wire \REGBANK_inst|read_data2[12]~269_combout ;
wire \REGBANK_inst|read_data2[12]~270_combout ;
wire \REGBANK_inst|read_data2[12]~262_combout ;
wire \REGBANK_inst|read_data2[12]~263_combout ;
wire \REGBANK_inst|read_data2[12]~266_combout ;
wire \REGBANK_inst|read_data2[12]~267_combout ;
wire \REGBANK_inst|read_data2[12]~264_combout ;
wire \REGBANK_inst|read_data2[12]~265_combout ;
wire \REGBANK_inst|read_data2[12]~268_combout ;
wire \REGBANK_inst|read_data2[12]~271_combout ;
wire \REGBANK_inst|read_data2[12]~252_combout ;
wire \REGBANK_inst|read_data2[12]~253_combout ;
wire \REGBANK_inst|read_data2[12]~259_combout ;
wire \REGBANK_inst|read_data2[12]~260_combout ;
wire \REGBANK_inst|read_data2[12]~256_combout ;
wire \REGBANK_inst|read_data2[12]~257_combout ;
wire \REGBANK_inst|read_data2[12]~254_combout ;
wire \REGBANK_inst|read_data2[12]~255_combout ;
wire \REGBANK_inst|read_data2[12]~258_combout ;
wire \REGBANK_inst|read_data2[12]~261_combout ;
wire \REGBANK_inst|read_data2[12]~272_combout ;
wire \mux_2to1_inst1|salida[12]~74_combout ;
wire \ALU_inst|Add0~25 ;
wire \ALU_inst|Add0~26_combout ;
wire \ALU_inst|RESULTADO~32_combout ;
wire \ALU_inst|Mux18~5_combout ;
wire \ALU_inst|Equal0~19_combout ;
wire \ALU_inst|ShiftLeft0~70_combout ;
wire \ALU_inst|ShiftLeft0~71_combout ;
wire \ALU_inst|ShiftLeft0~72_combout ;
wire \ALU_inst|ShiftLeft0~73_combout ;
wire \ALU_inst|ShiftLeft0~74_combout ;
wire \ALU_inst|ShiftLeft0~75_combout ;
wire \ALU_inst|Mux18~6_combout ;
wire \ALU_inst|Mux18~2_combout ;
wire \ALU_inst|Add1~25 ;
wire \ALU_inst|Add1~26_combout ;
wire \ALU_inst|Mux18~3_combout ;
wire \ALU_inst|Mux18~4_combout ;
wire \ALU_inst|Mux18~7_combout ;
wire \ALU_inst|Mux18~8_combout ;
wire \ALU_inst|Mux18~9_combout ;
wire \mux_2to1_inst2|salida[13]~13_combout ;
wire \REGBANK_inst|mem[22][13]~q ;
wire \REGBANK_inst|read_data2[13]~275_combout ;
wire \REGBANK_inst|read_data2[13]~276_combout ;
wire \REGBANK_inst|read_data2[13]~277_combout ;
wire \REGBANK_inst|read_data2[13]~278_combout ;
wire \REGBANK_inst|read_data2[13]~279_combout ;
wire \REGBANK_inst|read_data2[13]~273_combout ;
wire \REGBANK_inst|read_data2[13]~274_combout ;
wire \REGBANK_inst|read_data2[13]~280_combout ;
wire \REGBANK_inst|read_data2[13]~281_combout ;
wire \REGBANK_inst|read_data2[13]~282_combout ;
wire \REGBANK_inst|read_data2[13]~283_combout ;
wire \REGBANK_inst|read_data2[13]~284_combout ;
wire \REGBANK_inst|read_data2[13]~290_combout ;
wire \REGBANK_inst|read_data2[13]~291_combout ;
wire \REGBANK_inst|read_data2[13]~287_combout ;
wire \REGBANK_inst|read_data2[13]~288_combout ;
wire \REGBANK_inst|read_data2[13]~285_combout ;
wire \REGBANK_inst|read_data2[13]~286_combout ;
wire \REGBANK_inst|read_data2[13]~289_combout ;
wire \REGBANK_inst|read_data2[13]~292_combout ;
wire \REGBANK_inst|read_data2[13]~293_combout ;
wire \mux_2to1_inst1|salida[13]~73_combout ;
wire \ALU_inst|Add1~27 ;
wire \ALU_inst|Add1~28_combout ;
wire \ALU_inst|Mux17~5_combout ;
wire \ALU_inst|Mux17~6_combout ;
wire \ALU_inst|Equal0~41_combout ;
wire \ALU_inst|ShiftLeft0~76_combout ;
wire \ALU_inst|ShiftLeft0~77_combout ;
wire \ALU_inst|ShiftLeft0~78_combout ;
wire \ALU_inst|ShiftLeft0~79_combout ;
wire \ALU_inst|ShiftLeft0~80_combout ;
wire \ALU_inst|Add0~27 ;
wire \ALU_inst|Add0~28_combout ;
wire \ALU_inst|RESULTADO~34_combout ;
wire \ALU_inst|Mux17~7_combout ;
wire \ALU_inst|Mux17~8_combout ;
wire \ALU_inst|Mux17~9_combout ;
wire \ALU_inst|Mux17~10_combout ;
wire \ALU_inst|Mux17~11_combout ;
wire \mux_2to1_inst2|salida[14]~14_combout ;
wire \REGBANK_inst|mem[19][14]~q ;
wire \REGBANK_inst|read_data1[14]~353_combout ;
wire \REGBANK_inst|read_data1[14]~354_combout ;
wire \REGBANK_inst|read_data1[14]~346_combout ;
wire \REGBANK_inst|read_data1[14]~347_combout ;
wire \REGBANK_inst|read_data1[14]~348_combout ;
wire \REGBANK_inst|read_data1[14]~349_combout ;
wire \REGBANK_inst|read_data1[14]~350_combout ;
wire \REGBANK_inst|read_data1[14]~351_combout ;
wire \REGBANK_inst|read_data1[14]~352_combout ;
wire \REGBANK_inst|read_data1[14]~355_combout ;
wire \mux_4to1_inst1|Mux17~0_combout ;
wire \ALU_inst|Add0~29 ;
wire \ALU_inst|Add0~30_combout ;
wire \ALU_inst|ShiftLeft0~45_combout ;
wire \ALU_inst|ShiftLeft0~27_combout ;
wire \ALU_inst|ShiftLeft0~43_combout ;
wire \ALU_inst|ShiftLeft0~81_combout ;
wire \ALU_inst|ShiftLeft0~82_combout ;
wire \ALU_inst|ShiftLeft0~83_combout ;
wire \ALU_inst|ShiftLeft0~59_combout ;
wire \ALU_inst|ShiftLeft0~60_combout ;
wire \ALU_inst|ShiftLeft0~61_combout ;
wire \ALU_inst|ShiftLeft0~84_combout ;
wire \ALU_inst|ShiftLeft0~147_combout ;
wire \ALU_inst|Mux16~5_combout ;
wire \ALU_inst|ShiftRight0~82_combout ;
wire \ALU_inst|ShiftRight0~83_combout ;
wire \ALU_inst|Mux16~6_combout ;
wire \ALU_inst|Mux16~7_combout ;
wire \ALU_inst|Add1~29 ;
wire \ALU_inst|Add1~30_combout ;
wire \ALU_inst|Mux16~9_combout ;
wire \ALU_inst|Mux16~8_combout ;
wire \mux_2to1_inst2|salida[15]~15_combout ;
wire \REGBANK_inst|mem[21][15]~q ;
wire \REGBANK_inst|read_data2[15]~315_combout ;
wire \REGBANK_inst|read_data2[15]~316_combout ;
wire \REGBANK_inst|read_data2[15]~322_combout ;
wire \REGBANK_inst|read_data2[15]~323_combout ;
wire \REGBANK_inst|read_data2[15]~319_combout ;
wire \REGBANK_inst|read_data2[15]~320_combout ;
wire \REGBANK_inst|read_data2[15]~317_combout ;
wire \REGBANK_inst|read_data2[15]~318_combout ;
wire \REGBANK_inst|read_data2[15]~321_combout ;
wire \REGBANK_inst|read_data2[15]~324_combout ;
wire \REGBANK_inst|read_data2[15]~332_combout ;
wire \REGBANK_inst|read_data2[15]~333_combout ;
wire \REGBANK_inst|read_data2[15]~327_combout ;
wire \REGBANK_inst|read_data2[15]~328_combout ;
wire \REGBANK_inst|read_data2[15]~329_combout ;
wire \REGBANK_inst|read_data2[15]~330_combout ;
wire \REGBANK_inst|read_data2[15]~331_combout ;
wire \REGBANK_inst|read_data2[15]~325_combout ;
wire \REGBANK_inst|read_data2[15]~326_combout ;
wire \REGBANK_inst|read_data2[15]~334_combout ;
wire \REGBANK_inst|read_data2[15]~335_combout ;
wire \mux_2to1_inst1|salida[15]~71_combout ;
wire \ALU_inst|Add1~31 ;
wire \ALU_inst|Add1~32_combout ;
wire \ALU_inst|Mux15~10_combout ;
wire \ALU_inst|ShiftRight0~9_combout ;
wire \ALU_inst|ShiftRight0~16_combout ;
wire \ALU_inst|Mux15~2_combout ;
wire \ALU_inst|Mux15~3_combout ;
wire \ALU_inst|Mux15~4_combout ;
wire \ALU_inst|Mux15~5_combout ;
wire \ALU_inst|RESULTADO~36_combout ;
wire \ALU_inst|ShiftLeft0~91_combout ;
wire \ALU_inst|ShiftLeft0~89_combout ;
wire \ALU_inst|ShiftLeft0~86_combout ;
wire \ALU_inst|ShiftLeft0~87_combout ;
wire \ALU_inst|ShiftLeft0~88_combout ;
wire \ALU_inst|ShiftLeft0~90_combout ;
wire \ALU_inst|ShiftLeft0~92_combout ;
wire \ALU_inst|Add0~31 ;
wire \ALU_inst|Add0~32_combout ;
wire \ALU_inst|Mux15~6_combout ;
wire \ALU_inst|ShiftRight0~17_combout ;
wire \ALU_inst|ShiftRight0~84_combout ;
wire \ALU_inst|Mux15~7_combout ;
wire \ALU_inst|Mux15~8_combout ;
wire \ALU_inst|Mux15~9_combout ;
wire \mux_2to1_inst2|salida[16]~16_combout ;
wire \REGBANK_inst|mem[12][16]~q ;
wire \REGBANK_inst|read_data2[16]~353_combout ;
wire \REGBANK_inst|read_data2[16]~354_combout ;
wire \REGBANK_inst|read_data2[16]~346_combout ;
wire \REGBANK_inst|read_data2[16]~347_combout ;
wire \REGBANK_inst|read_data2[16]~350_combout ;
wire \REGBANK_inst|read_data2[16]~351_combout ;
wire \REGBANK_inst|read_data2[16]~348_combout ;
wire \REGBANK_inst|read_data2[16]~349_combout ;
wire \REGBANK_inst|read_data2[16]~352_combout ;
wire \REGBANK_inst|read_data2[16]~355_combout ;
wire \REGBANK_inst|read_data2[16]~340_combout ;
wire \REGBANK_inst|read_data2[16]~341_combout ;
wire \REGBANK_inst|read_data2[16]~338_combout ;
wire \REGBANK_inst|read_data2[16]~339_combout ;
wire \REGBANK_inst|read_data2[16]~342_combout ;
wire \REGBANK_inst|read_data2[16]~336_combout ;
wire \REGBANK_inst|read_data2[16]~337_combout ;
wire \REGBANK_inst|read_data2[16]~343_combout ;
wire \REGBANK_inst|read_data2[16]~344_combout ;
wire \REGBANK_inst|read_data2[16]~345_combout ;
wire \REGBANK_inst|read_data2[16]~356_combout ;
wire \mux_2to1_inst1|salida[16]~70_combout ;
wire \ALU_inst|Add0~33 ;
wire \ALU_inst|Add0~34_combout ;
wire \ALU_inst|Mux3~7_combout ;
wire \ALU_inst|Mux3~17_combout ;
wire \ALU_inst|Mux3~8_combout ;
wire \ALU_inst|RESULTADO~38_combout ;
wire \ALU_inst|ShiftLeft0~93_combout ;
wire \ALU_inst|ShiftLeft0~94_combout ;
wire \ALU_inst|ShiftLeft0~95_combout ;
wire \ALU_inst|Mux3~4_combout ;
wire \ALU_inst|ShiftLeft0~96_combout ;
wire \ALU_inst|Equal0~22_combout ;
wire \ALU_inst|Mux3~6_combout ;
wire \ALU_inst|Mux3~5_combout ;
wire \ALU_inst|Mux14~2_combout ;
wire \ALU_inst|Mux14~3_combout ;
wire \ALU_inst|Mux14~4_combout ;
wire \ALU_inst|Mux14~5_combout ;
wire \ALU_inst|Add1~33 ;
wire \ALU_inst|Add1~34_combout ;
wire \ALU_inst|ShiftRight1~4_combout ;
wire \ALU_inst|ShiftRight1~9_combout ;
wire \ALU_inst|Mux14~0_combout ;
wire \ALU_inst|Mux14~1_combout ;
wire \ALU_inst|Mux14~7_combout ;
wire \ALU_inst|Mux14~8_combout ;
wire \mux_2to1_inst2|salida[17]~17_combout ;
wire \REGBANK_inst|mem[29][17]~q ;
wire \REGBANK_inst|read_data1[17]~286_combout ;
wire \REGBANK_inst|read_data1[17]~287_combout ;
wire \REGBANK_inst|read_data1[17]~288_combout ;
wire \REGBANK_inst|read_data1[17]~289_combout ;
wire \REGBANK_inst|read_data1[17]~290_combout ;
wire \REGBANK_inst|read_data1[17]~291_combout ;
wire \REGBANK_inst|read_data1[17]~292_combout ;
wire \REGBANK_inst|read_data1[17]~293_combout ;
wire \REGBANK_inst|read_data1[17]~294_combout ;
wire \REGBANK_inst|read_data1[17]~295_combout ;
wire \mux_4to1_inst1|Mux14~0_combout ;
wire \ALU_inst|Add1~35 ;
wire \ALU_inst|Add1~37 ;
wire \ALU_inst|Add1~38_combout ;
wire \ALU_inst|ShiftRight1~38_combout ;
wire \ALU_inst|ShiftRight1~39_combout ;
wire \ALU_inst|Mux12~4_combout ;
wire \ALU_inst|Mux12~5_combout ;
wire \ALU_inst|RESULTADO~41_combout ;
wire \ALU_inst|Add0~35 ;
wire \ALU_inst|Add0~37 ;
wire \ALU_inst|Add0~38_combout ;
wire \ALU_inst|RESULTADO~42_combout ;
wire \ALU_inst|ShiftLeft0~97_combout ;
wire \ALU_inst|ShiftLeft0~100_combout ;
wire \ALU_inst|ShiftLeft0~101_combout ;
wire \ALU_inst|ShiftLeft0~102_combout ;
wire \ALU_inst|ShiftLeft0~62_combout ;
wire \ALU_inst|ShiftLeft0~28_combout ;
wire \ALU_inst|Equal0~24_combout ;
wire \ALU_inst|Mux12~0_combout ;
wire \ALU_inst|Mux12~1_combout ;
wire \ALU_inst|Mux12~2_combout ;
wire \ALU_inst|Mux12~3_combout ;
wire \ALU_inst|Mux12~6_combout ;
wire \ALU_inst|Mux12~7_combout ;
wire \mux_2to1_inst2|salida[19]~19_combout ;
wire \REGBANK_inst|mem[12][19]~q ;
wire \REGBANK_inst|read_data2[19]~416_combout ;
wire \REGBANK_inst|read_data2[19]~417_combout ;
wire \REGBANK_inst|read_data2[19]~409_combout ;
wire \REGBANK_inst|read_data2[19]~410_combout ;
wire \REGBANK_inst|read_data2[19]~413_combout ;
wire \REGBANK_inst|read_data2[19]~414_combout ;
wire \REGBANK_inst|read_data2[19]~411_combout ;
wire \REGBANK_inst|read_data2[19]~412_combout ;
wire \REGBANK_inst|read_data2[19]~415_combout ;
wire \REGBANK_inst|read_data2[19]~418_combout ;
wire \REGBANK_inst|read_data2[19]~399_combout ;
wire \REGBANK_inst|read_data2[19]~400_combout ;
wire \REGBANK_inst|read_data2[19]~406_combout ;
wire \REGBANK_inst|read_data2[19]~407_combout ;
wire \REGBANK_inst|read_data2[19]~403_combout ;
wire \REGBANK_inst|read_data2[19]~404_combout ;
wire \REGBANK_inst|read_data2[19]~401_combout ;
wire \REGBANK_inst|read_data2[19]~402_combout ;
wire \REGBANK_inst|read_data2[19]~405_combout ;
wire \REGBANK_inst|read_data2[19]~408_combout ;
wire \REGBANK_inst|read_data2[19]~419_combout ;
wire \mux_2to1_inst1|salida[19]~67_combout ;
wire \ALU_inst|Add1~39 ;
wire \ALU_inst|Add1~40_combout ;
wire \ALU_inst|Mux11~5_combout ;
wire \ALU_inst|RESULTADO~43_combout ;
wire \ALU_inst|RESULTADO~44_combout ;
wire \ALU_inst|ShiftLeft0~103_combout ;
wire \ALU_inst|ShiftLeft0~104_combout ;
wire \ALU_inst|ShiftLeft0~105_combout ;
wire \ALU_inst|Equal0~28_combout ;
wire \ALU_inst|ShiftLeft0~33_combout ;
wire \ALU_inst|Mux11~0_combout ;
wire \ALU_inst|Mux11~1_combout ;
wire \ALU_inst|Mux11~2_combout ;
wire \ALU_inst|Add0~39 ;
wire \ALU_inst|Add0~40_combout ;
wire \ALU_inst|Mux11~3_combout ;
wire \ALU_inst|Mux11~6_combout ;
wire \ALU_inst|Mux11~7_combout ;
wire \mux_2to1_inst2|salida[20]~20_combout ;
wire \REGBANK_inst|mem[27][20]~q ;
wire \REGBANK_inst|read_data2[20]~427_combout ;
wire \REGBANK_inst|read_data2[20]~428_combout ;
wire \REGBANK_inst|read_data2[20]~420_combout ;
wire \REGBANK_inst|read_data2[20]~421_combout ;
wire \REGBANK_inst|read_data2[20]~422_combout ;
wire \REGBANK_inst|read_data2[20]~423_combout ;
wire \REGBANK_inst|read_data2[20]~424_combout ;
wire \REGBANK_inst|read_data2[20]~425_combout ;
wire \REGBANK_inst|read_data2[20]~426_combout ;
wire \REGBANK_inst|read_data2[20]~429_combout ;
wire \REGBANK_inst|read_data2[20]~437_combout ;
wire \REGBANK_inst|read_data2[20]~438_combout ;
wire \REGBANK_inst|read_data2[20]~430_combout ;
wire \REGBANK_inst|read_data2[20]~431_combout ;
wire \REGBANK_inst|read_data2[20]~434_combout ;
wire \REGBANK_inst|read_data2[20]~435_combout ;
wire \REGBANK_inst|read_data2[20]~432_combout ;
wire \REGBANK_inst|read_data2[20]~433_combout ;
wire \REGBANK_inst|read_data2[20]~436_combout ;
wire \REGBANK_inst|read_data2[20]~439_combout ;
wire \REGBANK_inst|read_data2[20]~440_combout ;
wire \mux_2to1_inst1|salida[20]~66_combout ;
wire \ALU_inst|Add1~41 ;
wire \ALU_inst|Add1~43 ;
wire \ALU_inst|Add1~44_combout ;
wire \ALU_inst|Mux9~5_combout ;
wire \ALU_inst|RESULTADO~47_combout ;
wire \ALU_inst|RESULTADO~48_combout ;
wire \ALU_inst|ShiftLeft0~98_combout ;
wire \ALU_inst|ShiftLeft0~106_combout ;
wire \ALU_inst|ShiftLeft0~109_combout ;
wire \ALU_inst|ShiftLeft0~110_combout ;
wire \ALU_inst|ShiftLeft0~111_combout ;
wire \ALU_inst|Equal0~26_combout ;
wire \ALU_inst|Mux9~0_combout ;
wire \ALU_inst|Mux9~1_combout ;
wire \ALU_inst|Mux9~2_combout ;
wire \ALU_inst|Add0~41 ;
wire \ALU_inst|Add0~43 ;
wire \ALU_inst|Add0~44_combout ;
wire \ALU_inst|Mux9~3_combout ;
wire \ALU_inst|Mux9~6_combout ;
wire \ALU_inst|Mux9~7_combout ;
wire \mux_2to1_inst2|salida[22]~22_combout ;
wire \REGBANK_inst|mem[11][22]~q ;
wire \REGBANK_inst|read_data1[22]~196_combout ;
wire \REGBANK_inst|read_data1[22]~197_combout ;
wire \REGBANK_inst|read_data1[22]~203_combout ;
wire \REGBANK_inst|read_data1[22]~204_combout ;
wire \REGBANK_inst|read_data1[22]~198_combout ;
wire \REGBANK_inst|read_data1[22]~199_combout ;
wire \REGBANK_inst|read_data1[22]~200_combout ;
wire \REGBANK_inst|read_data1[22]~201_combout ;
wire \REGBANK_inst|read_data1[22]~202_combout ;
wire \REGBANK_inst|read_data1[22]~205_combout ;
wire \mux_4to1_inst1|Mux9~0_combout ;
wire \ALU_inst|Add1~45 ;
wire \ALU_inst|Add1~46_combout ;
wire \ALU_inst|Mux8~4_combout ;
wire \ALU_inst|Mux8~5_combout ;
wire \ALU_inst|Mux8~6_combout ;
wire \ALU_inst|RESULTADO~49_combout ;
wire \ALU_inst|ShiftLeft0~42_combout ;
wire \ALU_inst|ShiftRight0~71_combout ;
wire \ALU_inst|ShiftRight0~85_combout ;
wire \ALU_inst|Add0~45 ;
wire \ALU_inst|Add0~46_combout ;
wire \REGBANK_inst|Equal0~1_combout ;
wire \ALU_inst|ShiftLeft0~112_combout ;
wire \ALU_inst|ShiftLeft0~113_combout ;
wire \ALU_inst|ShiftLeft0~114_combout ;
wire \ALU_inst|ShiftLeft0~148_combout ;
wire \ALU_inst|Mux30~14_combout ;
wire \ALU_inst|ShiftLeft0~46_combout ;
wire \ALU_inst|ShiftLeft0~115_combout ;
wire \ALU_inst|ShiftLeft0~116_combout ;
wire \ALU_inst|Mux8~7_combout ;
wire \ALU_inst|Mux8~8_combout ;
wire \ALU_inst|Mux8~9_combout ;
wire \ALU_inst|Mux8~11_combout ;
wire \ALU_inst|Mux8~12_combout ;
wire \mux_2to1_inst2|salida[23]~23_combout ;
wire \REGBANK_inst|mem[6][23]~feeder_combout ;
wire \REGBANK_inst|mem[6][23]~q ;
wire \REGBANK_inst|read_data1[23]~176_combout ;
wire \REGBANK_inst|read_data1[23]~177_combout ;
wire \REGBANK_inst|read_data1[23]~178_combout ;
wire \REGBANK_inst|read_data1[23]~179_combout ;
wire \REGBANK_inst|read_data1[23]~180_combout ;
wire \REGBANK_inst|read_data1[23]~181_combout ;
wire \REGBANK_inst|read_data1[23]~182_combout ;
wire \REGBANK_inst|read_data1[23]~183_combout ;
wire \REGBANK_inst|read_data1[23]~184_combout ;
wire \REGBANK_inst|read_data1[23]~185_combout ;
wire \mux_4to1_inst1|Mux8~0_combout ;
wire \ALU_inst|Add0~47 ;
wire \ALU_inst|Add0~48_combout ;
wire \ALU_inst|RESULTADO~50_combout ;
wire \ALU_inst|RESULTADO~51_combout ;
wire \ALU_inst|ShiftLeft0~117_combout ;
wire \ALU_inst|ShiftLeft0~118_combout ;
wire \ALU_inst|ShiftLeft0~119_combout ;
wire \ALU_inst|Equal0~31_combout ;
wire \ALU_inst|ShiftLeft0~49_combout ;
wire \ALU_inst|ShiftLeft0~50_combout ;
wire \ALU_inst|Mux7~0_combout ;
wire \ALU_inst|Mux7~1_combout ;
wire \ALU_inst|Mux7~2_combout ;
wire \ALU_inst|Mux7~3_combout ;
wire \ALU_inst|ShiftRight1~54_combout ;
wire \ALU_inst|Mux7~4_combout ;
wire \ALU_inst|Add1~47 ;
wire \ALU_inst|Add1~48_combout ;
wire \ALU_inst|Mux7~5_combout ;
wire \ALU_inst|Mux7~6_combout ;
wire \ALU_inst|Mux7~7_combout ;
wire \mux_2to1_inst2|salida[24]~24_combout ;
wire \REGBANK_inst|mem[27][24]~feeder_combout ;
wire \REGBANK_inst|mem[27][24]~q ;
wire \REGBANK_inst|read_data1[24]~153_combout ;
wire \REGBANK_inst|read_data1[24]~154_combout ;
wire \REGBANK_inst|read_data1[24]~150_combout ;
wire \REGBANK_inst|read_data1[24]~151_combout ;
wire \REGBANK_inst|read_data1[24]~148_combout ;
wire \REGBANK_inst|read_data1[24]~149_combout ;
wire \REGBANK_inst|read_data1[24]~152_combout ;
wire \REGBANK_inst|read_data1[24]~146_combout ;
wire \REGBANK_inst|read_data1[24]~147_combout ;
wire \REGBANK_inst|read_data1[24]~155_combout ;
wire \mux_4to1_inst1|Mux7~0_combout ;
wire \ALU_inst|Add1~49 ;
wire \ALU_inst|Add1~51 ;
wire \ALU_inst|Add1~52_combout ;
wire \ALU_inst|Mux5~5_combout ;
wire \ALU_inst|RESULTADO~54_combout ;
wire \ALU_inst|Add0~49 ;
wire \ALU_inst|Add0~51 ;
wire \ALU_inst|Add0~52_combout ;
wire \ALU_inst|RESULTADO~55_combout ;
wire \ALU_inst|ShiftLeft0~120_combout ;
wire \ALU_inst|ShiftLeft0~123_combout ;
wire \ALU_inst|ShiftLeft0~124_combout ;
wire \ALU_inst|ShiftLeft0~125_combout ;
wire \ALU_inst|ShiftLeft0~99_combout ;
wire \ALU_inst|Equal0~33_combout ;
wire \ALU_inst|Mux5~0_combout ;
wire \ALU_inst|Mux5~1_combout ;
wire \ALU_inst|Mux5~2_combout ;
wire \ALU_inst|Mux5~3_combout ;
wire \ALU_inst|Mux5~6_combout ;
wire \ALU_inst|Mux5~7_combout ;
wire \mux_2to1_inst2|salida[26]~26_combout ;
wire \REGBANK_inst|mem[15][26]~q ;
wire \REGBANK_inst|read_data2[26]~563_combout ;
wire \REGBANK_inst|read_data2[26]~564_combout ;
wire \REGBANK_inst|read_data2[26]~556_combout ;
wire \REGBANK_inst|read_data2[26]~557_combout ;
wire \REGBANK_inst|read_data2[26]~560_combout ;
wire \REGBANK_inst|read_data2[26]~561_combout ;
wire \REGBANK_inst|read_data2[26]~558_combout ;
wire \REGBANK_inst|read_data2[26]~559_combout ;
wire \REGBANK_inst|read_data2[26]~562_combout ;
wire \REGBANK_inst|read_data2[26]~565_combout ;
wire \REGBANK_inst|read_data2[26]~553_combout ;
wire \REGBANK_inst|read_data2[26]~554_combout ;
wire \REGBANK_inst|read_data2[26]~546_combout ;
wire \REGBANK_inst|read_data2[26]~547_combout ;
wire \REGBANK_inst|read_data2[26]~548_combout ;
wire \REGBANK_inst|read_data2[26]~549_combout ;
wire \REGBANK_inst|read_data2[26]~550_combout ;
wire \REGBANK_inst|read_data2[26]~551_combout ;
wire \REGBANK_inst|read_data2[26]~552_combout ;
wire \REGBANK_inst|read_data2[26]~555_combout ;
wire \REGBANK_inst|read_data2[26]~566_combout ;
wire \mux_2to1_inst1|salida[26]~60_combout ;
wire \ALU_inst|Add1~53 ;
wire \ALU_inst|Add1~54_combout ;
wire \ALU_inst|Mux4~5_combout ;
wire \ALU_inst|RESULTADO~56_combout ;
wire \ALU_inst|Add0~53 ;
wire \ALU_inst|Add0~54_combout ;
wire \ALU_inst|RESULTADO~57_combout ;
wire \ALU_inst|ShiftLeft0~126_combout ;
wire \ALU_inst|ShiftLeft0~127_combout ;
wire \ALU_inst|ShiftLeft0~128_combout ;
wire \ALU_inst|Equal0~34_combout ;
wire \ALU_inst|ShiftLeft0~63_combout ;
wire \ALU_inst|Mux4~0_combout ;
wire \ALU_inst|Mux4~1_combout ;
wire \ALU_inst|Mux4~2_combout ;
wire \ALU_inst|Mux4~3_combout ;
wire \ALU_inst|Mux4~6_combout ;
wire \ALU_inst|Mux4~7_combout ;
wire \mux_2to1_inst2|salida[27]~27_combout ;
wire \REGBANK_inst|mem[27][27]~q ;
wire \REGBANK_inst|read_data1[27]~93_combout ;
wire \REGBANK_inst|read_data1[27]~94_combout ;
wire \REGBANK_inst|read_data1[27]~86_combout ;
wire \REGBANK_inst|read_data1[27]~87_combout ;
wire \REGBANK_inst|read_data1[27]~88_combout ;
wire \REGBANK_inst|read_data1[27]~89_combout ;
wire \REGBANK_inst|read_data1[27]~90_combout ;
wire \REGBANK_inst|read_data1[27]~91_combout ;
wire \REGBANK_inst|read_data1[27]~92_combout ;
wire \REGBANK_inst|read_data1[27]~95_combout ;
wire \mux_4to1_inst1|Mux4~0_combout ;
wire \ALU_inst|Add1~55 ;
wire \ALU_inst|Add1~57 ;
wire \ALU_inst|Add1~58_combout ;
wire \ALU_inst|Mux2~7_combout ;
wire \ALU_inst|RESULTADO~60_combout ;
wire \ALU_inst|RESULTADO~61_combout ;
wire \ALU_inst|ShiftLeft0~107_combout ;
wire \ALU_inst|ShiftLeft0~108_combout ;
wire \ALU_inst|ShiftLeft0~121_combout ;
wire \ALU_inst|ShiftLeft0~132_combout ;
wire \ALU_inst|ShiftLeft0~129_combout ;
wire \ALU_inst|ShiftLeft0~133_combout ;
wire \ALU_inst|ShiftLeft0~134_combout ;
wire \REGBANK_inst|read_data1[29]~57_combout ;
wire \REGBANK_inst|read_data1[29]~58_combout ;
wire \REGBANK_inst|read_data1[29]~59_combout ;
wire \REGBANK_inst|read_data1[29]~60_combout ;
wire \REGBANK_inst|read_data1[29]~61_combout ;
wire \REGBANK_inst|read_data1[29]~55_combout ;
wire \REGBANK_inst|read_data1[29]~56_combout ;
wire \REGBANK_inst|read_data1[29]~62_combout ;
wire \REGBANK_inst|read_data1[29]~63_combout ;
wire \REGBANK_inst|read_data1[29]~64_combout ;
wire \REGBANK_inst|read_data1[29]~466_combout ;
wire \ALU_inst|Equal0~38_combout ;
wire \ALU_inst|Mux2~2_combout ;
wire \ALU_inst|Mux2~3_combout ;
wire \ALU_inst|Mux2~4_combout ;
wire \ALU_inst|Add0~55 ;
wire \ALU_inst|Add0~57 ;
wire \ALU_inst|Add0~58_combout ;
wire \ALU_inst|Mux2~5_combout ;
wire \ALU_inst|Mux2~8_combout ;
wire \ALU_inst|Mux2~9_combout ;
wire \mux_2to1_inst2|salida[29]~29_combout ;
wire \REGBANK_inst|mem[29][29]~q ;
wire \REGBANK_inst|read_data1[29]~45_combout ;
wire \REGBANK_inst|read_data1[29]~46_combout ;
wire \REGBANK_inst|read_data1[29]~47_combout ;
wire \REGBANK_inst|read_data1[29]~48_combout ;
wire \REGBANK_inst|read_data1[29]~49_combout ;
wire \REGBANK_inst|read_data1[29]~50_combout ;
wire \REGBANK_inst|read_data1[29]~51_combout ;
wire \REGBANK_inst|read_data1[29]~52_combout ;
wire \REGBANK_inst|read_data1[29]~53_combout ;
wire \REGBANK_inst|read_data1[29]~54_combout ;
wire \REGBANK_inst|read_data1[29]~65_combout ;
wire \ALU_inst|ShiftRight0~7_combout ;
wire \ALU_inst|ShiftRight1~58_combout ;
wire \ALU_inst|Add1~56_combout ;
wire \ALU_inst|Mux3~13_combout ;
wire \ALU_inst|Mux3~14_combout ;
wire \ALU_inst|RESULTADO~58_combout ;
wire \ALU_inst|Add0~56_combout ;
wire \ALU_inst|RESULTADO~59_combout ;
wire \ALU_inst|ShiftLeft0~130_combout ;
wire \ALU_inst|ShiftLeft0~131_combout ;
wire \ALU_inst|Equal0~37_combout ;
wire \ALU_inst|Mux3~9_combout ;
wire \ALU_inst|Mux3~10_combout ;
wire \ALU_inst|Mux3~11_combout ;
wire \ALU_inst|Mux3~12_combout ;
wire \ALU_inst|Mux3~15_combout ;
wire \ALU_inst|Mux3~16_combout ;
wire \mux_2to1_inst2|salida[28]~28_combout ;
wire \REGBANK_inst|mem[18][28]~q ;
wire \REGBANK_inst|read_data1[28]~66_combout ;
wire \REGBANK_inst|read_data1[28]~67_combout ;
wire \REGBANK_inst|read_data1[28]~73_combout ;
wire \REGBANK_inst|read_data1[28]~74_combout ;
wire \REGBANK_inst|read_data1[28]~70_combout ;
wire \REGBANK_inst|read_data1[28]~71_combout ;
wire \REGBANK_inst|read_data1[28]~68_combout ;
wire \REGBANK_inst|read_data1[28]~69_combout ;
wire \REGBANK_inst|read_data1[28]~72_combout ;
wire \REGBANK_inst|read_data1[28]~75_combout ;
wire \REGBANK_inst|read_data1[28]~451_combout ;
wire \ALU_inst|ShiftRight1~7_combout ;
wire \ALU_inst|ShiftRight0~33_combout ;
wire \ALU_inst|ShiftRight0~43_combout ;
wire \ALU_inst|Add1~50_combout ;
wire \ALU_inst|Mux6~4_combout ;
wire \ALU_inst|Mux6~5_combout ;
wire \ALU_inst|RESULTADO~52_combout ;
wire \ALU_inst|Add0~50_combout ;
wire \ALU_inst|RESULTADO~53_combout ;
wire \ALU_inst|ShiftLeft0~122_combout ;
wire \ALU_inst|Equal0~32_combout ;
wire \ALU_inst|Mux6~0_combout ;
wire \ALU_inst|Mux6~1_combout ;
wire \ALU_inst|Mux6~2_combout ;
wire \ALU_inst|Mux6~3_combout ;
wire \ALU_inst|Mux6~6_combout ;
wire \ALU_inst|Mux6~7_combout ;
wire \mux_2to1_inst2|salida[25]~25_combout ;
wire \REGBANK_inst|mem[14][25]~feeder_combout ;
wire \REGBANK_inst|mem[14][25]~q ;
wire \REGBANK_inst|read_data1[25]~143_combout ;
wire \REGBANK_inst|read_data1[25]~144_combout ;
wire \REGBANK_inst|read_data1[25]~136_combout ;
wire \REGBANK_inst|read_data1[25]~137_combout ;
wire \REGBANK_inst|read_data1[25]~138_combout ;
wire \REGBANK_inst|read_data1[25]~139_combout ;
wire \REGBANK_inst|read_data1[25]~140_combout ;
wire \REGBANK_inst|read_data1[25]~141_combout ;
wire \REGBANK_inst|read_data1[25]~142_combout ;
wire \REGBANK_inst|read_data1[25]~145_combout ;
wire \REGBANK_inst|read_data1[25]~447_combout ;
wire \ALU_inst|ShiftRight0~4_combout ;
wire \ALU_inst|ShiftRight0~6_combout ;
wire \ALU_inst|ShiftRight1~53_combout ;
wire \ALU_inst|RESULTADO~24_combout ;
wire \ALU_inst|Equal0~12_combout ;
wire \ALU_inst|Add0~16_combout ;
wire \ALU_inst|RESULTADO~25_combout ;
wire \ALU_inst|Mux23~3_combout ;
wire \ALU_inst|Mux23~4_combout ;
wire \ALU_inst|Mux23~0_combout ;
wire \ALU_inst|Add1~16_combout ;
wire \ALU_inst|Mux23~1_combout ;
wire \ALU_inst|Mux23~2_combout ;
wire \ALU_inst|Mux23~5_combout ;
wire \ALU_inst|Mux23~6_combout ;
wire \ALU_inst|ShiftRight0~27_combout ;
wire \ALU_inst|ShiftRight0~26_combout ;
wire \ALU_inst|ShiftRight0~28_combout ;
wire \ALU_inst|ShiftRight0~29_combout ;
wire \ALU_inst|Mux23~7_combout ;
wire \ALU_inst|Mux23~8_combout ;
wire \mux_2to1_inst2|salida[8]~8_combout ;
wire \REGBANK_inst|mem[13][8]~feeder_combout ;
wire \REGBANK_inst|mem[13][8]~q ;
wire \REGBANK_inst|read_data2[8]~185_combout ;
wire \REGBANK_inst|read_data2[8]~186_combout ;
wire \REGBANK_inst|read_data2[8]~178_combout ;
wire \REGBANK_inst|read_data2[8]~179_combout ;
wire \REGBANK_inst|read_data2[8]~182_combout ;
wire \REGBANK_inst|read_data2[8]~183_combout ;
wire \REGBANK_inst|read_data2[8]~180_combout ;
wire \REGBANK_inst|read_data2[8]~181_combout ;
wire \REGBANK_inst|read_data2[8]~184_combout ;
wire \REGBANK_inst|read_data2[8]~187_combout ;
wire \REGBANK_inst|read_data2[8]~175_combout ;
wire \REGBANK_inst|read_data2[8]~176_combout ;
wire \REGBANK_inst|read_data2[8]~168_combout ;
wire \REGBANK_inst|read_data2[8]~169_combout ;
wire \REGBANK_inst|read_data2[8]~172_combout ;
wire \REGBANK_inst|read_data2[8]~173_combout ;
wire \REGBANK_inst|read_data2[8]~170_combout ;
wire \REGBANK_inst|read_data2[8]~171_combout ;
wire \REGBANK_inst|read_data2[8]~174_combout ;
wire \REGBANK_inst|read_data2[8]~177_combout ;
wire \REGBANK_inst|read_data2[8]~188_combout ;
wire \mux_2to1_inst1|salida[8]~45_combout ;
wire \ALU_inst|ShiftLeft0~19_combout ;
wire \ALU_inst|ShiftLeft0~18_combout ;
wire \ALU_inst|ShiftLeft0~20_combout ;
wire \ALU_inst|ShiftLeft0~15_combout ;
wire \ALU_inst|ShiftLeft0~14_combout ;
wire \ALU_inst|ShiftLeft0~16_combout ;
wire \REGBANK_inst|mem[8][30]~q ;
wire \REGBANK_inst|mem[9][30]~q ;
wire \REGBANK_inst|read_data2[30]~640_combout ;
wire \REGBANK_inst|mem[10][30]~q ;
wire \REGBANK_inst|read_data2[30]~641_combout ;
wire \REGBANK_inst|mem[12][30]~q ;
wire \REGBANK_inst|mem[14][30]~q ;
wire \REGBANK_inst|read_data2[30]~647_combout ;
wire \REGBANK_inst|mem[13][30]~q ;
wire \REGBANK_inst|mem[15][30]~q ;
wire \REGBANK_inst|read_data2[30]~648_combout ;
wire \REGBANK_inst|mem[2][30]~q ;
wire \REGBANK_inst|mem[3][30]~q ;
wire \REGBANK_inst|mem[0][30]~q ;
wire \REGBANK_inst|mem[1][30]~feeder_combout ;
wire \REGBANK_inst|mem[1][30]~q ;
wire \REGBANK_inst|read_data2[30]~644_combout ;
wire \REGBANK_inst|read_data2[30]~645_combout ;
wire \REGBANK_inst|mem[5][30]~q ;
wire \REGBANK_inst|mem[7][30]~q ;
wire \REGBANK_inst|mem[4][30]~q ;
wire \REGBANK_inst|mem[6][30]~feeder_combout ;
wire \REGBANK_inst|mem[6][30]~q ;
wire \REGBANK_inst|read_data2[30]~642_combout ;
wire \REGBANK_inst|read_data2[30]~643_combout ;
wire \REGBANK_inst|read_data2[30]~646_combout ;
wire \REGBANK_inst|read_data2[30]~649_combout ;
wire \REGBANK_inst|read_data2[30]~637_combout ;
wire \REGBANK_inst|read_data2[30]~638_combout ;
wire \REGBANK_inst|read_data2[30]~634_combout ;
wire \REGBANK_inst|read_data2[30]~635_combout ;
wire \REGBANK_inst|read_data2[30]~632_combout ;
wire \REGBANK_inst|read_data2[30]~633_combout ;
wire \REGBANK_inst|read_data2[30]~636_combout ;
wire \REGBANK_inst|read_data2[30]~630_combout ;
wire \REGBANK_inst|read_data2[30]~631_combout ;
wire \REGBANK_inst|read_data2[30]~639_combout ;
wire \REGBANK_inst|read_data2[30]~650_combout ;
wire \mux_2to1_inst1|salida[30]~56_combout ;
wire \ALU_inst|ShiftLeft0~13_combout ;
wire \ALU_inst|ShiftLeft0~17_combout ;
wire \ALU_inst|ShiftLeft0~21_combout ;
wire \ALU_inst|Mux29~20_combout ;
wire \ALU_inst|Mux17~12_combout ;
wire \ALU_inst|ShiftRight1~40_combout ;
wire \ALU_inst|ShiftRight1~41_combout ;
wire \ALU_inst|Mux29~4_combout ;
wire \ALU_inst|ShiftRight1~42_combout ;
wire \ALU_inst|Mux28~7_combout ;
wire \ALU_inst|ShiftRight1~11_combout ;
wire \ALU_inst|ShiftRight0~58_combout ;
wire \ALU_inst|ShiftRight0~59_combout ;
wire \ALU_inst|Mux28~8_combout ;
wire \ALU_inst|RESULTADO~65_combout ;
wire \ALU_inst|Add1~6_combout ;
wire \ALU_inst|Mux28~0_combout ;
wire \ALU_inst|Mux28~1_combout ;
wire \ALU_inst|Mux28~2_combout ;
wire \ALU_inst|Equal0~45_combout ;
wire \ALU_inst|RESULTADO~66_combout ;
wire \ALU_inst|Add0~6_combout ;
wire \ALU_inst|Mux28~3_combout ;
wire \ALU_inst|Mux28~4_combout ;
wire \ALU_inst|Mux28~5_combout ;
wire \ALU_inst|Mux28~6_combout ;
wire \ALU_inst|Mux28~9_combout ;
wire \mux_2to1_inst2|salida[3]~3_combout ;
wire \REGBANK_inst|mem[23][3]~feeder_combout ;
wire \REGBANK_inst|mem[23][3]~q ;
wire \REGBANK_inst|read_data2[3]~70_combout ;
wire \REGBANK_inst|read_data2[3]~71_combout ;
wire \REGBANK_inst|read_data2[3]~63_combout ;
wire \REGBANK_inst|read_data2[3]~64_combout ;
wire \REGBANK_inst|read_data2[3]~65_combout ;
wire \REGBANK_inst|read_data2[3]~66_combout ;
wire \REGBANK_inst|read_data2[3]~67_combout ;
wire \REGBANK_inst|read_data2[3]~68_combout ;
wire \REGBANK_inst|read_data2[3]~69_combout ;
wire \REGBANK_inst|read_data2[3]~72_combout ;
wire \REGBANK_inst|read_data2[3]~73_combout ;
wire \REGBANK_inst|read_data2[3]~74_combout ;
wire \REGBANK_inst|read_data2[3]~75_combout ;
wire \REGBANK_inst|read_data2[3]~76_combout ;
wire \REGBANK_inst|read_data2[3]~77_combout ;
wire \REGBANK_inst|read_data2[3]~78_combout ;
wire \REGBANK_inst|read_data2[3]~79_combout ;
wire \REGBANK_inst|read_data2[3]~80_combout ;
wire \REGBANK_inst|read_data2[3]~81_combout ;
wire \REGBANK_inst|read_data2[3]~82_combout ;
wire \REGBANK_inst|read_data2[3]~83_combout ;
wire \mux_2to1_inst1|salida[3]~50_combout ;
wire \ALU_inst|ShiftRight0~50_combout ;
wire \ALU_inst|ShiftRight0~53_combout ;
wire \ALU_inst|Add1~36_combout ;
wire \ALU_inst|ShiftRight1~33_combout ;
wire \ALU_inst|Mux13~5_combout ;
wire \ALU_inst|Mux13~6_combout ;
wire \ALU_inst|RESULTADO~39_combout ;
wire \ALU_inst|Equal0~23_combout ;
wire \ALU_inst|ShiftLeft0~26_combout ;
wire \ALU_inst|Mux13~1_combout ;
wire \ALU_inst|Mux13~2_combout ;
wire \ALU_inst|RESULTADO~40_combout ;
wire \ALU_inst|Mux13~3_combout ;
wire \ALU_inst|Add0~36_combout ;
wire \ALU_inst|Mux13~4_combout ;
wire \ALU_inst|Mux13~7_combout ;
wire \ALU_inst|Mux13~8_combout ;
wire \mux_2to1_inst2|salida[18]~18_combout ;
wire \REGBANK_inst|mem[31][18]~q ;
wire \REGBANK_inst|read_data1[18]~273_combout ;
wire \REGBANK_inst|read_data1[18]~274_combout ;
wire \REGBANK_inst|read_data1[18]~270_combout ;
wire \REGBANK_inst|read_data1[18]~271_combout ;
wire \REGBANK_inst|read_data1[18]~268_combout ;
wire \REGBANK_inst|read_data1[18]~269_combout ;
wire \REGBANK_inst|read_data1[18]~272_combout ;
wire \REGBANK_inst|read_data1[18]~266_combout ;
wire \REGBANK_inst|read_data1[18]~267_combout ;
wire \REGBANK_inst|read_data1[18]~275_combout ;
wire \REGBANK_inst|read_data1[18]~458_combout ;
wire \ALU_inst|ShiftRight0~14_combout ;
wire \ALU_inst|ShiftRight0~75_combout ;
wire \ALU_inst|ShiftRight0~74_combout ;
wire \ALU_inst|Mux20~4_combout ;
wire \ALU_inst|Add1~22_combout ;
wire \ALU_inst|Mux20~5_combout ;
wire \ALU_inst|Mux20~6_combout ;
wire \ALU_inst|Equal0~15_combout ;
wire \ALU_inst|RESULTADO~28_combout ;
wire \ALU_inst|Add0~22_combout ;
wire \ALU_inst|Mux20~7_combout ;
wire \ALU_inst|Mux20~8_combout ;
wire \ALU_inst|Mux20~9_combout ;
wire \ALU_inst|Mux20~10_combout ;
wire \ALU_inst|Mux20~11_combout ;
wire \ALU_inst|Mux20~12_combout ;
wire \mux_2to1_inst2|salida[11]~11_combout ;
wire \REGBANK_inst|mem[15][11]~feeder_combout ;
wire \REGBANK_inst|mem[15][11]~q ;
wire \REGBANK_inst|read_data1[11]~423_combout ;
wire \REGBANK_inst|read_data1[11]~424_combout ;
wire \REGBANK_inst|read_data1[11]~420_combout ;
wire \REGBANK_inst|read_data1[11]~421_combout ;
wire \REGBANK_inst|read_data1[11]~418_combout ;
wire \REGBANK_inst|read_data1[11]~419_combout ;
wire \REGBANK_inst|read_data1[11]~422_combout ;
wire \REGBANK_inst|read_data1[11]~416_combout ;
wire \REGBANK_inst|read_data1[11]~417_combout ;
wire \REGBANK_inst|read_data1[11]~425_combout ;
wire \REGBANK_inst|read_data1[11]~464_combout ;
wire \ALU_inst|ShiftRight1~22_combout ;
wire \ALU_inst|ShiftRight1~51_combout ;
wire \ALU_inst|ShiftRight0~72_combout ;
wire \ALU_inst|RESULTADO~22_combout ;
wire \ALU_inst|Equal0~9_combout ;
wire \ALU_inst|RESULTADO~23_combout ;
wire \ALU_inst|Add0~14_combout ;
wire \ALU_inst|Mux24~3_combout ;
wire \ALU_inst|Mux24~4_combout ;
wire \ALU_inst|Add1~14_combout ;
wire \ALU_inst|ShiftRight1~52_combout ;
wire \ALU_inst|Mux24~0_combout ;
wire \ALU_inst|Mux24~1_combout ;
wire \ALU_inst|Mux24~2_combout ;
wire \ALU_inst|Mux24~5_combout ;
wire \ALU_inst|Mux24~6_combout ;
wire \ALU_inst|Mux24~7_combout ;
wire \ALU_inst|Mux24~combout ;
wire \mux_2to1_inst2|salida[7]~7_combout ;
wire \REGBANK_inst|mem[7][7]~q ;
wire \mux_4to1_inst1|Mux24~11_combout ;
wire \mux_4to1_inst1|Mux24~12_combout ;
wire \mux_4to1_inst1|Mux24~18_combout ;
wire \mux_4to1_inst1|Mux24~19_combout ;
wire \mux_4to1_inst1|Mux24~13_combout ;
wire \mux_4to1_inst1|Mux24~14_combout ;
wire \mux_4to1_inst1|Mux24~15_combout ;
wire \mux_4to1_inst1|Mux24~16_combout ;
wire \mux_4to1_inst1|Mux24~17_combout ;
wire \mux_4to1_inst1|Mux24~20_combout ;
wire \mux_4to1_inst1|Mux24~0_combout ;
wire \mux_4to1_inst1|Mux24~1_combout ;
wire \mux_4to1_inst1|Mux24~2_combout ;
wire \mux_4to1_inst1|Mux24~3_combout ;
wire \mux_4to1_inst1|Mux24~4_combout ;
wire \mux_4to1_inst1|Mux24~5_combout ;
wire \mux_4to1_inst1|Mux24~6_combout ;
wire \mux_4to1_inst1|Mux24~7_combout ;
wire \mux_4to1_inst1|Mux24~8_combout ;
wire \mux_4to1_inst1|Mux24~9_combout ;
wire \mux_4to1_inst1|Mux24~10_combout ;
wire \mux_4to1_inst1|Mux24~21_combout ;
wire \ALU_inst|ShiftRight0~20_combout ;
wire \ALU_inst|ShiftRight0~21_combout ;
wire \ALU_inst|ShiftRight0~63_combout ;
wire \ALU_inst|RESULTADO~67_combout ;
wire \ALU_inst|Equal0~43_combout ;
wire \ALU_inst|RESULTADO~68_combout ;
wire \ALU_inst|Add0~8_combout ;
wire \ALU_inst|Mux27~7_combout ;
wire \ALU_inst|Mux27~8_combout ;
wire \ALU_inst|Add1~8_combout ;
wire \ALU_inst|Mux27~4_combout ;
wire \ALU_inst|Mux27~5_combout ;
wire \ALU_inst|Mux27~6_combout ;
wire \ALU_inst|Mux27~9_combout ;
wire \ALU_inst|Mux27~10_combout ;
wire \ALU_inst|Mux27~13_combout ;
wire \ALU_inst|Mux27~combout ;
wire \mux_2to1_inst2|salida[4]~4_combout ;
wire \REGBANK_inst|mem[13][4]~feeder_combout ;
wire \REGBANK_inst|mem[13][4]~q ;
wire \REGBANK_inst|read_data2[4]~101_combout ;
wire \REGBANK_inst|read_data2[4]~102_combout ;
wire \REGBANK_inst|read_data2[4]~98_combout ;
wire \REGBANK_inst|read_data2[4]~99_combout ;
wire \REGBANK_inst|read_data2[4]~96_combout ;
wire \REGBANK_inst|read_data2[4]~97_combout ;
wire \REGBANK_inst|read_data2[4]~100_combout ;
wire \REGBANK_inst|read_data2[4]~94_combout ;
wire \REGBANK_inst|read_data2[4]~95_combout ;
wire \REGBANK_inst|read_data2[4]~103_combout ;
wire \REGBANK_inst|read_data2[4]~84_combout ;
wire \REGBANK_inst|read_data2[4]~85_combout ;
wire \REGBANK_inst|read_data2[4]~86_combout ;
wire \REGBANK_inst|read_data2[4]~87_combout ;
wire \REGBANK_inst|read_data2[4]~88_combout ;
wire \REGBANK_inst|read_data2[4]~89_combout ;
wire \REGBANK_inst|read_data2[4]~90_combout ;
wire \REGBANK_inst|read_data2[4]~91_combout ;
wire \REGBANK_inst|read_data2[4]~92_combout ;
wire \REGBANK_inst|read_data2[4]~93_combout ;
wire \REGBANK_inst|read_data2[4]~104_combout ;
wire \mux_2to1_inst1|salida[4]~49_combout ;
wire \ALU_inst|Mux13~0_combout ;
wire \ALU_inst|Mux1~5_combout ;
wire \ALU_inst|Add1~59 ;
wire \ALU_inst|Add1~60_combout ;
wire \ALU_inst|Mux1~6_combout ;
wire \ALU_inst|RESULTADO~69_combout ;
wire \ALU_inst|Add0~59 ;
wire \ALU_inst|Add0~60_combout ;
wire \ALU_inst|RESULTADO~70_combout ;
wire \ALU_inst|ShiftLeft0~136_combout ;
wire \ALU_inst|ShiftLeft0~137_combout ;
wire \ALU_inst|ShiftLeft0~138_combout ;
wire \ALU_inst|ShiftLeft0~135_combout ;
wire \ALU_inst|ShiftLeft0~139_combout ;
wire \ALU_inst|ShiftLeft0~140_combout ;
wire \ALU_inst|Equal0~42_combout ;
wire \ALU_inst|Mux1~1_combout ;
wire \ALU_inst|Mux1~2_combout ;
wire \ALU_inst|Mux1~3_combout ;
wire \ALU_inst|Mux1~4_combout ;
wire \ALU_inst|Mux1~7_combout ;
wire \ALU_inst|Mux1~8_combout ;
wire \mux_2to1_inst2|salida[30]~30_combout ;
wire \REGBANK_inst|mem[11][30]~feeder_combout ;
wire \REGBANK_inst|mem[11][30]~q ;
wire \REGBANK_inst|read_data1[30]~35_combout ;
wire \REGBANK_inst|read_data1[30]~36_combout ;
wire \REGBANK_inst|read_data1[30]~42_combout ;
wire \REGBANK_inst|read_data1[30]~43_combout ;
wire \REGBANK_inst|read_data1[30]~37_combout ;
wire \REGBANK_inst|read_data1[30]~38_combout ;
wire \REGBANK_inst|read_data1[30]~39_combout ;
wire \REGBANK_inst|read_data1[30]~40_combout ;
wire \REGBANK_inst|read_data1[30]~41_combout ;
wire \REGBANK_inst|read_data1[30]~44_combout ;
wire \REGBANK_inst|read_data1[30]~467_combout ;
wire \mux_4to1_inst1|Mux1~0_combout ;
wire \ALU_inst|Add1~61 ;
wire \ALU_inst|Add1~62_combout ;
wire \ALU_inst|Mux0~2_combout ;
wire \ALU_inst|Mux0~3_combout ;
wire \ALU_inst|Mux30~7_combout ;
wire \ALU_inst|Mux0~8_combout ;
wire \ALU_inst|ShiftRight0~86_combout ;
wire \ALU_inst|ShiftLeft0~143_combout ;
wire \ALU_inst|ShiftLeft0~141_combout ;
wire \ALU_inst|ShiftLeft0~142_combout ;
wire \ALU_inst|ShiftLeft0~144_combout ;
wire \ALU_inst|Mux0~10_combout ;
wire \ALU_inst|ShiftLeft0~85_combout ;
wire \ALU_inst|Mux0~4_combout ;
wire \ALU_inst|Mux0~5_combout ;
wire \ALU_inst|Add0~61 ;
wire \ALU_inst|Add0~62_combout ;
wire \ALU_inst|Mux0~6_combout ;
wire \ALU_inst|Mux0~7_combout ;
wire \ALU_inst|Mux0~9_combout ;
wire \mux_2to1_inst2|salida[31]~31_combout ;
wire \REGBANK_inst|mem[4][31]~q ;
wire \REGBANK_inst|read_data2[31]~661_combout ;
wire \REGBANK_inst|read_data2[31]~662_combout ;
wire \REGBANK_inst|read_data2[31]~668_combout ;
wire \REGBANK_inst|read_data2[31]~669_combout ;
wire \REGBANK_inst|read_data2[31]~663_combout ;
wire \REGBANK_inst|read_data2[31]~664_combout ;
wire \REGBANK_inst|read_data2[31]~665_combout ;
wire \REGBANK_inst|read_data2[31]~666_combout ;
wire \REGBANK_inst|read_data2[31]~667_combout ;
wire \REGBANK_inst|read_data2[31]~670_combout ;
wire \REGBANK_inst|read_data2[31]~658_combout ;
wire \REGBANK_inst|read_data2[31]~659_combout ;
wire \REGBANK_inst|read_data2[31]~651_combout ;
wire \REGBANK_inst|read_data2[31]~652_combout ;
wire \REGBANK_inst|read_data2[31]~655_combout ;
wire \REGBANK_inst|read_data2[31]~656_combout ;
wire \REGBANK_inst|read_data2[31]~653_combout ;
wire \REGBANK_inst|read_data2[31]~654_combout ;
wire \REGBANK_inst|read_data2[31]~657_combout ;
wire \REGBANK_inst|read_data2[31]~660_combout ;
wire \REGBANK_inst|read_data2[31]~671_combout ;
wire \mux_2to1_inst1|salida[31]~55_combout ;
wire \ALU_inst|LessThan0~1_cout ;
wire \ALU_inst|LessThan0~3_cout ;
wire \ALU_inst|LessThan0~5_cout ;
wire \ALU_inst|LessThan0~7_cout ;
wire \ALU_inst|LessThan0~9_cout ;
wire \ALU_inst|LessThan0~11_cout ;
wire \ALU_inst|LessThan0~13_cout ;
wire \ALU_inst|LessThan0~15_cout ;
wire \ALU_inst|LessThan0~17_cout ;
wire \ALU_inst|LessThan0~19_cout ;
wire \ALU_inst|LessThan0~21_cout ;
wire \ALU_inst|LessThan0~23_cout ;
wire \ALU_inst|LessThan0~25_cout ;
wire \ALU_inst|LessThan0~27_cout ;
wire \ALU_inst|LessThan0~29_cout ;
wire \ALU_inst|LessThan0~31_cout ;
wire \ALU_inst|LessThan0~33_cout ;
wire \ALU_inst|LessThan0~35_cout ;
wire \ALU_inst|LessThan0~37_cout ;
wire \ALU_inst|LessThan0~39_cout ;
wire \ALU_inst|LessThan0~41_cout ;
wire \ALU_inst|LessThan0~43_cout ;
wire \ALU_inst|LessThan0~45_cout ;
wire \ALU_inst|LessThan0~47_cout ;
wire \ALU_inst|LessThan0~49_cout ;
wire \ALU_inst|LessThan0~51_cout ;
wire \ALU_inst|LessThan0~53_cout ;
wire \ALU_inst|LessThan0~55_cout ;
wire \ALU_inst|LessThan0~57_cout ;
wire \ALU_inst|LessThan0~59_cout ;
wire \ALU_inst|LessThan0~61_cout ;
wire \ALU_inst|LessThan0~62_combout ;
wire \ALU_inst|LessThan1~1_cout ;
wire \ALU_inst|LessThan1~3_cout ;
wire \ALU_inst|LessThan1~5_cout ;
wire \ALU_inst|LessThan1~7_cout ;
wire \ALU_inst|LessThan1~9_cout ;
wire \ALU_inst|LessThan1~11_cout ;
wire \ALU_inst|LessThan1~13_cout ;
wire \ALU_inst|LessThan1~15_cout ;
wire \ALU_inst|LessThan1~17_cout ;
wire \ALU_inst|LessThan1~19_cout ;
wire \ALU_inst|LessThan1~21_cout ;
wire \ALU_inst|LessThan1~23_cout ;
wire \ALU_inst|LessThan1~25_cout ;
wire \ALU_inst|LessThan1~27_cout ;
wire \ALU_inst|LessThan1~29_cout ;
wire \ALU_inst|LessThan1~31_cout ;
wire \ALU_inst|LessThan1~33_cout ;
wire \ALU_inst|LessThan1~35_cout ;
wire \ALU_inst|LessThan1~37_cout ;
wire \ALU_inst|LessThan1~39_cout ;
wire \ALU_inst|LessThan1~41_cout ;
wire \ALU_inst|LessThan1~43_cout ;
wire \ALU_inst|LessThan1~45_cout ;
wire \ALU_inst|LessThan1~47_cout ;
wire \ALU_inst|LessThan1~49_cout ;
wire \ALU_inst|LessThan1~51_cout ;
wire \ALU_inst|LessThan1~53_cout ;
wire \ALU_inst|LessThan1~55_cout ;
wire \ALU_inst|LessThan1~57_cout ;
wire \ALU_inst|LessThan1~59_cout ;
wire \ALU_inst|LessThan1~61_cout ;
wire \ALU_inst|LessThan1~62_combout ;
wire \ALU_inst|Mux31~12_combout ;
wire \ALU_inst|Add0~0_combout ;
wire \ALU_inst|Mux31~7_combout ;
wire \ALU_inst|Mux31~8_combout ;
wire \ALU_inst|Mux31~9_combout ;
wire \ALU_inst|Mux31~10_combout ;
wire \ALU_inst|Add1~0_combout ;
wire \ALU_inst|Mux31~5_combout ;
wire \ALU_inst|Mux31~4_combout ;
wire \ALU_inst|ShiftRight0~18_combout ;
wire \ALU_inst|ShiftRight1~0_combout ;
wire \ALU_inst|ShiftRight0~19_combout ;
wire \ALU_inst|ShiftRight0~22_combout ;
wire \ALU_inst|Mux31~0_combout ;
wire \ALU_inst|Mux31~1_combout ;
wire \ALU_inst|Equal0~44_combout ;
wire \ALU_inst|Equal0~7_combout ;
wire \ALU_inst|Equal0~10_combout ;
wire \ALU_inst|Equal0~6_combout ;
wire \ALU_inst|Equal0~11_combout ;
wire \ALU_inst|Equal0~16_combout ;
wire \ALU_inst|Equal0~17_combout ;
wire \ALU_inst|Equal0~20_combout ;
wire \ALU_inst|Equal0~29_combout ;
wire \ALU_inst|Equal0~27_combout ;
wire \ALU_inst|Equal0~21_combout ;
wire \ALU_inst|Equal0~25_combout ;
wire \ALU_inst|Equal0~30_combout ;
wire \ALU_inst|Equal0~36_combout ;
wire \ALU_inst|Equal0~35_combout ;
wire \ALU_inst|Equal0~39_combout ;
wire \ALU_inst|Equal0~40_combout ;
wire \ALU_inst|Mux31~2_combout ;
wire \ALU_inst|Mux31~3_combout ;
wire \ALU_inst|Mux31~6_combout ;
wire \ALU_inst|Mux31~11_combout ;
wire \ALU_inst|Mux31~13_combout ;
wire \mux_2to1_inst2|salida[0]~0_combout ;
wire \REGBANK_inst|mem[13][0]~feeder_combout ;
wire \REGBANK_inst|mem[13][0]~q ;
wire \mux_4to1_inst1|Mux31~18_combout ;
wire \mux_4to1_inst1|Mux31~19_combout ;
wire \mux_4to1_inst1|Mux31~11_combout ;
wire \mux_4to1_inst1|Mux31~12_combout ;
wire \mux_4to1_inst1|Mux31~13_combout ;
wire \mux_4to1_inst1|Mux31~14_combout ;
wire \mux_4to1_inst1|Mux31~15_combout ;
wire \mux_4to1_inst1|Mux31~16_combout ;
wire \mux_4to1_inst1|Mux31~17_combout ;
wire \mux_4to1_inst1|Mux31~20_combout ;
wire \mux_4to1_inst1|Mux31~0_combout ;
wire \mux_4to1_inst1|Mux31~1_combout ;
wire \mux_4to1_inst1|Mux31~7_combout ;
wire \mux_4to1_inst1|Mux31~8_combout ;
wire \mux_4to1_inst1|Mux31~2_combout ;
wire \mux_4to1_inst1|Mux31~3_combout ;
wire \mux_4to1_inst1|Mux31~4_combout ;
wire \mux_4to1_inst1|Mux31~5_combout ;
wire \mux_4to1_inst1|Mux31~6_combout ;
wire \mux_4to1_inst1|Mux31~9_combout ;
wire \mux_4to1_inst1|Mux31~10_combout ;
wire \mux_4to1_inst1|Mux31~21_combout ;
wire \ALU_inst|Add1~1 ;
wire \ALU_inst|Add1~2_combout ;
wire \ALU_inst|Mux30~15_combout ;
wire \ALU_inst|Mux30~9_combout ;
wire \ALU_inst|RESULTADO~62_combout ;
wire \ALU_inst|Add0~2_combout ;
wire \ALU_inst|ShiftLeft0~23_combout ;
wire \ALU_inst|Mux30~10_combout ;
wire \ALU_inst|ShiftRight1~12_combout ;
wire \ALU_inst|ShiftRight1~13_combout ;
wire \ALU_inst|ShiftRight1~14_combout ;
wire \ALU_inst|ShiftRight1~15_combout ;
wire \ALU_inst|ShiftRight0~45_combout ;
wire \ALU_inst|ShiftRight0~46_combout ;
wire \ALU_inst|Mux30~11_combout ;
wire \ALU_inst|Mux30~12_combout ;
wire \ALU_inst|Mux30~5_combout ;
wire \ALU_inst|Mux30~6_combout ;
wire \ALU_inst|Mux30~4_combout ;
wire \ALU_inst|Mux30~8_combout ;
wire \ALU_inst|Mux30~13_combout ;
wire \ddata_r[1]~input_o ;
wire \mux_2to1_inst2|salida[1]~1_combout ;
wire \REGBANK_inst|mem[3][1]~q ;
wire \REGBANK_inst|read_data2[1]~35_combout ;
wire \REGBANK_inst|read_data2[1]~36_combout ;
wire \REGBANK_inst|read_data2[1]~33_combout ;
wire \REGBANK_inst|read_data2[1]~34_combout ;
wire \REGBANK_inst|read_data2[1]~37_combout ;
wire \REGBANK_inst|read_data2[1]~31_combout ;
wire \REGBANK_inst|read_data2[1]~32_combout ;
wire \REGBANK_inst|read_data2[1]~38_combout ;
wire \REGBANK_inst|read_data2[1]~39_combout ;
wire \REGBANK_inst|read_data2[1]~40_combout ;
wire \REGBANK_inst|read_data2[1]~28_combout ;
wire \REGBANK_inst|read_data2[1]~29_combout ;
wire \REGBANK_inst|read_data2[1]~21_combout ;
wire \REGBANK_inst|read_data2[1]~22_combout ;
wire \REGBANK_inst|read_data2[1]~25_combout ;
wire \REGBANK_inst|read_data2[1]~26_combout ;
wire \REGBANK_inst|read_data2[1]~23_combout ;
wire \REGBANK_inst|read_data2[1]~24_combout ;
wire \REGBANK_inst|read_data2[1]~27_combout ;
wire \REGBANK_inst|read_data2[1]~30_combout ;
wire \mux_2to1_inst1|salida[1]~52_combout ;
wire \mux_2to1_inst1|salida[1]~53_combout ;
wire \ALU_inst|ShiftRight0~39_combout ;
wire \ALU_inst|ShiftRight0~40_combout ;
wire \ALU_inst|ShiftRight0~66_combout ;
wire \ALU_inst|RESULTADO~18_combout ;
wire \ALU_inst|ShiftLeft0~34_combout ;
wire \ALU_inst|ShiftLeft0~37_combout ;
wire \ALU_inst|RESULTADO~19_combout ;
wire \ALU_inst|Add0~10_combout ;
wire \ALU_inst|Mux26~3_combout ;
wire \ALU_inst|Mux26~4_combout ;
wire \ALU_inst|Add1~10_combout ;
wire \ALU_inst|ShiftRight1~46_combout ;
wire \ALU_inst|ShiftRight0~64_combout ;
wire \ALU_inst|ShiftRight1~47_combout ;
wire \ALU_inst|Mux26~0_combout ;
wire \ALU_inst|Mux26~1_combout ;
wire \ALU_inst|Mux26~2_combout ;
wire \ALU_inst|Mux26~5_combout ;
wire \ALU_inst|Mux26~6_combout ;
wire \ALU_inst|Mux26~7_combout ;
wire \ALU_inst|Mux26~combout ;
wire \mux_2to1_inst2|salida[5]~5_combout ;
wire \REGBANK_inst|mem[14][5]~q ;
wire \mux_4to1_inst1|Mux26~18_combout ;
wire \mux_4to1_inst1|Mux26~19_combout ;
wire \mux_4to1_inst1|Mux26~11_combout ;
wire \mux_4to1_inst1|Mux26~12_combout ;
wire \mux_4to1_inst1|Mux26~15_combout ;
wire \mux_4to1_inst1|Mux26~16_combout ;
wire \mux_4to1_inst1|Mux26~13_combout ;
wire \mux_4to1_inst1|Mux26~14_combout ;
wire \mux_4to1_inst1|Mux26~17_combout ;
wire \mux_4to1_inst1|Mux26~20_combout ;
wire \mux_4to1_inst1|Mux26~0_combout ;
wire \mux_4to1_inst1|Mux26~1_combout ;
wire \mux_4to1_inst1|Mux26~7_combout ;
wire \mux_4to1_inst1|Mux26~8_combout ;
wire \mux_4to1_inst1|Mux26~4_combout ;
wire \mux_4to1_inst1|Mux26~5_combout ;
wire \mux_4to1_inst1|Mux26~2_combout ;
wire \mux_4to1_inst1|Mux26~3_combout ;
wire \mux_4to1_inst1|Mux26~6_combout ;
wire \mux_4to1_inst1|Mux26~9_combout ;
wire \mux_4to1_inst1|Mux26~10_combout ;
wire \mux_4to1_inst1|Mux26~21_combout ;
wire \ALU_inst|ShiftRight1~1_combout ;
wire \ALU_inst|ShiftRight0~48_combout ;
wire \ALU_inst|Mux29~5_combout ;
wire \ALU_inst|Mux29~6_combout ;
wire \ALU_inst|RESULTADO~63_combout ;
wire \ALU_inst|Add0~4_combout ;
wire \ALU_inst|RESULTADO~64_combout ;
wire \ALU_inst|Mux29~15_combout ;
wire \ALU_inst|Mux29~16_combout ;
wire \ALU_inst|Add1~4_combout ;
wire \ALU_inst|Mux29~10_combout ;
wire \ALU_inst|Mux29~11_combout ;
wire \ALU_inst|Mux29~13_combout ;
wire \ALU_inst|Mux29~17_combout ;
wire \ALU_inst|Mux29~18_combout ;
wire \ALU_inst|Mux29~21_combout ;
wire \mux_2to1_inst2|salida[2]~2_combout ;
wire \REGBANK_inst|mem[13][2]~feeder_combout ;
wire \REGBANK_inst|mem[13][2]~q ;
wire \REGBANK_inst|read_data2[2]~59_combout ;
wire \REGBANK_inst|read_data2[2]~60_combout ;
wire \REGBANK_inst|read_data2[2]~56_combout ;
wire \REGBANK_inst|read_data2[2]~57_combout ;
wire \REGBANK_inst|read_data2[2]~54_combout ;
wire \REGBANK_inst|read_data2[2]~55_combout ;
wire \REGBANK_inst|read_data2[2]~58_combout ;
wire \REGBANK_inst|read_data2[2]~52_combout ;
wire \REGBANK_inst|read_data2[2]~53_combout ;
wire \REGBANK_inst|read_data2[2]~61_combout ;
wire \REGBANK_inst|read_data2[2]~42_combout ;
wire \REGBANK_inst|read_data2[2]~43_combout ;
wire \REGBANK_inst|read_data2[2]~49_combout ;
wire \REGBANK_inst|read_data2[2]~50_combout ;
wire \REGBANK_inst|read_data2[2]~46_combout ;
wire \REGBANK_inst|read_data2[2]~47_combout ;
wire \REGBANK_inst|read_data2[2]~44_combout ;
wire \REGBANK_inst|read_data2[2]~45_combout ;
wire \REGBANK_inst|read_data2[2]~48_combout ;
wire \REGBANK_inst|read_data2[2]~51_combout ;
wire \REGBANK_inst|read_data2[2]~62_combout ;
wire \mux_2to1_inst1|salida[2]~51_combout ;
wire \ALU_inst|ShiftRight0~65_combout ;
wire \ALU_inst|RESULTADO~45_combout ;
wire \ALU_inst|Mux10~0_combout ;
wire \ALU_inst|Mux10~1_combout ;
wire \ALU_inst|RESULTADO~46_combout ;
wire \ALU_inst|Mux10~2_combout ;
wire \ALU_inst|Add0~42_combout ;
wire \ALU_inst|Mux10~3_combout ;
wire \ALU_inst|Add1~42_combout ;
wire \ALU_inst|Mux10~4_combout ;
wire \ALU_inst|Mux10~5_combout ;
wire \ALU_inst|Mux10~6_combout ;
wire \ALU_inst|Mux10~7_combout ;
wire \sel_mux~2_combout ;
wire \sel_mux~1_combout ;
wire \sel_mux~3_combout ;
wire \sel_mux~4_combout ;
wire \sel_mux~0_combout ;
wire \sel_mux~5_combout ;
wire \sel_mux~6_combout ;
wire \sel_mux~7_combout ;
wire \sel_mux~8_combout ;
wire \sel_mux~9_combout ;
wire \sel_mux~10_combout ;
wire \sel_mux~11_combout ;
wire \sel_mux~12_combout ;
wire \REGBANK_inst|read_data2[1]~41_combout ;
wire \control_inst|Decoder0~1_combout ;
wire [31:0] \PC_inst|PC_reg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \iaddr[0]~output (
	.i(\PC_inst|PC_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[0]~output .bus_hold = "false";
defparam \iaddr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \iaddr[1]~output (
	.i(\PC_inst|PC_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[1]~output .bus_hold = "false";
defparam \iaddr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \iaddr[2]~output (
	.i(\PC_inst|PC_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[2]~output .bus_hold = "false";
defparam \iaddr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \iaddr[3]~output (
	.i(\PC_inst|PC_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[3]~output .bus_hold = "false";
defparam \iaddr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \iaddr[4]~output (
	.i(\PC_inst|PC_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[4]~output .bus_hold = "false";
defparam \iaddr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \iaddr[5]~output (
	.i(\PC_inst|PC_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[5]~output .bus_hold = "false";
defparam \iaddr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \iaddr[6]~output (
	.i(\PC_inst|PC_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[6]~output .bus_hold = "false";
defparam \iaddr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \iaddr[7]~output (
	.i(\PC_inst|PC_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[7]~output .bus_hold = "false";
defparam \iaddr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \iaddr[8]~output (
	.i(\PC_inst|PC_reg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[8]~output .bus_hold = "false";
defparam \iaddr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \iaddr[9]~output (
	.i(\PC_inst|PC_reg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\iaddr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \iaddr[9]~output .bus_hold = "false";
defparam \iaddr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \ddata_w[0]~output (
	.i(\REGBANK_inst|read_data2[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[0]~output .bus_hold = "false";
defparam \ddata_w[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \ddata_w[1]~output (
	.i(\REGBANK_inst|read_data2[1]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[1]~output .bus_hold = "false";
defparam \ddata_w[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ddata_w[2]~output (
	.i(\REGBANK_inst|read_data2[2]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[2]~output .bus_hold = "false";
defparam \ddata_w[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ddata_w[3]~output (
	.i(\REGBANK_inst|read_data2[3]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[3]~output .bus_hold = "false";
defparam \ddata_w[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \ddata_w[4]~output (
	.i(\REGBANK_inst|read_data2[4]~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[4]~output .bus_hold = "false";
defparam \ddata_w[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \ddata_w[5]~output (
	.i(\REGBANK_inst|read_data2[5]~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[5]~output .bus_hold = "false";
defparam \ddata_w[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \ddata_w[6]~output (
	.i(\REGBANK_inst|read_data2[6]~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[6]~output .bus_hold = "false";
defparam \ddata_w[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \ddata_w[7]~output (
	.i(\REGBANK_inst|read_data2[7]~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[7]~output .bus_hold = "false";
defparam \ddata_w[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \ddata_w[8]~output (
	.i(\REGBANK_inst|read_data2[8]~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[8]~output .bus_hold = "false";
defparam \ddata_w[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \ddata_w[9]~output (
	.i(\REGBANK_inst|read_data2[9]~209_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[9]~output .bus_hold = "false";
defparam \ddata_w[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \ddata_w[10]~output (
	.i(\REGBANK_inst|read_data2[10]~230_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[10]~output .bus_hold = "false";
defparam \ddata_w[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \ddata_w[11]~output (
	.i(\REGBANK_inst|read_data2[11]~251_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[11]~output .bus_hold = "false";
defparam \ddata_w[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \ddata_w[12]~output (
	.i(\REGBANK_inst|read_data2[12]~272_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[12]~output .bus_hold = "false";
defparam \ddata_w[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \ddata_w[13]~output (
	.i(\REGBANK_inst|read_data2[13]~293_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[13]~output .bus_hold = "false";
defparam \ddata_w[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ddata_w[14]~output (
	.i(\REGBANK_inst|read_data2[14]~314_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[14]~output .bus_hold = "false";
defparam \ddata_w[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \ddata_w[15]~output (
	.i(\REGBANK_inst|read_data2[15]~335_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[15]~output .bus_hold = "false";
defparam \ddata_w[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ddata_w[16]~output (
	.i(\REGBANK_inst|read_data2[16]~356_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[16]~output .bus_hold = "false";
defparam \ddata_w[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \ddata_w[17]~output (
	.i(\REGBANK_inst|read_data2[17]~377_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[17]~output .bus_hold = "false";
defparam \ddata_w[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ddata_w[18]~output (
	.i(\REGBANK_inst|read_data2[18]~398_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[18]~output .bus_hold = "false";
defparam \ddata_w[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \ddata_w[19]~output (
	.i(\REGBANK_inst|read_data2[19]~419_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[19]~output .bus_hold = "false";
defparam \ddata_w[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \ddata_w[20]~output (
	.i(\REGBANK_inst|read_data2[20]~440_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[20]~output .bus_hold = "false";
defparam \ddata_w[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \ddata_w[21]~output (
	.i(\REGBANK_inst|read_data2[21]~461_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[21]~output .bus_hold = "false";
defparam \ddata_w[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ddata_w[22]~output (
	.i(\REGBANK_inst|read_data2[22]~482_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[22]~output .bus_hold = "false";
defparam \ddata_w[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \ddata_w[23]~output (
	.i(\REGBANK_inst|read_data2[23]~503_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[23]~output .bus_hold = "false";
defparam \ddata_w[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ddata_w[24]~output (
	.i(\REGBANK_inst|read_data2[24]~524_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[24]~output .bus_hold = "false";
defparam \ddata_w[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \ddata_w[25]~output (
	.i(\REGBANK_inst|read_data2[25]~545_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[25]~output .bus_hold = "false";
defparam \ddata_w[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ddata_w[26]~output (
	.i(\REGBANK_inst|read_data2[26]~566_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[26]~output .bus_hold = "false";
defparam \ddata_w[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ddata_w[27]~output (
	.i(\REGBANK_inst|read_data2[27]~587_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[27]~output .bus_hold = "false";
defparam \ddata_w[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \ddata_w[28]~output (
	.i(\REGBANK_inst|read_data2[28]~608_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[28]~output .bus_hold = "false";
defparam \ddata_w[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \ddata_w[29]~output (
	.i(\REGBANK_inst|read_data2[29]~629_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[29]~output .bus_hold = "false";
defparam \ddata_w[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \ddata_w[30]~output (
	.i(\REGBANK_inst|read_data2[30]~650_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[30]~output .bus_hold = "false";
defparam \ddata_w[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \ddata_w[31]~output (
	.i(\REGBANK_inst|read_data2[31]~671_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ddata_w[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ddata_w[31]~output .bus_hold = "false";
defparam \ddata_w[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \d_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_rw~output_o ),
	.obar());
// synopsys translate_off
defparam \d_rw~output .bus_hold = "false";
defparam \d_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \MemRead~output (
	.i(\control_inst|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemRead~output_o ),
	.obar());
// synopsys translate_off
defparam \MemRead~output .bus_hold = "false";
defparam \MemRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \MemWrite~output (
	.i(\control_inst|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \cableALUmux[0]~output (
	.i(\ALU_inst|Mux31~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[0]~output .bus_hold = "false";
defparam \cableALUmux[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \cableALUmux[1]~output (
	.i(\ALU_inst|Mux30~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[1]~output .bus_hold = "false";
defparam \cableALUmux[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \cableALUmux[2]~output (
	.i(\ALU_inst|Mux29~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[2]~output .bus_hold = "false";
defparam \cableALUmux[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \cableALUmux[3]~output (
	.i(\ALU_inst|Mux28~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[3]~output .bus_hold = "false";
defparam \cableALUmux[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \cableALUmux[4]~output (
	.i(\ALU_inst|Mux27~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[4]~output .bus_hold = "false";
defparam \cableALUmux[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \cableALUmux[5]~output (
	.i(\ALU_inst|Mux26~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[5]~output .bus_hold = "false";
defparam \cableALUmux[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \cableALUmux[6]~output (
	.i(\ALU_inst|Mux25~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[6]~output .bus_hold = "false";
defparam \cableALUmux[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \cableALUmux[7]~output (
	.i(\ALU_inst|Mux24~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[7]~output .bus_hold = "false";
defparam \cableALUmux[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \cableALUmux[8]~output (
	.i(\ALU_inst|Mux23~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[8]~output .bus_hold = "false";
defparam \cableALUmux[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \cableALUmux[9]~output (
	.i(\ALU_inst|Mux22~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[9]~output .bus_hold = "false";
defparam \cableALUmux[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \cableALUmux[10]~output (
	.i(\ALU_inst|Mux21~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[10]~output .bus_hold = "false";
defparam \cableALUmux[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \cableALUmux[11]~output (
	.i(\ALU_inst|Mux20~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[11]~output .bus_hold = "false";
defparam \cableALUmux[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \cableALUmux[12]~output (
	.i(\ALU_inst|Mux19~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[12]~output .bus_hold = "false";
defparam \cableALUmux[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \cableALUmux[13]~output (
	.i(\ALU_inst|Mux18~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[13]~output .bus_hold = "false";
defparam \cableALUmux[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \cableALUmux[14]~output (
	.i(\ALU_inst|Mux17~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[14]~output .bus_hold = "false";
defparam \cableALUmux[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \cableALUmux[15]~output (
	.i(\ALU_inst|Mux16~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[15]~output .bus_hold = "false";
defparam \cableALUmux[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \cableALUmux[16]~output (
	.i(\ALU_inst|Mux15~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[16]~output .bus_hold = "false";
defparam \cableALUmux[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \cableALUmux[17]~output (
	.i(\ALU_inst|Mux14~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[17]~output .bus_hold = "false";
defparam \cableALUmux[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \cableALUmux[18]~output (
	.i(\ALU_inst|Mux13~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[18]~output .bus_hold = "false";
defparam \cableALUmux[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \cableALUmux[19]~output (
	.i(\ALU_inst|Mux12~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[19]~output .bus_hold = "false";
defparam \cableALUmux[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \cableALUmux[20]~output (
	.i(\ALU_inst|Mux11~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[20]~output .bus_hold = "false";
defparam \cableALUmux[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \cableALUmux[21]~output (
	.i(\ALU_inst|Mux10~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[21]~output .bus_hold = "false";
defparam \cableALUmux[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \cableALUmux[22]~output (
	.i(\ALU_inst|Mux9~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[22]~output .bus_hold = "false";
defparam \cableALUmux[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \cableALUmux[23]~output (
	.i(\ALU_inst|Mux8~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[23]~output .bus_hold = "false";
defparam \cableALUmux[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \cableALUmux[24]~output (
	.i(\ALU_inst|Mux7~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[24]~output .bus_hold = "false";
defparam \cableALUmux[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \cableALUmux[25]~output (
	.i(\ALU_inst|Mux6~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[25]~output .bus_hold = "false";
defparam \cableALUmux[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \cableALUmux[26]~output (
	.i(\ALU_inst|Mux5~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[26]~output .bus_hold = "false";
defparam \cableALUmux[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \cableALUmux[27]~output (
	.i(\ALU_inst|Mux4~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[27]~output .bus_hold = "false";
defparam \cableALUmux[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \cableALUmux[28]~output (
	.i(\ALU_inst|Mux3~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[28]~output .bus_hold = "false";
defparam \cableALUmux[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \cableALUmux[29]~output (
	.i(\ALU_inst|Mux2~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[29]~output .bus_hold = "false";
defparam \cableALUmux[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \cableALUmux[30]~output (
	.i(\ALU_inst|Mux1~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[30]~output .bus_hold = "false";
defparam \cableALUmux[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \cableALUmux[31]~output (
	.i(\ALU_inst|Mux0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cableALUmux[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \cableALUmux[31]~output .bus_hold = "false";
defparam \cableALUmux[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \idata[6]~input (
	.i(idata[6]),
	.ibar(gnd),
	.o(\idata[6]~input_o ));
// synopsys translate_off
defparam \idata[6]~input .bus_hold = "false";
defparam \idata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \idata[3]~input (
	.i(idata[3]),
	.ibar(gnd),
	.o(\idata[3]~input_o ));
// synopsys translate_off
defparam \idata[3]~input .bus_hold = "false";
defparam \idata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \idata[0]~input (
	.i(idata[0]),
	.ibar(gnd),
	.o(\idata[0]~input_o ));
// synopsys translate_off
defparam \idata[0]~input .bus_hold = "false";
defparam \idata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \idata[1]~input (
	.i(idata[1]),
	.ibar(gnd),
	.o(\idata[1]~input_o ));
// synopsys translate_off
defparam \idata[1]~input .bus_hold = "false";
defparam \idata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \idata[2]~input (
	.i(idata[2]),
	.ibar(gnd),
	.o(\idata[2]~input_o ));
// synopsys translate_off
defparam \idata[2]~input .bus_hold = "false";
defparam \idata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N4
cycloneive_lcell_comb \control_inst|ALUOp[1]~0 (
// Equation(s):
// \control_inst|ALUOp[1]~0_combout  = (!\idata[3]~input_o  & (\idata[0]~input_o  & (\idata[1]~input_o  & !\idata[2]~input_o )))

	.dataa(\idata[3]~input_o ),
	.datab(\idata[0]~input_o ),
	.datac(\idata[1]~input_o ),
	.datad(\idata[2]~input_o ),
	.cin(gnd),
	.combout(\control_inst|ALUOp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|ALUOp[1]~0 .lut_mask = 16'h0040;
defparam \control_inst|ALUOp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \idata[20]~input (
	.i(idata[20]),
	.ibar(gnd),
	.o(\idata[20]~input_o ));
// synopsys translate_off
defparam \idata[20]~input .bus_hold = "false";
defparam \idata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \idata[7]~input (
	.i(idata[7]),
	.ibar(gnd),
	.o(\idata[7]~input_o ));
// synopsys translate_off
defparam \idata[7]~input .bus_hold = "false";
defparam \idata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \idata[5]~input (
	.i(idata[5]),
	.ibar(gnd),
	.o(\idata[5]~input_o ));
// synopsys translate_off
defparam \idata[5]~input .bus_hold = "false";
defparam \idata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \idata[4]~input (
	.i(idata[4]),
	.ibar(gnd),
	.o(\idata[4]~input_o ));
// synopsys translate_off
defparam \idata[4]~input .bus_hold = "false";
defparam \idata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N30
cycloneive_lcell_comb \Imm_Gen_inst|Selector5~0 (
// Equation(s):
// \Imm_Gen_inst|Selector5~0_combout  = (\idata[4]~input_o  & (\idata[20]~input_o  & ((!\idata[5]~input_o )))) # (!\idata[4]~input_o  & (((\idata[7]~input_o ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[7]~input_o ),
	.datac(\idata[5]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|Selector5~0 .lut_mask = 16'h0ACC;
defparam \Imm_Gen_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N4
cycloneive_lcell_comb \Imm_Gen_inst|Selector5~1 (
// Equation(s):
// \Imm_Gen_inst|Selector5~1_combout  = (!\idata[6]~input_o  & (\control_inst|ALUOp[1]~0_combout  & \Imm_Gen_inst|Selector5~0_combout ))

	.dataa(\idata[6]~input_o ),
	.datab(\control_inst|ALUOp[1]~0_combout ),
	.datac(\Imm_Gen_inst|Selector5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Imm_Gen_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|Selector5~1 .lut_mask = 16'h4040;
defparam \Imm_Gen_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N10
cycloneive_lcell_comb \sumador_inst2|Add0~0 (
// Equation(s):
// \sumador_inst2|Add0~0_combout  = (\PC_inst|PC_reg [0] & (\Imm_Gen_inst|Selector5~1_combout  $ (VCC))) # (!\PC_inst|PC_reg [0] & (\Imm_Gen_inst|Selector5~1_combout  & VCC))
// \sumador_inst2|Add0~1  = CARRY((\PC_inst|PC_reg [0] & \Imm_Gen_inst|Selector5~1_combout ))

	.dataa(\PC_inst|PC_reg [0]),
	.datab(\Imm_Gen_inst|Selector5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sumador_inst2|Add0~0_combout ),
	.cout(\sumador_inst2|Add0~1 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~0 .lut_mask = 16'h6688;
defparam \sumador_inst2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RESET_N~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET_N~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET_N~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET_N~inputclkctrl .clock_type = "global clock";
defparam \RESET_N~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N28
cycloneive_lcell_comb \control_inst|WideOr1~2 (
// Equation(s):
// \control_inst|WideOr1~2_combout  = (\idata[0]~input_o  & (\idata[1]~input_o  & ((!\idata[4]~input_o ) # (!\idata[5]~input_o ))))

	.dataa(\idata[5]~input_o ),
	.datab(\idata[0]~input_o ),
	.datac(\idata[1]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr1~2 .lut_mask = 16'h40C0;
defparam \control_inst|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N6
cycloneive_lcell_comb \control_inst|WideOr1~3 (
// Equation(s):
// \control_inst|WideOr1~3_combout  = (!\idata[3]~input_o  & (\control_inst|WideOr1~2_combout  & (!\idata[6]~input_o  & !\idata[2]~input_o )))

	.dataa(\idata[3]~input_o ),
	.datab(\control_inst|WideOr1~2_combout ),
	.datac(\idata[6]~input_o ),
	.datad(\idata[2]~input_o ),
	.cin(gnd),
	.combout(\control_inst|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr1~3 .lut_mask = 16'h0004;
defparam \control_inst|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \idata[9]~input (
	.i(idata[9]),
	.ibar(gnd),
	.o(\idata[9]~input_o ));
// synopsys translate_off
defparam \idata[9]~input .bus_hold = "false";
defparam \idata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \idata[22]~input (
	.i(idata[22]),
	.ibar(gnd),
	.o(\idata[22]~input_o ));
// synopsys translate_off
defparam \idata[22]~input .bus_hold = "false";
defparam \idata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N16
cycloneive_lcell_comb \Imm_Gen_inst|Selector1~0 (
// Equation(s):
// \Imm_Gen_inst|Selector1~0_combout  = (\control_inst|ALUOp[1]~0_combout  & ((\idata[5]~input_o  & ((!\idata[4]~input_o ))) # (!\idata[5]~input_o  & (!\idata[6]~input_o ))))

	.dataa(\idata[6]~input_o ),
	.datab(\control_inst|ALUOp[1]~0_combout ),
	.datac(\idata[5]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|Selector1~0 .lut_mask = 16'h04C4;
defparam \Imm_Gen_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N14
cycloneive_lcell_comb \Imm_Gen_inst|Selector3~0 (
// Equation(s):
// \Imm_Gen_inst|Selector3~0_combout  = (\Imm_Gen_inst|Selector1~0_combout  & ((\idata[4]~input_o  & ((\idata[22]~input_o ))) # (!\idata[4]~input_o  & (\idata[9]~input_o ))))

	.dataa(\idata[4]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[22]~input_o ),
	.datad(\Imm_Gen_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|Selector3~0 .lut_mask = 16'hE400;
defparam \Imm_Gen_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \idata[21]~input (
	.i(idata[21]),
	.ibar(gnd),
	.o(\idata[21]~input_o ));
// synopsys translate_off
defparam \idata[21]~input .bus_hold = "false";
defparam \idata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \idata[23]~input (
	.i(idata[23]),
	.ibar(gnd),
	.o(\idata[23]~input_o ));
// synopsys translate_off
defparam \idata[23]~input .bus_hold = "false";
defparam \idata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N20
cycloneive_lcell_comb \REGBANK_inst|Equal1~0 (
// Equation(s):
// \REGBANK_inst|Equal1~0_combout  = (!\idata[20]~input_o  & (!\idata[21]~input_o  & (!\idata[23]~input_o  & !\idata[22]~input_o )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\idata[23]~input_o ),
	.datad(\idata[22]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Equal1~0 .lut_mask = 16'h0001;
defparam \REGBANK_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \idata[24]~input (
	.i(idata[24]),
	.ibar(gnd),
	.o(\idata[24]~input_o ));
// synopsys translate_off
defparam \idata[24]~input .bus_hold = "false";
defparam \idata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N26
cycloneive_lcell_comb \control_inst|Decoder0~0 (
// Equation(s):
// \control_inst|Decoder0~0_combout  = (!\idata[6]~input_o  & (\control_inst|ALUOp[1]~0_combout  & (!\idata[5]~input_o  & !\idata[4]~input_o )))

	.dataa(\idata[6]~input_o ),
	.datab(\control_inst|ALUOp[1]~0_combout ),
	.datac(\idata[5]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|Decoder0~0 .lut_mask = 16'h0004;
defparam \control_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \ddata_r[2]~input (
	.i(ddata_r[2]),
	.ibar(gnd),
	.o(\ddata_r[2]~input_o ));
// synopsys translate_off
defparam \ddata_r[2]~input .bus_hold = "false";
defparam \ddata_r[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \idata[17]~input (
	.i(idata[17]),
	.ibar(gnd),
	.o(\idata[17]~input_o ));
// synopsys translate_off
defparam \idata[17]~input .bus_hold = "false";
defparam \idata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \idata[18]~input (
	.i(idata[18]),
	.ibar(gnd),
	.o(\idata[18]~input_o ));
// synopsys translate_off
defparam \idata[18]~input .bus_hold = "false";
defparam \idata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \idata[16]~input (
	.i(idata[16]),
	.ibar(gnd),
	.o(\idata[16]~input_o ));
// synopsys translate_off
defparam \idata[16]~input .bus_hold = "false";
defparam \idata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \idata[15]~input (
	.i(idata[15]),
	.ibar(gnd),
	.o(\idata[15]~input_o ));
// synopsys translate_off
defparam \idata[15]~input .bus_hold = "false";
defparam \idata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|Equal0~0 (
// Equation(s):
// \REGBANK_inst|Equal0~0_combout  = (!\idata[17]~input_o  & (!\idata[18]~input_o  & (!\idata[16]~input_o  & !\idata[15]~input_o )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\idata[15]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \REGBANK_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \idata[19]~input (
	.i(idata[19]),
	.ibar(gnd),
	.o(\idata[19]~input_o ));
// synopsys translate_off
defparam \idata[19]~input .bus_hold = "false";
defparam \idata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N12
cycloneive_lcell_comb \control_inst|WideOr3~3 (
// Equation(s):
// \control_inst|WideOr3~3_combout  = (\idata[0]~input_o  & (((\idata[5]~input_o  & !\idata[4]~input_o )) # (!\idata[6]~input_o )))

	.dataa(\idata[5]~input_o ),
	.datab(\idata[0]~input_o ),
	.datac(\idata[6]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr3~3 .lut_mask = 16'h0C8C;
defparam \control_inst|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N22
cycloneive_lcell_comb \control_inst|WideOr3~4 (
// Equation(s):
// \control_inst|WideOr3~4_combout  = (!\idata[3]~input_o  & (!\idata[2]~input_o  & (\idata[1]~input_o  & \control_inst|WideOr3~3_combout )))

	.dataa(\idata[3]~input_o ),
	.datab(\idata[2]~input_o ),
	.datac(\idata[1]~input_o ),
	.datad(\control_inst|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\control_inst|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr3~4 .lut_mask = 16'h1000;
defparam \control_inst|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~12 (
// Equation(s):
// \ALU_inst|ShiftLeft0~12_combout  = (\control_inst|WideOr3~4_combout  & ((\idata[19]~input_o ) # (!\REGBANK_inst|Equal0~0_combout )))

	.dataa(\REGBANK_inst|Equal0~0_combout ),
	.datab(\idata[19]~input_o ),
	.datac(gnd),
	.datad(\control_inst|WideOr3~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~12 .lut_mask = 16'hDD00;
defparam \ALU_inst|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \ddata_r[5]~input (
	.i(ddata_r[5]),
	.ibar(gnd),
	.o(\ddata_r[5]~input_o ));
// synopsys translate_off
defparam \ddata_r[5]~input .bus_hold = "false";
defparam \ddata_r[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \idata[8]~input (
	.i(idata[8]),
	.ibar(gnd),
	.o(\idata[8]~input_o ));
// synopsys translate_off
defparam \idata[8]~input .bus_hold = "false";
defparam \idata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N28
cycloneive_lcell_comb \Imm_Gen_inst|Selector4~0 (
// Equation(s):
// \Imm_Gen_inst|Selector4~0_combout  = (\Imm_Gen_inst|Selector1~0_combout  & ((\idata[4]~input_o  & (\idata[21]~input_o )) # (!\idata[4]~input_o  & ((\idata[8]~input_o )))))

	.dataa(\idata[4]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\idata[8]~input_o ),
	.datad(\Imm_Gen_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|Selector4~0 .lut_mask = 16'hD800;
defparam \Imm_Gen_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N12
cycloneive_lcell_comb \control_inst|Decoder0~2 (
// Equation(s):
// \control_inst|Decoder0~2_combout  = (\idata[6]~input_o  & (\control_inst|ALUOp[1]~0_combout  & (\idata[5]~input_o  & !\idata[4]~input_o )))

	.dataa(\idata[6]~input_o ),
	.datab(\control_inst|ALUOp[1]~0_combout ),
	.datac(\idata[5]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|Decoder0~2 .lut_mask = 16'h0080;
defparam \control_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N18
cycloneive_lcell_comb \control_inst|WideOr0~2 (
// Equation(s):
// \control_inst|WideOr0~2_combout  = (\idata[1]~input_o  & (\idata[0]~input_o  & ((!\idata[4]~input_o ) # (!\idata[6]~input_o ))))

	.dataa(\idata[1]~input_o ),
	.datab(\idata[0]~input_o ),
	.datac(\idata[6]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr0~2 .lut_mask = 16'h0888;
defparam \control_inst|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N0
cycloneive_lcell_comb \control_inst|WideOr0~3 (
// Equation(s):
// \control_inst|WideOr0~3_combout  = (\idata[5]~input_o  & (!\idata[2]~input_o  & (!\idata[3]~input_o  & \control_inst|WideOr0~2_combout )))

	.dataa(\idata[5]~input_o ),
	.datab(\idata[2]~input_o ),
	.datac(\idata[3]~input_o ),
	.datad(\control_inst|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\control_inst|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr0~3 .lut_mask = 16'h0200;
defparam \control_inst|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \idata[12]~input (
	.i(idata[12]),
	.ibar(gnd),
	.o(\idata[12]~input_o ));
// synopsys translate_off
defparam \idata[12]~input .bus_hold = "false";
defparam \idata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \idata[13]~input (
	.i(idata[13]),
	.ibar(gnd),
	.o(\idata[13]~input_o ));
// synopsys translate_off
defparam \idata[13]~input .bus_hold = "false";
defparam \idata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \idata[30]~input (
	.i(idata[30]),
	.ibar(gnd),
	.o(\idata[30]~input_o ));
// synopsys translate_off
defparam \idata[30]~input .bus_hold = "false";
defparam \idata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \idata[14]~input (
	.i(idata[14]),
	.ibar(gnd),
	.o(\idata[14]~input_o ));
// synopsys translate_off
defparam \idata[14]~input .bus_hold = "false";
defparam \idata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N2
cycloneive_lcell_comb \ALUcontrol_inst|WideOr0~0 (
// Equation(s):
// \ALUcontrol_inst|WideOr0~0_combout  = (\idata[14]~input_o  & (!\idata[13]~input_o  & ((\idata[12]~input_o ) # (!\idata[30]~input_o )))) # (!\idata[14]~input_o  & (\idata[12]~input_o  & ((!\idata[30]~input_o ))))

	.dataa(\idata[12]~input_o ),
	.datab(\idata[13]~input_o ),
	.datac(\idata[30]~input_o ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|WideOr0~0 .lut_mask = 16'h230A;
defparam \ALUcontrol_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N22
cycloneive_lcell_comb \control_inst|ALUOp[1]~1 (
// Equation(s):
// \control_inst|ALUOp[1]~1_combout  = (!\idata[6]~input_o  & (\control_inst|ALUOp[1]~0_combout  & \idata[4]~input_o ))

	.dataa(\idata[6]~input_o ),
	.datab(gnd),
	.datac(\control_inst|ALUOp[1]~0_combout ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|ALUOp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|ALUOp[1]~1 .lut_mask = 16'h5000;
defparam \control_inst|ALUOp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N28
cycloneive_lcell_comb \ALUcontrol_inst|WideOr4~0 (
// Equation(s):
// \ALUcontrol_inst|WideOr4~0_combout  = (\idata[14]~input_o  & (((!\idata[13]~input_o )))) # (!\idata[14]~input_o  & (\idata[12]~input_o  & ((\idata[13]~input_o ) # (!\idata[30]~input_o ))))

	.dataa(\idata[12]~input_o ),
	.datab(\idata[13]~input_o ),
	.datac(\idata[30]~input_o ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|WideOr4~0 .lut_mask = 16'h338A;
defparam \ALUcontrol_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N20
cycloneive_lcell_comb \ALUcontrol_inst|Mux0~0 (
// Equation(s):
// \ALUcontrol_inst|Mux0~0_combout  = ((\control_inst|WideOr0~3_combout  & (!\ALUcontrol_inst|WideOr0~0_combout )) # (!\control_inst|WideOr0~3_combout  & ((!\ALUcontrol_inst|WideOr4~0_combout )))) # (!\control_inst|ALUOp[1]~1_combout )

	.dataa(\control_inst|WideOr0~3_combout ),
	.datab(\ALUcontrol_inst|WideOr0~0_combout ),
	.datac(\control_inst|ALUOp[1]~1_combout ),
	.datad(\ALUcontrol_inst|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux0~0 .lut_mask = 16'h2F7F;
defparam \ALUcontrol_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N10
cycloneive_lcell_comb \ALUcontrol_inst|Mux3~0 (
// Equation(s):
// \ALUcontrol_inst|Mux3~0_combout  = (\control_inst|WideOr0~3_combout  & (!\idata[13]~input_o  & (!\control_inst|ALUOp[1]~1_combout  & !\idata[14]~input_o )))

	.dataa(\control_inst|WideOr0~3_combout ),
	.datab(\idata[13]~input_o ),
	.datac(\control_inst|ALUOp[1]~1_combout ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux3~0 .lut_mask = 16'h0002;
defparam \ALUcontrol_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N4
cycloneive_lcell_comb \ALUcontrol_inst|Mux0~1 (
// Equation(s):
// \ALUcontrol_inst|Mux0~1_combout  = (\control_inst|Decoder0~2_combout  & (((!\ALUcontrol_inst|Mux3~0_combout ) # (!\idata[12]~input_o )))) # (!\control_inst|Decoder0~2_combout  & (\ALUcontrol_inst|Mux0~0_combout ))

	.dataa(\control_inst|Decoder0~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~0_combout ),
	.datac(\idata[12]~input_o ),
	.datad(\ALUcontrol_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux0~1 .lut_mask = 16'h4EEE;
defparam \ALUcontrol_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N18
cycloneive_lcell_comb \ALUcontrol_inst|WideOr2~0 (
// Equation(s):
// \ALUcontrol_inst|WideOr2~0_combout  = (\idata[30]~input_o  & (!\idata[13]~input_o  & (\idata[12]~input_o  $ (!\idata[14]~input_o )))) # (!\idata[30]~input_o  & (\idata[12]~input_o  & ((\idata[14]~input_o ))))

	.dataa(\idata[12]~input_o ),
	.datab(\idata[13]~input_o ),
	.datac(\idata[30]~input_o ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|WideOr2~0 .lut_mask = 16'h2A10;
defparam \ALUcontrol_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N16
cycloneive_lcell_comb \ALUcontrol_inst|Mux2~0 (
// Equation(s):
// \ALUcontrol_inst|Mux2~0_combout  = (\control_inst|WideOr0~3_combout  & (\ALUcontrol_inst|WideOr2~0_combout )) # (!\control_inst|WideOr0~3_combout  & (((\idata[12]~input_o  & \idata[14]~input_o ))))

	.dataa(\control_inst|WideOr0~3_combout ),
	.datab(\ALUcontrol_inst|WideOr2~0_combout ),
	.datac(\idata[12]~input_o ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux2~0 .lut_mask = 16'hD888;
defparam \ALUcontrol_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N16
cycloneive_lcell_comb \ALUcontrol_inst|Mux2~1 (
// Equation(s):
// \ALUcontrol_inst|Mux2~1_combout  = (\control_inst|Decoder0~2_combout  & (((\ALUcontrol_inst|Mux3~0_combout )))) # (!\control_inst|Decoder0~2_combout  & (\ALUcontrol_inst|Mux2~0_combout  & ((\control_inst|ALUOp[1]~1_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~0_combout ),
	.datab(\control_inst|Decoder0~2_combout ),
	.datac(\ALUcontrol_inst|Mux3~0_combout ),
	.datad(\control_inst|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux2~1 .lut_mask = 16'hE2C0;
defparam \ALUcontrol_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \idata[10]~input (
	.i(idata[10]),
	.ibar(gnd),
	.o(\idata[10]~input_o ));
// synopsys translate_off
defparam \idata[10]~input .bus_hold = "false";
defparam \idata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|Decoder0~13 (
// Equation(s):
// \REGBANK_inst|Decoder0~13_combout  = (\idata[8]~input_o  & (\idata[9]~input_o  & (!\idata[10]~input_o  & \idata[7]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[10]~input_o ),
	.datad(\idata[7]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~13 .lut_mask = 16'h0800;
defparam \REGBANK_inst|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N30
cycloneive_lcell_comb \control_inst|WideOr3~2 (
// Equation(s):
// \control_inst|WideOr3~2_combout  = (!\idata[3]~input_o  & !\idata[2]~input_o )

	.dataa(\idata[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\idata[2]~input_o ),
	.cin(gnd),
	.combout(\control_inst|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr3~2 .lut_mask = 16'h0055;
defparam \control_inst|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \idata[11]~input (
	.i(idata[11]),
	.ibar(gnd),
	.o(\idata[11]~input_o ));
// synopsys translate_off
defparam \idata[11]~input .bus_hold = "false";
defparam \idata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N10
cycloneive_lcell_comb \control_inst|WideOr2~0 (
// Equation(s):
// \control_inst|WideOr2~0_combout  = (\idata[0]~input_o  & (\idata[1]~input_o  & ((\idata[4]~input_o ) # (!\idata[5]~input_o ))))

	.dataa(\idata[5]~input_o ),
	.datab(\idata[0]~input_o ),
	.datac(\idata[1]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|WideOr2~0 .lut_mask = 16'hC040;
defparam \control_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|mem[0][0]~17 (
// Equation(s):
// \REGBANK_inst|mem[0][0]~17_combout  = (!\idata[6]~input_o  & (\control_inst|WideOr3~2_combout  & (!\idata[11]~input_o  & \control_inst|WideOr2~0_combout )))

	.dataa(\idata[6]~input_o ),
	.datab(\control_inst|WideOr3~2_combout ),
	.datac(\idata[11]~input_o ),
	.datad(\control_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[0][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[0][0]~17 .lut_mask = 16'h0400;
defparam \REGBANK_inst|mem[0][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N6
cycloneive_lcell_comb \REGBANK_inst|mem[7][0]~25 (
// Equation(s):
// \REGBANK_inst|mem[7][0]~25_combout  = (\REGBANK_inst|Decoder0~13_combout  & \REGBANK_inst|mem[0][0]~17_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|Decoder0~13_combout ),
	.datac(\REGBANK_inst|mem[0][0]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[7][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[7][0]~25 .lut_mask = 16'hC0C0;
defparam \REGBANK_inst|mem[7][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N7
dffeas \REGBANK_inst|mem[7][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|Decoder0~0 (
// Equation(s):
// \REGBANK_inst|Decoder0~0_combout  = (\idata[8]~input_o  & (\idata[9]~input_o  & (!\idata[10]~input_o  & !\idata[7]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[10]~input_o ),
	.datad(\idata[7]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~0 .lut_mask = 16'h0008;
defparam \REGBANK_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|mem[6][0]~23 (
// Equation(s):
// \REGBANK_inst|mem[6][0]~23_combout  = (\REGBANK_inst|Decoder0~0_combout  & \REGBANK_inst|mem[0][0]~17_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|mem[0][0]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[6][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[6][0]~23 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[6][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N7
dffeas \REGBANK_inst|mem[6][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|Decoder0~5 (
// Equation(s):
// \REGBANK_inst|Decoder0~5_combout  = (!\idata[8]~input_o  & (\idata[9]~input_o  & (\idata[7]~input_o  & !\idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~5 .lut_mask = 16'h0040;
defparam \REGBANK_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|mem[5][0]~22 (
// Equation(s):
// \REGBANK_inst|mem[5][0]~22_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~5_combout )

	.dataa(\REGBANK_inst|mem[0][0]~17_combout ),
	.datab(\REGBANK_inst|Decoder0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[5][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[5][0]~22 .lut_mask = 16'h8888;
defparam \REGBANK_inst|mem[5][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N21
dffeas \REGBANK_inst|mem[5][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|mem[4][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[4][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[4][1]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|Decoder0~8 (
// Equation(s):
// \REGBANK_inst|Decoder0~8_combout  = (!\idata[8]~input_o  & (\idata[9]~input_o  & (!\idata[7]~input_o  & !\idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~8 .lut_mask = 16'h0004;
defparam \REGBANK_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneive_lcell_comb \REGBANK_inst|mem[4][0]~24 (
// Equation(s):
// \REGBANK_inst|mem[4][0]~24_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~8_combout )

	.dataa(\REGBANK_inst|mem[0][0]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[4][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[4][0]~24 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[4][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N11
dffeas \REGBANK_inst|mem[4][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~11 (
// Equation(s):
// \mux_4to1_inst1|Mux30~11_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][1]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][1]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][1]~q ),
	.datad(\REGBANK_inst|mem[4][1]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~11 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~12 (
// Equation(s):
// \mux_4to1_inst1|Mux30~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux30~11_combout  & (\REGBANK_inst|mem[7][1]~q )) # (!\mux_4to1_inst1|Mux30~11_combout  & ((\REGBANK_inst|mem[6][1]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux30~11_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[7][1]~q ),
	.datac(\REGBANK_inst|mem[6][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~11_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~12 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|Decoder0~12 (
// Equation(s):
// \REGBANK_inst|Decoder0~12_combout  = (\idata[8]~input_o  & (!\idata[9]~input_o  & (\idata[7]~input_o  & \idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~12 .lut_mask = 16'h2000;
defparam \REGBANK_inst|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|mem[11][0]~21 (
// Equation(s):
// \REGBANK_inst|mem[11][0]~21_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~12_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[0][0]~17_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[11][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[11][0]~21 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[11][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N15
dffeas \REGBANK_inst|mem[11][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|Decoder0~4 (
// Equation(s):
// \REGBANK_inst|Decoder0~4_combout  = (!\idata[8]~input_o  & (!\idata[9]~input_o  & (\idata[10]~input_o  & \idata[7]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[10]~input_o ),
	.datad(\idata[7]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~4 .lut_mask = 16'h1000;
defparam \REGBANK_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|mem[9][0]~19 (
// Equation(s):
// \REGBANK_inst|mem[9][0]~19_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[0][0]~17_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][0]~19 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[9][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N17
dffeas \REGBANK_inst|mem[9][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|Decoder0~1 (
// Equation(s):
// \REGBANK_inst|Decoder0~1_combout  = (\idata[8]~input_o  & (!\idata[9]~input_o  & (!\idata[7]~input_o  & \idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~1 .lut_mask = 16'h0200;
defparam \REGBANK_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|mem[10][0]~18 (
// Equation(s):
// \REGBANK_inst|mem[10][0]~18_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~1_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[0][0]~17_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][0]~18 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[10][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N29
dffeas \REGBANK_inst|mem[10][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|Decoder0~9 (
// Equation(s):
// \REGBANK_inst|Decoder0~9_combout  = (!\idata[8]~input_o  & (!\idata[9]~input_o  & (!\idata[7]~input_o  & \idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~9 .lut_mask = 16'h0100;
defparam \REGBANK_inst|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|mem[8][0]~20 (
// Equation(s):
// \REGBANK_inst|mem[8][0]~20_combout  = (\REGBANK_inst|Decoder0~9_combout  & \REGBANK_inst|mem[0][0]~17_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|Decoder0~9_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|mem[0][0]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[8][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[8][0]~20 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[8][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N29
dffeas \REGBANK_inst|mem[8][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~13 (
// Equation(s):
// \mux_4to1_inst1|Mux30~13_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][1]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][1]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][1]~q ),
	.datad(\REGBANK_inst|mem[8][1]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~13 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~14 (
// Equation(s):
// \mux_4to1_inst1|Mux30~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux30~13_combout  & (\REGBANK_inst|mem[11][1]~q )) # (!\mux_4to1_inst1|Mux30~13_combout  & ((\REGBANK_inst|mem[9][1]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux30~13_combout ))))

	.dataa(\REGBANK_inst|mem[11][1]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~14 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
cycloneive_lcell_comb \REGBANK_inst|Decoder0~6 (
// Equation(s):
// \REGBANK_inst|Decoder0~6_combout  = (!\idata[8]~input_o  & (!\idata[9]~input_o  & (\idata[7]~input_o  & !\idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~6 .lut_mask = 16'h0010;
defparam \REGBANK_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|mem[1][0]~27 (
// Equation(s):
// \REGBANK_inst|mem[1][0]~27_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~6_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[0][0]~17_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][0]~27 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[1][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \REGBANK_inst|mem[1][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
cycloneive_lcell_comb \REGBANK_inst|Decoder0~2 (
// Equation(s):
// \REGBANK_inst|Decoder0~2_combout  = (\idata[8]~input_o  & (!\idata[9]~input_o  & (!\idata[7]~input_o  & !\idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~2 .lut_mask = 16'h0002;
defparam \REGBANK_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|mem[2][0]~26 (
// Equation(s):
// \REGBANK_inst|mem[2][0]~26_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~2_combout )

	.dataa(\REGBANK_inst|mem[0][0]~17_combout ),
	.datab(\REGBANK_inst|Decoder0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][0]~26 .lut_mask = 16'h8888;
defparam \REGBANK_inst|mem[2][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N19
dffeas \REGBANK_inst|mem[2][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|Decoder0~10 (
// Equation(s):
// \REGBANK_inst|Decoder0~10_combout  = (!\idata[8]~input_o  & (!\idata[9]~input_o  & (!\idata[10]~input_o  & !\idata[7]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[10]~input_o ),
	.datad(\idata[7]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~10 .lut_mask = 16'h0001;
defparam \REGBANK_inst|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|mem[0][0]~28 (
// Equation(s):
// \REGBANK_inst|mem[0][0]~28_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~10_combout )

	.dataa(\REGBANK_inst|mem[0][0]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[0][0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[0][0]~28 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[0][0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N1
dffeas \REGBANK_inst|mem[0][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~15 (
// Equation(s):
// \mux_4to1_inst1|Mux30~15_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[2][1]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][1]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[2][1]~q ),
	.datad(\REGBANK_inst|mem[0][1]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~15 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~16 (
// Equation(s):
// \mux_4to1_inst1|Mux30~16_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux30~15_combout  & (\REGBANK_inst|mem[3][1]~q )) # (!\mux_4to1_inst1|Mux30~15_combout  & ((\REGBANK_inst|mem[1][1]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux30~15_combout ))))

	.dataa(\REGBANK_inst|mem[3][1]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~16 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~17 (
// Equation(s):
// \mux_4to1_inst1|Mux30~17_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\mux_4to1_inst1|Mux30~14_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\mux_4to1_inst1|Mux30~16_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux30~14_combout ),
	.datad(\mux_4to1_inst1|Mux30~16_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~17 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|mem[15][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][1]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|Decoder0~15 (
// Equation(s):
// \REGBANK_inst|Decoder0~15_combout  = (\idata[8]~input_o  & (\idata[9]~input_o  & (\idata[10]~input_o  & \idata[7]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[10]~input_o ),
	.datad(\idata[7]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~15 .lut_mask = 16'h8000;
defparam \REGBANK_inst|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N18
cycloneive_lcell_comb \REGBANK_inst|mem[15][0]~33 (
// Equation(s):
// \REGBANK_inst|mem[15][0]~33_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~15_combout )

	.dataa(\REGBANK_inst|mem[0][0]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][0]~33 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[15][0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N15
dffeas \REGBANK_inst|mem[15][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|Decoder0~3 (
// Equation(s):
// \REGBANK_inst|Decoder0~3_combout  = (\idata[8]~input_o  & (\idata[9]~input_o  & (\idata[10]~input_o  & !\idata[7]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[10]~input_o ),
	.datad(\idata[7]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~3 .lut_mask = 16'h0080;
defparam \REGBANK_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|mem[14][0]~31 (
// Equation(s):
// \REGBANK_inst|mem[14][0]~31_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~3_combout )

	.dataa(\REGBANK_inst|mem[0][0]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][0]~31 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[14][0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N9
dffeas \REGBANK_inst|mem[14][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|mem[13][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|Decoder0~7 (
// Equation(s):
// \REGBANK_inst|Decoder0~7_combout  = (!\idata[8]~input_o  & (\idata[9]~input_o  & (\idata[7]~input_o  & \idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~7 .lut_mask = 16'h4000;
defparam \REGBANK_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|mem[13][0]~30 (
// Equation(s):
// \REGBANK_inst|mem[13][0]~30_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[0][0]~17_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][0]~30 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[13][0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N13
dffeas \REGBANK_inst|mem[13][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
cycloneive_lcell_comb \REGBANK_inst|Decoder0~11 (
// Equation(s):
// \REGBANK_inst|Decoder0~11_combout  = (!\idata[8]~input_o  & (\idata[9]~input_o  & (!\idata[7]~input_o  & \idata[10]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[7]~input_o ),
	.datad(\idata[10]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~11 .lut_mask = 16'h0400;
defparam \REGBANK_inst|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneive_lcell_comb \REGBANK_inst|mem[12][0]~32 (
// Equation(s):
// \REGBANK_inst|mem[12][0]~32_combout  = (\REGBANK_inst|Decoder0~11_combout  & \REGBANK_inst|mem[0][0]~17_combout )

	.dataa(\REGBANK_inst|Decoder0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|mem[0][0]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[12][0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[12][0]~32 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[12][0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N7
dffeas \REGBANK_inst|mem[12][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~18 (
// Equation(s):
// \mux_4to1_inst1|Mux30~18_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[13][1]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][1]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[13][1]~q ),
	.datad(\REGBANK_inst|mem[12][1]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~18 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~19 (
// Equation(s):
// \mux_4to1_inst1|Mux30~19_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux30~18_combout  & (\REGBANK_inst|mem[15][1]~q )) # (!\mux_4to1_inst1|Mux30~18_combout  & ((\REGBANK_inst|mem[14][1]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux30~18_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[15][1]~q ),
	.datac(\REGBANK_inst|mem[14][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~18_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~19 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~20 (
// Equation(s):
// \mux_4to1_inst1|Mux30~20_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux30~17_combout  & ((\mux_4to1_inst1|Mux30~19_combout ))) # (!\mux_4to1_inst1|Mux30~17_combout  & (\mux_4to1_inst1|Mux30~12_combout )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux30~17_combout ))))

	.dataa(\mux_4to1_inst1|Mux30~12_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux30~17_combout ),
	.datad(\mux_4to1_inst1|Mux30~19_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~20 .lut_mask = 16'hF838;
defparam \mux_4to1_inst1|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N12
cycloneive_lcell_comb \sumador_inst2|Add0~2 (
// Equation(s):
// \sumador_inst2|Add0~2_combout  = (\PC_inst|PC_reg [1] & ((\Imm_Gen_inst|Selector4~0_combout  & (\sumador_inst2|Add0~1  & VCC)) # (!\Imm_Gen_inst|Selector4~0_combout  & (!\sumador_inst2|Add0~1 )))) # (!\PC_inst|PC_reg [1] & 
// ((\Imm_Gen_inst|Selector4~0_combout  & (!\sumador_inst2|Add0~1 )) # (!\Imm_Gen_inst|Selector4~0_combout  & ((\sumador_inst2|Add0~1 ) # (GND)))))
// \sumador_inst2|Add0~3  = CARRY((\PC_inst|PC_reg [1] & (!\Imm_Gen_inst|Selector4~0_combout  & !\sumador_inst2|Add0~1 )) # (!\PC_inst|PC_reg [1] & ((!\sumador_inst2|Add0~1 ) # (!\Imm_Gen_inst|Selector4~0_combout ))))

	.dataa(\PC_inst|PC_reg [1]),
	.datab(\Imm_Gen_inst|Selector4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~1 ),
	.combout(\sumador_inst2|Add0~2_combout ),
	.cout(\sumador_inst2|Add0~3 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~2 .lut_mask = 16'h9617;
defparam \sumador_inst2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y54_N13
dffeas \PC_inst|PC_reg[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\sumador_inst2|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sel_mux~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[1] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|mem[31][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[31][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[31][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[31][1]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[31][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|mem[30][0]~0 (
// Equation(s):
// \REGBANK_inst|mem[30][0]~0_combout  = (!\idata[6]~input_o  & (\control_inst|WideOr3~2_combout  & (\idata[11]~input_o  & \control_inst|WideOr2~0_combout )))

	.dataa(\idata[6]~input_o ),
	.datab(\control_inst|WideOr3~2_combout ),
	.datac(\idata[11]~input_o ),
	.datad(\control_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[30][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[30][0]~0 .lut_mask = 16'h4000;
defparam \REGBANK_inst|mem[30][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|mem[31][0]~16 (
// Equation(s):
// \REGBANK_inst|mem[31][0]~16_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & (\RESET_N~input_o  & \REGBANK_inst|Decoder0~15_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[30][0]~0_combout ),
	.datac(\RESET_N~input_o ),
	.datad(\REGBANK_inst|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[31][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[31][0]~16 .lut_mask = 16'hC000;
defparam \REGBANK_inst|mem[31][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N9
dffeas \REGBANK_inst|mem[31][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[31][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|mem[23][0]~14 (
// Equation(s):
// \REGBANK_inst|mem[23][0]~14_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~13_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[30][0]~0_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][0]~14 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[23][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N15
dffeas \REGBANK_inst|mem[23][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|mem[27][0]~13 (
// Equation(s):
// \REGBANK_inst|mem[27][0]~13_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~12_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[30][0]~0_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][0]~13 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[27][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N17
dffeas \REGBANK_inst|mem[27][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|Decoder0~14 (
// Equation(s):
// \REGBANK_inst|Decoder0~14_combout  = (\idata[8]~input_o  & (!\idata[9]~input_o  & (!\idata[10]~input_o  & \idata[7]~input_o )))

	.dataa(\idata[8]~input_o ),
	.datab(\idata[9]~input_o ),
	.datac(\idata[10]~input_o ),
	.datad(\idata[7]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Decoder0~14 .lut_mask = 16'h0200;
defparam \REGBANK_inst|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|mem[19][0]~15 (
// Equation(s):
// \REGBANK_inst|mem[19][0]~15_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REGBANK_inst|mem[30][0]~0_combout ),
	.datad(\REGBANK_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[19][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[19][0]~15 .lut_mask = 16'hF000;
defparam \REGBANK_inst|mem[19][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N11
dffeas \REGBANK_inst|mem[19][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~7 (
// Equation(s):
// \mux_4to1_inst1|Mux30~7_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][1]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][1]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][1]~q ),
	.datad(\REGBANK_inst|mem[19][1]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~7 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~8 (
// Equation(s):
// \mux_4to1_inst1|Mux30~8_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux30~7_combout  & (\REGBANK_inst|mem[31][1]~q )) # (!\mux_4to1_inst1|Mux30~7_combout  & ((\REGBANK_inst|mem[23][1]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux30~7_combout ))))

	.dataa(\REGBANK_inst|mem[31][1]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~7_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~8 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|mem[21][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|mem[21][0]~6 (
// Equation(s):
// \REGBANK_inst|mem[21][0]~6_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~5_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|mem[30][0]~0_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][0]~6 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[21][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N31
dffeas \REGBANK_inst|mem[21][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|mem[29][0]~8 (
// Equation(s):
// \REGBANK_inst|mem[29][0]~8_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REGBANK_inst|mem[30][0]~0_combout ),
	.datad(\REGBANK_inst|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[29][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[29][0]~8 .lut_mask = 16'hF000;
defparam \REGBANK_inst|mem[29][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N7
dffeas \REGBANK_inst|mem[29][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|mem[17][0]~7 (
// Equation(s):
// \REGBANK_inst|mem[17][0]~7_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REGBANK_inst|mem[30][0]~0_combout ),
	.datad(\REGBANK_inst|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[17][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[17][0]~7 .lut_mask = 16'hF000;
defparam \REGBANK_inst|mem[17][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N5
dffeas \REGBANK_inst|mem[17][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|mem[25][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[1]~1_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][1]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|mem[25][0]~5 (
// Equation(s):
// \REGBANK_inst|mem[25][0]~5_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~4_combout )

	.dataa(\REGBANK_inst|mem[30][0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][0]~5 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[25][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N15
dffeas \REGBANK_inst|mem[25][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~0 (
// Equation(s):
// \mux_4to1_inst1|Mux30~0_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[25][1]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[17][1]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[17][1]~q ),
	.datac(\REGBANK_inst|mem[25][1]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~0 .lut_mask = 16'hFA44;
defparam \mux_4to1_inst1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~1 (
// Equation(s):
// \mux_4to1_inst1|Mux30~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux30~0_combout  & ((\REGBANK_inst|mem[29][1]~q ))) # (!\mux_4to1_inst1|Mux30~0_combout  & (\REGBANK_inst|mem[21][1]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux30~0_combout ))))

	.dataa(\REGBANK_inst|mem[21][1]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[29][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~1 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|mem[24][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[24][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[1]~1_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][1]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|mem[24][0]~10 (
// Equation(s):
// \REGBANK_inst|mem[24][0]~10_combout  = (\REGBANK_inst|Decoder0~9_combout  & \REGBANK_inst|mem[30][0]~0_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|Decoder0~9_combout ),
	.datac(\REGBANK_inst|mem[30][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][0]~10 .lut_mask = 16'hC0C0;
defparam \REGBANK_inst|mem[24][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N1
dffeas \REGBANK_inst|mem[24][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneive_lcell_comb \REGBANK_inst|mem[28][0]~12 (
// Equation(s):
// \REGBANK_inst|mem[28][0]~12_combout  = (\REGBANK_inst|Decoder0~11_combout  & \REGBANK_inst|mem[30][0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REGBANK_inst|Decoder0~11_combout ),
	.datad(\REGBANK_inst|mem[30][0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][0]~12 .lut_mask = 16'hF000;
defparam \REGBANK_inst|mem[28][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N13
dffeas \REGBANK_inst|mem[28][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N14
cycloneive_lcell_comb \REGBANK_inst|mem[20][0]~9 (
// Equation(s):
// \REGBANK_inst|mem[20][0]~9_combout  = (\REGBANK_inst|Decoder0~8_combout  & \REGBANK_inst|mem[30][0]~0_combout )

	.dataa(\REGBANK_inst|Decoder0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|mem[30][0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[20][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[20][0]~9 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[20][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N19
dffeas \REGBANK_inst|mem[20][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|mem[16][0]~11 (
// Equation(s):
// \REGBANK_inst|mem[16][0]~11_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REGBANK_inst|mem[30][0]~0_combout ),
	.datad(\REGBANK_inst|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][0]~11 .lut_mask = 16'hF000;
defparam \REGBANK_inst|mem[16][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N21
dffeas \REGBANK_inst|mem[16][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~4 (
// Equation(s):
// \mux_4to1_inst1|Mux30~4_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][1]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][1]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][1]~q ),
	.datad(\REGBANK_inst|mem[16][1]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~4 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~5 (
// Equation(s):
// \mux_4to1_inst1|Mux30~5_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux30~4_combout  & ((\REGBANK_inst|mem[28][1]~q ))) # (!\mux_4to1_inst1|Mux30~4_combout  & (\REGBANK_inst|mem[24][1]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux30~4_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[24][1]~q ),
	.datac(\REGBANK_inst|mem[28][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~5 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|mem[26][0]~2 (
// Equation(s):
// \REGBANK_inst|mem[26][0]~2_combout  = (\REGBANK_inst|Decoder0~1_combout  & \REGBANK_inst|mem[30][0]~0_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|mem[30][0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][0]~2 .lut_mask = 16'hCC00;
defparam \REGBANK_inst|mem[26][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N3
dffeas \REGBANK_inst|mem[26][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|mem[30][0]~4 (
// Equation(s):
// \REGBANK_inst|mem[30][0]~4_combout  = (\REGBANK_inst|mem[30][0]~0_combout  & \REGBANK_inst|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REGBANK_inst|mem[30][0]~0_combout ),
	.datad(\REGBANK_inst|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[30][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[30][0]~4 .lut_mask = 16'hF000;
defparam \REGBANK_inst|mem[30][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N23
dffeas \REGBANK_inst|mem[30][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneive_lcell_comb \REGBANK_inst|mem[18][0]~3 (
// Equation(s):
// \REGBANK_inst|mem[18][0]~3_combout  = (\REGBANK_inst|Decoder0~2_combout  & \REGBANK_inst|mem[30][0]~0_combout )

	.dataa(\REGBANK_inst|Decoder0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|mem[30][0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[18][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[18][0]~3 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[18][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N29
dffeas \REGBANK_inst|mem[18][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|mem[22][1]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][1]~feeder_combout  = \mux_2to1_inst2|salida[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[1]~1_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][1]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|mem[22][0]~1 (
// Equation(s):
// \REGBANK_inst|mem[22][0]~1_combout  = (\REGBANK_inst|Decoder0~0_combout  & \REGBANK_inst|mem[30][0]~0_combout )

	.dataa(gnd),
	.datab(\REGBANK_inst|Decoder0~0_combout ),
	.datac(\REGBANK_inst|mem[30][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][0]~1 .lut_mask = 16'hC0C0;
defparam \REGBANK_inst|mem[22][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N29
dffeas \REGBANK_inst|mem[22][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~2 (
// Equation(s):
// \mux_4to1_inst1|Mux30~2_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[22][1]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & (\REGBANK_inst|mem[18][1]~q )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[18][1]~q ),
	.datad(\REGBANK_inst|mem[22][1]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~2 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~3 (
// Equation(s):
// \mux_4to1_inst1|Mux30~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux30~2_combout  & ((\REGBANK_inst|mem[30][1]~q ))) # (!\mux_4to1_inst1|Mux30~2_combout  & (\REGBANK_inst|mem[26][1]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux30~2_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[26][1]~q ),
	.datac(\REGBANK_inst|mem[30][1]~q ),
	.datad(\mux_4to1_inst1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~3 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~6 (
// Equation(s):
// \mux_4to1_inst1|Mux30~6_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\mux_4to1_inst1|Mux30~3_combout )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\mux_4to1_inst1|Mux30~5_combout )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux30~5_combout ),
	.datad(\mux_4to1_inst1|Mux30~3_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~6 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~9 (
// Equation(s):
// \mux_4to1_inst1|Mux30~9_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux30~6_combout  & (\mux_4to1_inst1|Mux30~8_combout )) # (!\mux_4to1_inst1|Mux30~6_combout  & ((\mux_4to1_inst1|Mux30~1_combout ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux30~6_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\mux_4to1_inst1|Mux30~8_combout ),
	.datac(\mux_4to1_inst1|Mux30~1_combout ),
	.datad(\mux_4to1_inst1|Mux30~6_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~9 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~10 (
// Equation(s):
// \mux_4to1_inst1|Mux30~10_combout  = (\control_inst|WideOr3~4_combout  & (((\idata[19]~input_o  & \mux_4to1_inst1|Mux30~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (\PC_inst|PC_reg [1]))

	.dataa(\PC_inst|PC_reg [1]),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\mux_4to1_inst1|Mux30~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~10 .lut_mask = 16'hE222;
defparam \mux_4to1_inst1|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux30~21 (
// Equation(s):
// \mux_4to1_inst1|Mux30~21_combout  = (\mux_4to1_inst1|Mux30~10_combout ) # ((!\idata[19]~input_o  & (\ALU_inst|ShiftLeft0~12_combout  & \mux_4to1_inst1|Mux30~20_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_4to1_inst1|Mux30~20_combout ),
	.datad(\mux_4to1_inst1|Mux30~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux30~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux30~21 .lut_mask = 16'hFF40;
defparam \mux_4to1_inst1|Mux30~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \ddata_r[0]~input (
	.i(ddata_r[0]),
	.ibar(gnd),
	.o(\ddata_r[0]~input_o ));
// synopsys translate_off
defparam \ddata_r[0]~input .bus_hold = "false";
defparam \ddata_r[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N26
cycloneive_lcell_comb \Imm_Gen_inst|WideOr0~2 (
// Equation(s):
// \Imm_Gen_inst|WideOr0~2_combout  = (\idata[0]~input_o  & ((\idata[5]~input_o  & ((!\idata[4]~input_o ))) # (!\idata[5]~input_o  & (!\idata[6]~input_o ))))

	.dataa(\idata[5]~input_o ),
	.datab(\idata[0]~input_o ),
	.datac(\idata[6]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|WideOr0~2 .lut_mask = 16'h048C;
defparam \Imm_Gen_inst|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N24
cycloneive_lcell_comb \Imm_Gen_inst|WideOr0~3 (
// Equation(s):
// \Imm_Gen_inst|WideOr0~3_combout  = (\idata[1]~input_o  & (\Imm_Gen_inst|WideOr0~2_combout  & (!\idata[3]~input_o  & !\idata[2]~input_o )))

	.dataa(\idata[1]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~2_combout ),
	.datac(\idata[3]~input_o ),
	.datad(\idata[2]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|WideOr0~3 .lut_mask = 16'h0008;
defparam \Imm_Gen_inst|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \idata[31]~input (
	.i(idata[31]),
	.ibar(gnd),
	.o(\idata[31]~input_o ));
// synopsys translate_off
defparam \idata[31]~input .bus_hold = "false";
defparam \idata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \ddata_r[31]~input (
	.i(ddata_r[31]),
	.ibar(gnd),
	.o(\ddata_r[31]~input_o ));
// synopsys translate_off
defparam \ddata_r[31]~input .bus_hold = "false";
defparam \ddata_r[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y55_N5
dffeas \REGBANK_inst|mem[14][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y55_N15
dffeas \REGBANK_inst|mem[15][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N23
dffeas \REGBANK_inst|mem[12][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N17
dffeas \REGBANK_inst|mem[13][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~21 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~21_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[13][31]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][31]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][31]~q ),
	.datad(\REGBANK_inst|mem[13][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~21 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~22 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~22_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[31]~21_combout  & ((\REGBANK_inst|mem[15][31]~q ))) # (!\REGBANK_inst|read_data1[31]~21_combout  & (\REGBANK_inst|mem[14][31]~q )))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[31]~21_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[14][31]~q ),
	.datac(\REGBANK_inst|mem[15][31]~q ),
	.datad(\REGBANK_inst|read_data1[31]~21_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~22 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N29
dffeas \REGBANK_inst|mem[7][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N29
dffeas \REGBANK_inst|mem[6][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|mem[5][31]~feeder (
// Equation(s):
// \REGBANK_inst|mem[5][31]~feeder_combout  = \mux_2to1_inst2|salida[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[31]~31_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[5][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[5][31]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[5][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N11
dffeas \REGBANK_inst|mem[5][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[5][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~14 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~14_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|mem[5][31]~q ) # ((\idata[16]~input_o )))) # (!\idata[15]~input_o  & (((!\idata[16]~input_o  & \REGBANK_inst|mem[4][31]~q ))))

	.dataa(\REGBANK_inst|mem[5][31]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|mem[4][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~14 .lut_mask = 16'hCBC8;
defparam \REGBANK_inst|read_data1[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~15 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~15_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[31]~14_combout  & (\REGBANK_inst|mem[7][31]~q )) # (!\REGBANK_inst|read_data1[31]~14_combout  & ((\REGBANK_inst|mem[6][31]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[31]~14_combout ))))

	.dataa(\REGBANK_inst|mem[7][31]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][31]~q ),
	.datad(\REGBANK_inst|read_data1[31]~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~15 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|mem[11][31]~feeder (
// Equation(s):
// \REGBANK_inst|mem[11][31]~feeder_combout  = \mux_2to1_inst2|salida[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[11][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[11][31]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[11][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N29
dffeas \REGBANK_inst|mem[11][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N29
dffeas \REGBANK_inst|mem[9][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|mem[10][31]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][31]~feeder_combout  = \mux_2to1_inst2|salida[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[31]~31_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][31]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N31
dffeas \REGBANK_inst|mem[10][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|mem[8][31]~feeder (
// Equation(s):
// \REGBANK_inst|mem[8][31]~feeder_combout  = \mux_2to1_inst2|salida[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[31]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[8][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[8][31]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[8][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N5
dffeas \REGBANK_inst|mem[8][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~16 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~16_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[10][31]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][31]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[10][31]~q ),
	.datad(\REGBANK_inst|mem[8][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~16 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~17 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~17_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[31]~16_combout  & (\REGBANK_inst|mem[11][31]~q )) # (!\REGBANK_inst|read_data1[31]~16_combout  & ((\REGBANK_inst|mem[9][31]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[31]~16_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[11][31]~q ),
	.datac(\REGBANK_inst|mem[9][31]~q ),
	.datad(\REGBANK_inst|read_data1[31]~16_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~17 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|mem[3][0]~29 (
// Equation(s):
// \REGBANK_inst|mem[3][0]~29_combout  = (\REGBANK_inst|mem[0][0]~17_combout  & \REGBANK_inst|Decoder0~14_combout )

	.dataa(\REGBANK_inst|mem[0][0]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[3][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[3][0]~29 .lut_mask = 16'hAA00;
defparam \REGBANK_inst|mem[3][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N17
dffeas \REGBANK_inst|mem[3][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y54_N31
dffeas \REGBANK_inst|mem[1][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y54_N21
dffeas \REGBANK_inst|mem[2][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N7
dffeas \REGBANK_inst|mem[0][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~18 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~18_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[2][31]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][31]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[2][31]~q ),
	.datad(\REGBANK_inst|mem[0][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~18 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~19 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~19_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[31]~18_combout  & (\REGBANK_inst|mem[3][31]~q )) # (!\REGBANK_inst|read_data1[31]~18_combout  & ((\REGBANK_inst|mem[1][31]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[31]~18_combout ))))

	.dataa(\REGBANK_inst|mem[3][31]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][31]~q ),
	.datad(\REGBANK_inst|read_data1[31]~18_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~19 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~20 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~20_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|read_data1[31]~17_combout )) # (!\idata[18]~input_o  & ((\REGBANK_inst|read_data1[31]~19_combout 
// )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[31]~17_combout ),
	.datad(\REGBANK_inst|read_data1[31]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~20 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~23 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~23_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[31]~20_combout  & (\REGBANK_inst|read_data1[31]~22_combout )) # (!\REGBANK_inst|read_data1[31]~20_combout  & ((\REGBANK_inst|read_data1[31]~15_combout ))))) # 
// (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[31]~20_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[31]~22_combout ),
	.datac(\REGBANK_inst|read_data1[31]~15_combout ),
	.datad(\REGBANK_inst|read_data1[31]~20_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~23 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N13
dffeas \REGBANK_inst|mem[25][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N21
dffeas \REGBANK_inst|mem[17][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~4 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~4_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[25][31]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][31]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[25][31]~q ),
	.datad(\REGBANK_inst|mem[17][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~4 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N15
dffeas \REGBANK_inst|mem[21][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N31
dffeas \REGBANK_inst|mem[29][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~5 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~5_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[31]~4_combout  & ((\REGBANK_inst|mem[29][31]~q ))) # (!\REGBANK_inst|read_data1[31]~4_combout  & (\REGBANK_inst|mem[21][31]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[31]~4_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[31]~4_combout ),
	.datac(\REGBANK_inst|mem[21][31]~q ),
	.datad(\REGBANK_inst|mem[29][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~5 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N15
dffeas \REGBANK_inst|mem[31][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y52_N5
dffeas \REGBANK_inst|mem[23][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y52_N19
dffeas \REGBANK_inst|mem[27][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N17
dffeas \REGBANK_inst|mem[19][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~11 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~11_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][31]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][31]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][31]~q ),
	.datad(\REGBANK_inst|mem[19][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~11 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~12 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~12_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[31]~11_combout  & (\REGBANK_inst|mem[31][31]~q )) # (!\REGBANK_inst|read_data1[31]~11_combout  & ((\REGBANK_inst|mem[23][31]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[31]~11_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[31][31]~q ),
	.datac(\REGBANK_inst|mem[23][31]~q ),
	.datad(\REGBANK_inst|read_data1[31]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~12 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N27
dffeas \REGBANK_inst|mem[22][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N19
dffeas \REGBANK_inst|mem[18][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~6 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~6_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][31]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][31]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][31]~q ),
	.datad(\REGBANK_inst|mem[18][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~6 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N1
dffeas \REGBANK_inst|mem[26][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N5
dffeas \REGBANK_inst|mem[30][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~7 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~7_combout  = (\REGBANK_inst|read_data1[31]~6_combout  & (((\REGBANK_inst|mem[30][31]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[31]~6_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[26][31]~q )))

	.dataa(\REGBANK_inst|read_data1[31]~6_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[26][31]~q ),
	.datad(\REGBANK_inst|mem[30][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~7 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N16
cycloneive_lcell_comb \REGBANK_inst|mem[16][31]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][31]~feeder_combout  = \mux_2to1_inst2|salida[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[31]~31_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][31]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N17
dffeas \REGBANK_inst|mem[16][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N15
dffeas \REGBANK_inst|mem[20][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~8 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~8_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|mem[20][31]~q ))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[16][31]~q ))))

	.dataa(\REGBANK_inst|mem[16][31]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][31]~q ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~8 .lut_mask = 16'hFC22;
defparam \REGBANK_inst|read_data1[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N13
dffeas \REGBANK_inst|mem[24][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N28
cycloneive_lcell_comb \REGBANK_inst|mem[28][31]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][31]~feeder_combout  = \mux_2to1_inst2|salida[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[31]~31_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][31]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N29
dffeas \REGBANK_inst|mem[28][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~9 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~9_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[31]~8_combout  & ((\REGBANK_inst|mem[28][31]~q ))) # (!\REGBANK_inst|read_data1[31]~8_combout  & (\REGBANK_inst|mem[24][31]~q )))) # (!\idata[18]~input_o  & 
// (\REGBANK_inst|read_data1[31]~8_combout ))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[31]~8_combout ),
	.datac(\REGBANK_inst|mem[24][31]~q ),
	.datad(\REGBANK_inst|mem[28][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~9 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~10 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~10_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|read_data1[31]~7_combout )) # (!\idata[16]~input_o  & ((\REGBANK_inst|read_data1[31]~9_combout )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[31]~7_combout ),
	.datad(\REGBANK_inst|read_data1[31]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~10 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~13 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~13_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[31]~10_combout  & ((\REGBANK_inst|read_data1[31]~12_combout ))) # (!\REGBANK_inst|read_data1[31]~10_combout  & (\REGBANK_inst|read_data1[31]~5_combout )))) # 
// (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[31]~10_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|read_data1[31]~5_combout ),
	.datac(\REGBANK_inst|read_data1[31]~12_combout ),
	.datad(\REGBANK_inst|read_data1[31]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~13 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~24 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~24_combout  = (\idata[19]~input_o  & ((\REGBANK_inst|read_data1[31]~13_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[31]~23_combout ))

	.dataa(\idata[19]~input_o ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[31]~23_combout ),
	.datad(\REGBANK_inst|read_data1[31]~13_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~24 .lut_mask = 16'hFA50;
defparam \REGBANK_inst|read_data1[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux0~2 (
// Equation(s):
// \mux_4to1_inst1|Mux0~2_combout  = (\control_inst|WideOr3~4_combout  & (\REGBANK_inst|read_data1[31]~24_combout  & ((\idata[19]~input_o ) # (!\REGBANK_inst|Equal0~0_combout ))))

	.dataa(\idata[19]~input_o ),
	.datab(\REGBANK_inst|Equal0~0_combout ),
	.datac(\control_inst|WideOr3~4_combout ),
	.datad(\REGBANK_inst|read_data1[31]~24_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux0~2 .lut_mask = 16'hB000;
defparam \mux_4to1_inst1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \ddata_r[30]~input (
	.i(ddata_r[30]),
	.ibar(gnd),
	.o(\ddata_r[30]~input_o ));
// synopsys translate_off
defparam \ddata_r[30]~input .bus_hold = "false";
defparam \ddata_r[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N26
cycloneive_lcell_comb \ALUcontrol_inst|WideOr3~0 (
// Equation(s):
// \ALUcontrol_inst|WideOr3~0_combout  = (!\idata[12]~input_o  & ((\idata[30]~input_o  & (!\idata[13]~input_o  & !\idata[14]~input_o )) # (!\idata[30]~input_o  & ((\idata[14]~input_o )))))

	.dataa(\idata[12]~input_o ),
	.datab(\idata[13]~input_o ),
	.datac(\idata[30]~input_o ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|WideOr3~0 .lut_mask = 16'h0510;
defparam \ALUcontrol_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N0
cycloneive_lcell_comb \ALUcontrol_inst|Mux3~1 (
// Equation(s):
// \ALUcontrol_inst|Mux3~1_combout  = (\control_inst|WideOr0~3_combout  & (((\ALUcontrol_inst|WideOr3~0_combout )))) # (!\control_inst|WideOr0~3_combout  & (!\idata[12]~input_o  & (\idata[14]~input_o )))

	.dataa(\idata[12]~input_o ),
	.datab(\idata[14]~input_o ),
	.datac(\ALUcontrol_inst|WideOr3~0_combout ),
	.datad(\control_inst|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux3~1 .lut_mask = 16'hF044;
defparam \ALUcontrol_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N8
cycloneive_lcell_comb \ALU_inst|Mux29~19 (
// Equation(s):
// \ALU_inst|Mux29~19_combout  = (\control_inst|ALUOp[1]~1_combout  & (!\ALUcontrol_inst|Mux0~1_combout  & (\ALUcontrol_inst|Mux2~0_combout  & !\ALUcontrol_inst|Mux3~1_combout )))

	.dataa(\control_inst|ALUOp[1]~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALUcontrol_inst|Mux2~0_combout ),
	.datad(\ALUcontrol_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~19 .lut_mask = 16'h0020;
defparam \ALU_inst|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N6
cycloneive_lcell_comb \ALUcontrol_inst|Mux1~0 (
// Equation(s):
// \ALUcontrol_inst|Mux1~0_combout  = (\idata[30]~input_o  & ((\control_inst|WideOr0~3_combout ) # (\idata[14]~input_o )))

	.dataa(\control_inst|WideOr0~3_combout ),
	.datab(gnd),
	.datac(\idata[30]~input_o ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux1~0 .lut_mask = 16'hF0A0;
defparam \ALUcontrol_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N24
cycloneive_lcell_comb \ALUcontrol_inst|Mux1~1 (
// Equation(s):
// \ALUcontrol_inst|Mux1~1_combout  = (\ALUcontrol_inst|Mux1~0_combout  & (!\idata[13]~input_o  & (\idata[12]~input_o  $ (!\idata[14]~input_o )))) # (!\ALUcontrol_inst|Mux1~0_combout  & (\idata[13]~input_o  & ((!\idata[14]~input_o ))))

	.dataa(\ALUcontrol_inst|Mux1~0_combout ),
	.datab(\idata[13]~input_o ),
	.datac(\idata[12]~input_o ),
	.datad(\idata[14]~input_o ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux1~1 .lut_mask = 16'h2046;
defparam \ALUcontrol_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y58_N30
cycloneive_lcell_comb \ALUcontrol_inst|Mux1~2 (
// Equation(s):
// \ALUcontrol_inst|Mux1~2_combout  = (\control_inst|Decoder0~2_combout  & (((\ALUcontrol_inst|Mux3~0_combout )))) # (!\control_inst|Decoder0~2_combout  & (\control_inst|ALUOp[1]~1_combout  & (\ALUcontrol_inst|Mux1~1_combout )))

	.dataa(\control_inst|ALUOp[1]~1_combout ),
	.datab(\ALUcontrol_inst|Mux1~1_combout ),
	.datac(\control_inst|Decoder0~2_combout ),
	.datad(\ALUcontrol_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux1~2 .lut_mask = 16'hF808;
defparam \ALUcontrol_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N18
cycloneive_lcell_comb \Imm_Gen_inst|Selector1~1 (
// Equation(s):
// \Imm_Gen_inst|Selector1~1_combout  = (\Imm_Gen_inst|Selector1~0_combout  & ((\idata[4]~input_o  & ((\idata[24]~input_o ))) # (!\idata[4]~input_o  & (\idata[11]~input_o ))))

	.dataa(\idata[11]~input_o ),
	.datab(\Imm_Gen_inst|Selector1~0_combout ),
	.datac(\idata[24]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|Selector1~1 .lut_mask = 16'hC088;
defparam \Imm_Gen_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \ddata_r[4]~input (
	.i(ddata_r[4]),
	.ibar(gnd),
	.o(\ddata_r[4]~input_o ));
// synopsys translate_off
defparam \ddata_r[4]~input .bus_hold = "false";
defparam \ddata_r[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N10
cycloneive_lcell_comb \control_inst|ALUOp[1]~2 (
// Equation(s):
// \control_inst|ALUOp[1]~2_combout  = (!\idata[6]~input_o  & \control_inst|ALUOp[1]~0_combout )

	.dataa(\idata[6]~input_o ),
	.datab(gnd),
	.datac(\control_inst|ALUOp[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_inst|ALUOp[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|ALUOp[1]~2 .lut_mask = 16'h5050;
defparam \control_inst|ALUOp[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N5
dffeas \REGBANK_inst|mem[5][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N21
dffeas \REGBANK_inst|mem[7][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N27
dffeas \REGBANK_inst|mem[4][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|mem[6][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[6][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[6][0]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N17
dffeas \REGBANK_inst|mem[6][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~12 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~12_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][0]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][0]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][0]~q ),
	.datad(\REGBANK_inst|mem[6][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~12 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~13 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~13_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[0]~12_combout  & ((\REGBANK_inst|mem[7][0]~q ))) # (!\REGBANK_inst|read_data2[0]~12_combout  & (\REGBANK_inst|mem[5][0]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~12_combout ))))

	.dataa(\REGBANK_inst|mem[5][0]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][0]~q ),
	.datad(\REGBANK_inst|read_data2[0]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~13 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|mem[3][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[3][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[3][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N3
dffeas \REGBANK_inst|mem[3][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|mem[2][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[2][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N9
dffeas \REGBANK_inst|mem[2][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N31
dffeas \REGBANK_inst|mem[0][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N17
dffeas \REGBANK_inst|mem[1][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~14 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~14_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[1][0]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][0]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][0]~q ),
	.datad(\REGBANK_inst|mem[1][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~14 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~15 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~15_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[0]~14_combout  & (\REGBANK_inst|mem[3][0]~q )) # (!\REGBANK_inst|read_data2[0]~14_combout  & ((\REGBANK_inst|mem[2][0]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~14_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[3][0]~q ),
	.datac(\REGBANK_inst|mem[2][0]~q ),
	.datad(\REGBANK_inst|read_data2[0]~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~15 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~16 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~16_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|read_data2[0]~13_combout )) # (!\idata[22]~input_o  & ((\REGBANK_inst|read_data2[0]~15_combout )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[0]~13_combout ),
	.datad(\REGBANK_inst|read_data2[0]~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~16 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N5
dffeas \REGBANK_inst|mem[10][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N7
dffeas \REGBANK_inst|mem[11][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N5
dffeas \REGBANK_inst|mem[8][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N23
dffeas \REGBANK_inst|mem[9][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~10 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~10_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][0]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][0]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][0]~q ),
	.datad(\REGBANK_inst|mem[9][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~10 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~11 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~11_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[0]~10_combout  & ((\REGBANK_inst|mem[11][0]~q ))) # (!\REGBANK_inst|read_data2[0]~10_combout  & (\REGBANK_inst|mem[10][0]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~10_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[10][0]~q ),
	.datac(\REGBANK_inst|mem[11][0]~q ),
	.datad(\REGBANK_inst|read_data2[0]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~11 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y54_N13
dffeas \REGBANK_inst|mem[15][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N21
dffeas \REGBANK_inst|mem[14][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N3
dffeas \REGBANK_inst|mem[12][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~17 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~17_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[14][0]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[12][0]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][0]~q ),
	.datad(\REGBANK_inst|mem[12][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~17 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~18 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~18_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[0]~17_combout  & ((\REGBANK_inst|mem[15][0]~q ))) # (!\REGBANK_inst|read_data2[0]~17_combout  & (\REGBANK_inst|mem[13][0]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~17_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[13][0]~q ),
	.datac(\REGBANK_inst|mem[15][0]~q ),
	.datad(\REGBANK_inst|read_data2[0]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~18 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~19 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~19_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[0]~16_combout  & ((\REGBANK_inst|read_data2[0]~18_combout ))) # (!\REGBANK_inst|read_data2[0]~16_combout  & (\REGBANK_inst|read_data2[0]~11_combout )))) # 
// (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[0]~16_combout ))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[0]~16_combout ),
	.datac(\REGBANK_inst|read_data2[0]~11_combout ),
	.datad(\REGBANK_inst|read_data2[0]~18_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~19 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N1
dffeas \REGBANK_inst|mem[27][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N5
dffeas \REGBANK_inst|mem[31][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneive_lcell_comb \REGBANK_inst|mem[23][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N5
dffeas \REGBANK_inst|mem[23][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N29
dffeas \REGBANK_inst|mem[19][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~7 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~7_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[23][0]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[19][0]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[23][0]~q ),
	.datad(\REGBANK_inst|mem[19][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~7 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~8 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~8_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[0]~7_combout  & ((\REGBANK_inst|mem[31][0]~q ))) # (!\REGBANK_inst|read_data2[0]~7_combout  & (\REGBANK_inst|mem[27][0]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~7_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[27][0]~q ),
	.datac(\REGBANK_inst|mem[31][0]~q ),
	.datad(\REGBANK_inst|read_data2[0]~7_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~8 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|mem[22][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N29
dffeas \REGBANK_inst|mem[22][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneive_lcell_comb \REGBANK_inst|mem[26][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N5
dffeas \REGBANK_inst|mem[26][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N17
dffeas \REGBANK_inst|mem[18][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~0 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~0_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|mem[26][0]~q ) # ((\idata[22]~input_o )))) # (!\idata[23]~input_o  & (((\REGBANK_inst|mem[18][0]~q  & !\idata[22]~input_o ))))

	.dataa(\REGBANK_inst|mem[26][0]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][0]~q ),
	.datad(\idata[22]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~0 .lut_mask = 16'hCCB8;
defparam \REGBANK_inst|read_data2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N15
dffeas \REGBANK_inst|mem[30][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~1 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~1_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[0]~0_combout  & ((\REGBANK_inst|mem[30][0]~q ))) # (!\REGBANK_inst|read_data2[0]~0_combout  & (\REGBANK_inst|mem[22][0]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~0_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[22][0]~q ),
	.datac(\REGBANK_inst|read_data2[0]~0_combout ),
	.datad(\REGBANK_inst|mem[30][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~1 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|mem[25][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N13
dffeas \REGBANK_inst|mem[25][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N11
dffeas \REGBANK_inst|mem[29][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N17
dffeas \REGBANK_inst|mem[17][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N29
dffeas \REGBANK_inst|mem[21][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~2 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~2_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][0]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][0]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][0]~q ),
	.datad(\REGBANK_inst|mem[21][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~2 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~3 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~3_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[0]~2_combout  & ((\REGBANK_inst|mem[29][0]~q ))) # (!\REGBANK_inst|read_data2[0]~2_combout  & (\REGBANK_inst|mem[25][0]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~2_combout ))))

	.dataa(\REGBANK_inst|mem[25][0]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][0]~q ),
	.datad(\REGBANK_inst|read_data2[0]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~3 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y54_N5
dffeas \REGBANK_inst|mem[28][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N17
dffeas \REGBANK_inst|mem[20][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[0]~0_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N30
cycloneive_lcell_comb \REGBANK_inst|mem[16][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N31
dffeas \REGBANK_inst|mem[16][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N20
cycloneive_lcell_comb \REGBANK_inst|mem[24][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[24][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N21
dffeas \REGBANK_inst|mem[24][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~4 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~4_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[24][0]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][0]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][0]~q ),
	.datad(\REGBANK_inst|mem[24][0]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~4 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~5 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~5_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[0]~4_combout  & (\REGBANK_inst|mem[28][0]~q )) # (!\REGBANK_inst|read_data2[0]~4_combout  & ((\REGBANK_inst|mem[20][0]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[0]~4_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][0]~q ),
	.datac(\REGBANK_inst|mem[20][0]~q ),
	.datad(\REGBANK_inst|read_data2[0]~4_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~5 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~6 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~6_combout  = (\idata[21]~input_o  & (((\idata[20]~input_o )))) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|read_data2[0]~3_combout )) # (!\idata[20]~input_o  & ((\REGBANK_inst|read_data2[0]~5_combout )))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[0]~3_combout ),
	.datac(\idata[20]~input_o ),
	.datad(\REGBANK_inst|read_data2[0]~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~6 .lut_mask = 16'hE5E0;
defparam \REGBANK_inst|read_data2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~9 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~9_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[0]~6_combout  & (\REGBANK_inst|read_data2[0]~8_combout )) # (!\REGBANK_inst|read_data2[0]~6_combout  & ((\REGBANK_inst|read_data2[0]~1_combout ))))) # 
// (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[0]~6_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[0]~8_combout ),
	.datac(\REGBANK_inst|read_data2[0]~1_combout ),
	.datad(\REGBANK_inst|read_data2[0]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~9 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[0]~20 (
// Equation(s):
// \REGBANK_inst|read_data2[0]~20_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[0]~9_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[0]~19_combout )))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[0]~19_combout ),
	.datad(\REGBANK_inst|read_data2[0]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[0]~20 .lut_mask = 16'hBA10;
defparam \REGBANK_inst|read_data2[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N12
cycloneive_lcell_comb \mux_2to1_inst1|salida[0]~54 (
// Equation(s):
// \mux_2to1_inst1|salida[0]~54_combout  = (\control_inst|WideOr1~3_combout  & (\control_inst|ALUOp[1]~2_combout  & (\Imm_Gen_inst|Selector5~0_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[0]~20_combout ))))

	.dataa(\control_inst|ALUOp[1]~2_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\Imm_Gen_inst|Selector5~0_combout ),
	.datad(\REGBANK_inst|read_data2[0]~20_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[0]~54 .lut_mask = 16'hB380;
defparam \mux_2to1_inst1|salida[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \ddata_r[7]~input (
	.i(ddata_r[7]),
	.ibar(gnd),
	.o(\ddata_r[7]~input_o ));
// synopsys translate_off
defparam \ddata_r[7]~input .bus_hold = "false";
defparam \ddata_r[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \ddata_r[11]~input (
	.i(ddata_r[11]),
	.ibar(gnd),
	.o(\ddata_r[11]~input_o ));
// synopsys translate_off
defparam \ddata_r[11]~input .bus_hold = "false";
defparam \ddata_r[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \ddata_r[18]~input (
	.i(ddata_r[18]),
	.ibar(gnd),
	.o(\ddata_r[18]~input_o ));
// synopsys translate_off
defparam \ddata_r[18]~input .bus_hold = "false";
defparam \ddata_r[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N8
cycloneive_lcell_comb \Imm_Gen_inst|Selector2~0 (
// Equation(s):
// \Imm_Gen_inst|Selector2~0_combout  = (\Imm_Gen_inst|Selector1~0_combout  & ((\idata[4]~input_o  & ((\idata[23]~input_o ))) # (!\idata[4]~input_o  & (\idata[10]~input_o ))))

	.dataa(\idata[10]~input_o ),
	.datab(\Imm_Gen_inst|Selector1~0_combout ),
	.datac(\idata[23]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|Selector2~0 .lut_mask = 16'hC088;
defparam \Imm_Gen_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \ddata_r[3]~input (
	.i(ddata_r[3]),
	.ibar(gnd),
	.o(\ddata_r[3]~input_o ));
// synopsys translate_off
defparam \ddata_r[3]~input .bus_hold = "false";
defparam \ddata_r[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N22
cycloneive_lcell_comb \ALUcontrol_inst|Mux3~2 (
// Equation(s):
// \ALUcontrol_inst|Mux3~2_combout  = (\control_inst|Decoder0~2_combout  & (((\ALUcontrol_inst|Mux3~0_combout )))) # (!\control_inst|Decoder0~2_combout  & (\ALUcontrol_inst|Mux3~1_combout  & (\control_inst|ALUOp[1]~1_combout )))

	.dataa(\ALUcontrol_inst|Mux3~1_combout ),
	.datab(\control_inst|ALUOp[1]~1_combout ),
	.datac(\control_inst|Decoder0~2_combout ),
	.datad(\ALUcontrol_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux3~2 .lut_mask = 16'hF808;
defparam \ALUcontrol_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \idata[28]~input (
	.i(idata[28]),
	.ibar(gnd),
	.o(\idata[28]~input_o ));
// synopsys translate_off
defparam \idata[28]~input .bus_hold = "false";
defparam \idata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \ddata_r[8]~input (
	.i(ddata_r[8]),
	.ibar(gnd),
	.o(\ddata_r[8]~input_o ));
// synopsys translate_off
defparam \ddata_r[8]~input .bus_hold = "false";
defparam \ddata_r[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight0~49 (
// Equation(s):
// \ALU_inst|ShiftRight0~49_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\control_inst|WideOr1~3_combout  & (!\Imm_Gen_inst|Selector2~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((!\REGBANK_inst|read_data2[3]~83_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\Imm_Gen_inst|Selector2~0_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[3]~83_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~49 .lut_mask = 16'h202A;
defparam \ALU_inst|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \ddata_r[25]~input (
	.i(ddata_r[25]),
	.ibar(gnd),
	.o(\ddata_r[25]~input_o ));
// synopsys translate_off
defparam \ddata_r[25]~input .bus_hold = "false";
defparam \ddata_r[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \ddata_r[28]~input (
	.i(ddata_r[28]),
	.ibar(gnd),
	.o(\ddata_r[28]~input_o ));
// synopsys translate_off
defparam \ddata_r[28]~input .bus_hold = "false";
defparam \ddata_r[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \ddata_r[29]~input (
	.i(ddata_r[29]),
	.ibar(gnd),
	.o(\ddata_r[29]~input_o ));
// synopsys translate_off
defparam \ddata_r[29]~input .bus_hold = "false";
defparam \ddata_r[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[31]~468 (
// Equation(s):
// \REGBANK_inst|read_data1[31]~468_combout  = (\idata[19]~input_o  & (((\REGBANK_inst|read_data1[31]~13_combout )))) # (!\idata[19]~input_o  & (!\REGBANK_inst|Equal0~0_combout  & (\REGBANK_inst|read_data1[31]~23_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(\REGBANK_inst|Equal0~0_combout ),
	.datac(\REGBANK_inst|read_data1[31]~23_combout ),
	.datad(\REGBANK_inst|read_data1[31]~13_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[31]~468_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[31]~468 .lut_mask = 16'hBA10;
defparam \REGBANK_inst|read_data1[31]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N28
cycloneive_lcell_comb \ALU_inst|ShiftRight0~41 (
// Equation(s):
// \ALU_inst|ShiftRight0~41_combout  = (\control_inst|WideOr3~4_combout  & (\REGBANK_inst|read_data1[31]~468_combout  & (!\mux_2to1_inst1|salida[0]~54_combout  & \mux_2to1_inst1|salida[1]~53_combout )))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\REGBANK_inst|read_data1[31]~468_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~41 .lut_mask = 16'h0800;
defparam \ALU_inst|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N8
cycloneive_lcell_comb \REGBANK_inst|mem[28][30]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][30]~feeder_combout  = \mux_2to1_inst2|salida[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[30]~30_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][30]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N9
dffeas \REGBANK_inst|mem[28][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N21
dffeas \REGBANK_inst|mem[20][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N3
dffeas \REGBANK_inst|mem[24][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N24
cycloneive_lcell_comb \REGBANK_inst|mem[16][30]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][30]~feeder_combout  = \mux_2to1_inst2|salida[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[30]~30_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][30]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N25
dffeas \REGBANK_inst|mem[16][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~29 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~29_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[24][30]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][30]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[24][30]~q ),
	.datad(\REGBANK_inst|mem[16][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~29 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~30 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~30_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[30]~29_combout  & (\REGBANK_inst|mem[28][30]~q )) # (!\REGBANK_inst|read_data1[30]~29_combout  & ((\REGBANK_inst|mem[20][30]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~29_combout ))))

	.dataa(\REGBANK_inst|mem[28][30]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][30]~q ),
	.datad(\REGBANK_inst|read_data1[30]~29_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~30 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N25
dffeas \REGBANK_inst|mem[29][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N3
dffeas \REGBANK_inst|mem[25][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N11
dffeas \REGBANK_inst|mem[21][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N1
dffeas \REGBANK_inst|mem[17][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~27 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~27_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[21][30]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][30]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[21][30]~q ),
	.datad(\REGBANK_inst|mem[17][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~27 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~28 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~28_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[30]~27_combout  & (\REGBANK_inst|mem[29][30]~q )) # (!\REGBANK_inst|read_data1[30]~27_combout  & ((\REGBANK_inst|mem[25][30]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~27_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[29][30]~q ),
	.datac(\REGBANK_inst|mem[25][30]~q ),
	.datad(\REGBANK_inst|read_data1[30]~27_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~28 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~31 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~31_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|read_data1[30]~28_combout )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & (\REGBANK_inst|read_data1[30]~30_combout )))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[30]~30_combout ),
	.datad(\REGBANK_inst|read_data1[30]~28_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~31 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N27
dffeas \REGBANK_inst|mem[31][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y52_N25
dffeas \REGBANK_inst|mem[27][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y52_N11
dffeas \REGBANK_inst|mem[23][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|mem[19][30]~feeder (
// Equation(s):
// \REGBANK_inst|mem[19][30]~feeder_combout  = \mux_2to1_inst2|salida[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[19][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[19][30]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[19][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N23
dffeas \REGBANK_inst|mem[19][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~32 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~32_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[23][30]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[19][30]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[23][30]~q ),
	.datad(\REGBANK_inst|mem[19][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~32 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~33 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~33_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[30]~32_combout  & (\REGBANK_inst|mem[31][30]~q )) # (!\REGBANK_inst|read_data1[30]~32_combout  & ((\REGBANK_inst|mem[27][30]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~32_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[31][30]~q ),
	.datac(\REGBANK_inst|mem[27][30]~q ),
	.datad(\REGBANK_inst|read_data1[30]~32_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~33 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N1
dffeas \REGBANK_inst|mem[30][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N25
dffeas \REGBANK_inst|mem[22][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N19
dffeas \REGBANK_inst|mem[26][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N3
dffeas \REGBANK_inst|mem[18][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~25 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~25_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][30]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][30]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][30]~q ),
	.datad(\REGBANK_inst|mem[18][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~25 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~26 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~26_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[30]~25_combout  & (\REGBANK_inst|mem[30][30]~q )) # (!\REGBANK_inst|read_data1[30]~25_combout  & ((\REGBANK_inst|mem[22][30]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~25_combout ))))

	.dataa(\REGBANK_inst|mem[30][30]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][30]~q ),
	.datad(\REGBANK_inst|read_data1[30]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~26 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~34 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~34_combout  = (\REGBANK_inst|read_data1[30]~31_combout  & (((\REGBANK_inst|read_data1[30]~33_combout )) # (!\idata[16]~input_o ))) # (!\REGBANK_inst|read_data1[30]~31_combout  & (\idata[16]~input_o  & 
// ((\REGBANK_inst|read_data1[30]~26_combout ))))

	.dataa(\REGBANK_inst|read_data1[30]~31_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[30]~33_combout ),
	.datad(\REGBANK_inst|read_data1[30]~26_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~34 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data1[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~450 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~450_combout  = (\idata[19]~input_o  & ((\REGBANK_inst|read_data1[30]~34_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[30]~44_combout ))

	.dataa(\idata[19]~input_o ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[30]~44_combout ),
	.datad(\REGBANK_inst|read_data1[30]~34_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~450_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~450 .lut_mask = 16'hFA50;
defparam \REGBANK_inst|read_data1[30]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight1~5 (
// Equation(s):
// \ALU_inst|ShiftRight1~5_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[30]~450_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[29]~65_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[29]~65_combout ),
	.datad(\REGBANK_inst|read_data1[30]~450_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~5 .lut_mask = 16'hFA50;
defparam \ALU_inst|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight0~42 (
// Equation(s):
// \ALU_inst|ShiftRight0~42_combout  = (\ALU_inst|ShiftRight0~41_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftRight1~5_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|ShiftRight0~41_combout ),
	.datad(\ALU_inst|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~42 .lut_mask = 16'hF2F0;
defparam \ALU_inst|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~145 (
// Equation(s):
// \ALU_inst|ShiftLeft0~145_combout  = (!\mux_2to1_inst1|salida[3]~50_combout  & ((\control_inst|WideOr1~3_combout  & (!\Imm_Gen_inst|Selector3~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((!\REGBANK_inst|read_data2[2]~62_combout )))))

	.dataa(\Imm_Gen_inst|Selector3~0_combout ),
	.datab(\REGBANK_inst|read_data2[2]~62_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\mux_2to1_inst1|salida[3]~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~145_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~145 .lut_mask = 16'h0053;
defparam \ALU_inst|ShiftLeft0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N10
cycloneive_lcell_comb \ALUcontrol_inst|Mux2~2 (
// Equation(s):
// \ALUcontrol_inst|Mux2~2_combout  = (!\control_inst|Decoder0~2_combout  & (\ALUcontrol_inst|Mux2~0_combout  & \control_inst|ALUOp[1]~1_combout ))

	.dataa(\control_inst|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\ALUcontrol_inst|Mux2~0_combout ),
	.datad(\control_inst|ALUOp[1]~1_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux2~2 .lut_mask = 16'h5000;
defparam \ALUcontrol_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N0
cycloneive_lcell_comb \ALUcontrol_inst|Mux3~3 (
// Equation(s):
// \ALUcontrol_inst|Mux3~3_combout  = (\ALUcontrol_inst|Mux3~0_combout  & \control_inst|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\ALUcontrol_inst|Mux3~0_combout ),
	.datac(gnd),
	.datad(\control_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\ALUcontrol_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUcontrol_inst|Mux3~3 .lut_mask = 16'hCC00;
defparam \ALUcontrol_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N22
cycloneive_lcell_comb \ALU_inst|Mux29~12 (
// Equation(s):
// \ALU_inst|Mux29~12_combout  = (\ALUcontrol_inst|Mux2~2_combout  & (((\ALUcontrol_inst|Mux0~1_combout ) # (!\ALUcontrol_inst|Mux3~1_combout )))) # (!\ALUcontrol_inst|Mux2~2_combout  & (\ALUcontrol_inst|Mux3~3_combout  & (\ALUcontrol_inst|Mux0~1_combout )))

	.dataa(\ALUcontrol_inst|Mux2~2_combout ),
	.datab(\ALUcontrol_inst|Mux3~3_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALUcontrol_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~12 .lut_mask = 16'hE0EA;
defparam \ALU_inst|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N20
cycloneive_lcell_comb \ALU_inst|Mux1~0 (
// Equation(s):
// \ALU_inst|Mux1~0_combout  = (\ALU_inst|Mux29~12_combout  & \ALUcontrol_inst|Mux1~2_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALUcontrol_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~0 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N18
cycloneive_lcell_comb \ALU_inst|Mux14~6 (
// Equation(s):
// \ALU_inst|Mux14~6_combout  = (!\ALU_inst|Mux29~19_combout  & !\ALUcontrol_inst|Mux1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_inst|Mux29~19_combout ),
	.datad(\ALUcontrol_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~6 .lut_mask = 16'h000F;
defparam \ALU_inst|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N30
cycloneive_lcell_comb \REGBANK_inst|mem[15][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][29]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N31
dffeas \REGBANK_inst|mem[15][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N28
cycloneive_lcell_comb \REGBANK_inst|mem[14][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][29]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[14][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y58_N29
dffeas \REGBANK_inst|mem[14][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N31
dffeas \REGBANK_inst|mem[12][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N13
dffeas \REGBANK_inst|mem[13][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~626 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~626_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[13][29]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][29]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][29]~q ),
	.datad(\REGBANK_inst|mem[13][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~626_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~626 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[29]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~627 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~627_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[29]~626_combout  & (\REGBANK_inst|mem[15][29]~q )) # (!\REGBANK_inst|read_data2[29]~626_combout  & ((\REGBANK_inst|mem[14][29]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[29]~626_combout ))))

	.dataa(\REGBANK_inst|mem[15][29]~q ),
	.datab(\REGBANK_inst|mem[14][29]~q ),
	.datac(\idata[21]~input_o ),
	.datad(\REGBANK_inst|read_data2[29]~626_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~627_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~627 .lut_mask = 16'hAFC0;
defparam \REGBANK_inst|read_data2[29]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N31
dffeas \REGBANK_inst|mem[6][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N7
dffeas \REGBANK_inst|mem[7][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N21
dffeas \REGBANK_inst|mem[4][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N13
dffeas \REGBANK_inst|mem[5][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~619 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~619_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[5][29]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][29]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][29]~q ),
	.datad(\REGBANK_inst|mem[5][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~619_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~619 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[29]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~620 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~620_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[29]~619_combout  & ((\REGBANK_inst|mem[7][29]~q ))) # (!\REGBANK_inst|read_data2[29]~619_combout  & (\REGBANK_inst|mem[6][29]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[29]~619_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[6][29]~q ),
	.datac(\REGBANK_inst|mem[7][29]~q ),
	.datad(\REGBANK_inst|read_data2[29]~619_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~620_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~620 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[29]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N5
dffeas \REGBANK_inst|mem[1][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y55_N31
dffeas \REGBANK_inst|mem[3][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N9
dffeas \REGBANK_inst|mem[0][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|mem[2][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[2][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][29]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N7
dffeas \REGBANK_inst|mem[2][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~623 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~623_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][29]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][29]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][29]~q ),
	.datad(\REGBANK_inst|mem[2][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~623_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~623 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[29]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~624 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~624_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[29]~623_combout  & ((\REGBANK_inst|mem[3][29]~q ))) # (!\REGBANK_inst|read_data2[29]~623_combout  & (\REGBANK_inst|mem[1][29]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[29]~623_combout ))))

	.dataa(\REGBANK_inst|mem[1][29]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[3][29]~q ),
	.datad(\REGBANK_inst|read_data2[29]~623_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~624_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~624 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[29]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N3
dffeas \REGBANK_inst|mem[8][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N29
dffeas \REGBANK_inst|mem[10][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~621 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~621_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][29]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][29]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][29]~q ),
	.datad(\REGBANK_inst|mem[10][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~621_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~621 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[29]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N9
dffeas \REGBANK_inst|mem[11][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N27
dffeas \REGBANK_inst|mem[9][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~622 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~622_combout  = (\REGBANK_inst|read_data2[29]~621_combout  & (((\REGBANK_inst|mem[11][29]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[29]~621_combout  & (\idata[20]~input_o  & ((\REGBANK_inst|mem[9][29]~q ))))

	.dataa(\REGBANK_inst|read_data2[29]~621_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[11][29]~q ),
	.datad(\REGBANK_inst|mem[9][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~622_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~622 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[29]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~625 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~625_combout  = (\idata[23]~input_o  & (((\REGBANK_inst|read_data2[29]~622_combout ) # (\idata[22]~input_o )))) # (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[29]~624_combout  & ((!\idata[22]~input_o ))))

	.dataa(\REGBANK_inst|read_data2[29]~624_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[29]~622_combout ),
	.datad(\idata[22]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~625_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~625 .lut_mask = 16'hCCE2;
defparam \REGBANK_inst|read_data2[29]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~628 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~628_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[29]~625_combout  & (\REGBANK_inst|read_data2[29]~627_combout )) # (!\REGBANK_inst|read_data2[29]~625_combout  & ((\REGBANK_inst|read_data2[29]~620_combout ))))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[29]~625_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[29]~627_combout ),
	.datac(\REGBANK_inst|read_data2[29]~620_combout ),
	.datad(\REGBANK_inst|read_data2[29]~625_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~628_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~628 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[29]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|mem[21][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[29]~29_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][29]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N29
dffeas \REGBANK_inst|mem[21][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N29
dffeas \REGBANK_inst|mem[17][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|mem[25][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[29]~29_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][29]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N15
dffeas \REGBANK_inst|mem[25][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~609 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~609_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[25][29]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][29]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][29]~q ),
	.datad(\REGBANK_inst|mem[25][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~609_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~609 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[29]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~610 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~610_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[29]~609_combout  & ((\REGBANK_inst|mem[29][29]~q ))) # (!\REGBANK_inst|read_data2[29]~609_combout  & (\REGBANK_inst|mem[21][29]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[29]~609_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][29]~q ),
	.datac(\REGBANK_inst|mem[29][29]~q ),
	.datad(\REGBANK_inst|read_data2[29]~609_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~610_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~610 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[29]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|mem[31][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[31][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[29]~29_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[31][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[31][29]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[31][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N21
dffeas \REGBANK_inst|mem[31][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[31][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N25
dffeas \REGBANK_inst|mem[23][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N27
dffeas \REGBANK_inst|mem[27][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|mem[19][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[19][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[29]~29_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[19][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[19][29]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[19][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N17
dffeas \REGBANK_inst|mem[19][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[19][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~616 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~616_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|mem[27][29]~q )) # (!\idata[23]~input_o  & ((\REGBANK_inst|mem[19][29]~q )))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[27][29]~q ),
	.datad(\REGBANK_inst|mem[19][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~616_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~616 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[29]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~617 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~617_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[29]~616_combout  & (\REGBANK_inst|mem[31][29]~q )) # (!\REGBANK_inst|read_data2[29]~616_combout  & ((\REGBANK_inst|mem[23][29]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[29]~616_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[31][29]~q ),
	.datac(\REGBANK_inst|mem[23][29]~q ),
	.datad(\REGBANK_inst|read_data2[29]~616_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~617_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~617 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[29]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N13
dffeas \REGBANK_inst|mem[26][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N9
dffeas \REGBANK_inst|mem[18][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N31
dffeas \REGBANK_inst|mem[22][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~611 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~611_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[22][29]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][29]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][29]~q ),
	.datad(\REGBANK_inst|mem[22][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~611_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~611 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[29]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N3
dffeas \REGBANK_inst|mem[30][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~612 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~612_combout  = (\REGBANK_inst|read_data2[29]~611_combout  & (((\REGBANK_inst|mem[30][29]~q ) # (!\idata[23]~input_o )))) # (!\REGBANK_inst|read_data2[29]~611_combout  & (\REGBANK_inst|mem[26][29]~q  & ((\idata[23]~input_o ))))

	.dataa(\REGBANK_inst|mem[26][29]~q ),
	.datab(\REGBANK_inst|read_data2[29]~611_combout ),
	.datac(\REGBANK_inst|mem[30][29]~q ),
	.datad(\idata[23]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~612_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~612 .lut_mask = 16'hE2CC;
defparam \REGBANK_inst|read_data2[29]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N0
cycloneive_lcell_comb \REGBANK_inst|mem[28][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][29]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[28][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N1
dffeas \REGBANK_inst|mem[28][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N9
dffeas \REGBANK_inst|mem[24][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N20
cycloneive_lcell_comb \REGBANK_inst|mem[16][29]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][29]~feeder_combout  = \mux_2to1_inst2|salida[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[29]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][29]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[16][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N21
dffeas \REGBANK_inst|mem[16][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N23
dffeas \REGBANK_inst|mem[20][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~613 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~613_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o )))) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][29]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][29]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[16][29]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|mem[20][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~613_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~613 .lut_mask = 16'hF4A4;
defparam \REGBANK_inst|read_data2[29]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~614 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~614_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[29]~613_combout  & (\REGBANK_inst|mem[28][29]~q )) # (!\REGBANK_inst|read_data2[29]~613_combout  & ((\REGBANK_inst|mem[24][29]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[29]~613_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[28][29]~q ),
	.datac(\REGBANK_inst|mem[24][29]~q ),
	.datad(\REGBANK_inst|read_data2[29]~613_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~614_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~614 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[29]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~615 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~615_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[29]~612_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|read_data2[29]~614_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[29]~612_combout ),
	.datad(\REGBANK_inst|read_data2[29]~614_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~615_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~615 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[29]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~618 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~618_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[29]~615_combout  & ((\REGBANK_inst|read_data2[29]~617_combout ))) # (!\REGBANK_inst|read_data2[29]~615_combout  & (\REGBANK_inst|read_data2[29]~610_combout )))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[29]~615_combout ))))

	.dataa(\REGBANK_inst|read_data2[29]~610_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[29]~617_combout ),
	.datad(\REGBANK_inst|read_data2[29]~615_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~618_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~618 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[29]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[29]~629 (
// Equation(s):
// \REGBANK_inst|read_data2[29]~629_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[29]~618_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[29]~628_combout )))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[29]~628_combout ),
	.datad(\REGBANK_inst|read_data2[29]~618_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[29]~629_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[29]~629 .lut_mask = 16'hBA10;
defparam \REGBANK_inst|read_data2[29]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N14
cycloneive_lcell_comb \mux_2to1_inst1|salida[29]~57 (
// Equation(s):
// \mux_2to1_inst1|salida[29]~57_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[29]~629_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\idata[31]~input_o ),
	.datad(\REGBANK_inst|read_data2[29]~629_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[29]~57 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N8
cycloneive_lcell_comb \ALU_inst|Mux3~2 (
// Equation(s):
// \ALU_inst|Mux3~2_combout  = (\ALUcontrol_inst|Mux0~1_combout  & (((\ALUcontrol_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & ((\ALU_inst|ShiftLeft0~21_combout ) # ((\mux_2to1_inst1|salida[4]~49_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALU_inst|ShiftLeft0~21_combout ),
	.datac(\mux_2to1_inst1|salida[4]~49_combout ),
	.datad(\ALUcontrol_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~2 .lut_mask = 16'hFE54;
defparam \ALU_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~47 (
// Equation(s):
// \ALU_inst|ShiftRight0~47_combout  = (!\mux_2to1_inst1|salida[2]~51_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & !\mux_2to1_inst1|salida[3]~50_combout ))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_2to1_inst1|salida[3]~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~47 .lut_mask = 16'h0005;
defparam \ALU_inst|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight1~60 (
// Equation(s):
// \ALU_inst|ShiftRight1~60_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight0~47_combout  & ((\ALU_inst|ShiftRight1~5_combout ))) # (!\ALU_inst|ShiftRight0~47_combout  & (\REGBANK_inst|read_data1[31]~24_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftRight0~47_combout ),
	.datac(\REGBANK_inst|read_data1[31]~24_combout ),
	.datad(\ALU_inst|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~60 .lut_mask = 16'hA820;
defparam \ALU_inst|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N22
cycloneive_lcell_comb \ALU_inst|Mux2~6 (
// Equation(s):
// \ALU_inst|Mux2~6_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[29]~57_combout ) # ((\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux3~2_combout  & \ALU_inst|ShiftRight1~60_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[29]~57_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~6 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux2~2 (
// Equation(s):
// \mux_4to1_inst1|Mux2~2_combout  = (\REGBANK_inst|read_data1[29]~65_combout  & (\control_inst|WideOr3~4_combout  & ((\idata[19]~input_o ) # (!\REGBANK_inst|Equal0~0_combout ))))

	.dataa(\idata[19]~input_o ),
	.datab(\REGBANK_inst|read_data1[29]~65_combout ),
	.datac(\REGBANK_inst|Equal0~0_combout ),
	.datad(\control_inst|WideOr3~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux2~2 .lut_mask = 16'h8C00;
defparam \mux_4to1_inst1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N21
dffeas \REGBANK_inst|mem[22][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N27
dffeas \REGBANK_inst|mem[30][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N23
dffeas \REGBANK_inst|mem[26][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~588 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~588_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[26][28]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][28]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][28]~q ),
	.datad(\REGBANK_inst|mem[26][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~588_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~588 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[28]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~589 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~589_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[28]~588_combout  & ((\REGBANK_inst|mem[30][28]~q ))) # (!\REGBANK_inst|read_data2[28]~588_combout  & (\REGBANK_inst|mem[22][28]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[28]~588_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[22][28]~q ),
	.datac(\REGBANK_inst|mem[30][28]~q ),
	.datad(\REGBANK_inst|read_data2[28]~588_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~589_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~589 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[28]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N9
dffeas \REGBANK_inst|mem[27][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N21
dffeas \REGBANK_inst|mem[31][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N7
dffeas \REGBANK_inst|mem[19][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y52_N23
dffeas \REGBANK_inst|mem[23][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~595 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~595_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][28]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][28]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][28]~q ),
	.datad(\REGBANK_inst|mem[23][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~595_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~595 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[28]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~596 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~596_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[28]~595_combout  & ((\REGBANK_inst|mem[31][28]~q ))) # (!\REGBANK_inst|read_data2[28]~595_combout  & (\REGBANK_inst|mem[27][28]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[28]~595_combout ))))

	.dataa(\REGBANK_inst|mem[27][28]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[31][28]~q ),
	.datad(\REGBANK_inst|read_data2[28]~595_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~596_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~596 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[28]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N4
cycloneive_lcell_comb \REGBANK_inst|mem[28][28]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][28]~feeder_combout  = \mux_2to1_inst2|salida[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[28]~28_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][28]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N5
dffeas \REGBANK_inst|mem[28][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N1
dffeas \REGBANK_inst|mem[20][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N12
cycloneive_lcell_comb \REGBANK_inst|mem[16][28]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][28]~feeder_combout  = \mux_2to1_inst2|salida[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[28]~28_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][28]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y57_N13
dffeas \REGBANK_inst|mem[16][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N27
dffeas \REGBANK_inst|mem[24][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~592 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~592_combout  = (\idata[22]~input_o  & (((\idata[23]~input_o )))) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[24][28]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[16][28]~q ))))

	.dataa(\REGBANK_inst|mem[16][28]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\idata[23]~input_o ),
	.datad(\REGBANK_inst|mem[24][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~592_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~592 .lut_mask = 16'hF2C2;
defparam \REGBANK_inst|read_data2[28]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~593 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~593_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[28]~592_combout  & (\REGBANK_inst|mem[28][28]~q )) # (!\REGBANK_inst|read_data2[28]~592_combout  & ((\REGBANK_inst|mem[20][28]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[28]~592_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][28]~q ),
	.datac(\REGBANK_inst|mem[20][28]~q ),
	.datad(\REGBANK_inst|read_data2[28]~592_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~593_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~593 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[28]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N17
dffeas \REGBANK_inst|mem[25][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N19
dffeas \REGBANK_inst|mem[29][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N25
dffeas \REGBANK_inst|mem[17][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|mem[21][28]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][28]~feeder_combout  = \mux_2to1_inst2|salida[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][28]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[21][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N11
dffeas \REGBANK_inst|mem[21][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~590 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~590_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[21][28]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][28]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][28]~q ),
	.datad(\REGBANK_inst|mem[21][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~590_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~590 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[28]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~591 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~591_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[28]~590_combout  & ((\REGBANK_inst|mem[29][28]~q ))) # (!\REGBANK_inst|read_data2[28]~590_combout  & (\REGBANK_inst|mem[25][28]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[28]~590_combout ))))

	.dataa(\REGBANK_inst|mem[25][28]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][28]~q ),
	.datad(\REGBANK_inst|read_data2[28]~590_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~591_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~591 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[28]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~594 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~594_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[28]~591_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[28]~593_combout )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[28]~593_combout ),
	.datad(\REGBANK_inst|read_data2[28]~591_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~594_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~594 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[28]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~597 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~597_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[28]~594_combout  & ((\REGBANK_inst|read_data2[28]~596_combout ))) # (!\REGBANK_inst|read_data2[28]~594_combout  & (\REGBANK_inst|read_data2[28]~589_combout )))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[28]~594_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[28]~589_combout ),
	.datac(\REGBANK_inst|read_data2[28]~596_combout ),
	.datad(\REGBANK_inst|read_data2[28]~594_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~597_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~597 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[28]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N27
dffeas \REGBANK_inst|mem[12][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N19
dffeas \REGBANK_inst|mem[14][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~605 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~605_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][28]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][28]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][28]~q ),
	.datad(\REGBANK_inst|mem[14][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~605_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~605 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[28]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N5
dffeas \REGBANK_inst|mem[13][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N16
cycloneive_lcell_comb \REGBANK_inst|mem[15][28]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][28]~feeder_combout  = \mux_2to1_inst2|salida[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][28]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[15][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N17
dffeas \REGBANK_inst|mem[15][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~606 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~606_combout  = (\REGBANK_inst|read_data2[28]~605_combout  & (((\REGBANK_inst|mem[15][28]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[28]~605_combout  & (\idata[20]~input_o  & (\REGBANK_inst|mem[13][28]~q )))

	.dataa(\REGBANK_inst|read_data2[28]~605_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[13][28]~q ),
	.datad(\REGBANK_inst|mem[15][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~606_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~606 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data2[28]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N29
dffeas \REGBANK_inst|mem[2][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N15
dffeas \REGBANK_inst|mem[3][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N21
dffeas \REGBANK_inst|mem[0][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N11
dffeas \REGBANK_inst|mem[1][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~602 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~602_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][28]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][28]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][28]~q ),
	.datad(\REGBANK_inst|mem[1][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~602_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~602 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[28]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~603 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~603_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[28]~602_combout  & ((\REGBANK_inst|mem[3][28]~q ))) # (!\REGBANK_inst|read_data2[28]~602_combout  & (\REGBANK_inst|mem[2][28]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[28]~602_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[2][28]~q ),
	.datac(\REGBANK_inst|mem[3][28]~q ),
	.datad(\REGBANK_inst|read_data2[28]~602_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~603_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~603 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[28]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N5
dffeas \REGBANK_inst|mem[6][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N7
dffeas \REGBANK_inst|mem[4][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~600 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~600_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|mem[6][28]~q ) # ((\idata[20]~input_o )))) # (!\idata[21]~input_o  & (((\REGBANK_inst|mem[4][28]~q  & !\idata[20]~input_o ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[6][28]~q ),
	.datac(\REGBANK_inst|mem[4][28]~q ),
	.datad(\idata[20]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~600_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~600 .lut_mask = 16'hAAD8;
defparam \REGBANK_inst|read_data2[28]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N25
dffeas \REGBANK_inst|mem[5][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N29
dffeas \REGBANK_inst|mem[7][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~601 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~601_combout  = (\REGBANK_inst|read_data2[28]~600_combout  & (((\REGBANK_inst|mem[7][28]~q ) # (!\idata[20]~input_o )))) # (!\REGBANK_inst|read_data2[28]~600_combout  & (\REGBANK_inst|mem[5][28]~q  & ((\idata[20]~input_o ))))

	.dataa(\REGBANK_inst|read_data2[28]~600_combout ),
	.datab(\REGBANK_inst|mem[5][28]~q ),
	.datac(\REGBANK_inst|mem[7][28]~q ),
	.datad(\idata[20]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~601_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~601 .lut_mask = 16'hE4AA;
defparam \REGBANK_inst|read_data2[28]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~604 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~604_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[28]~601_combout ))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[28]~603_combout 
// ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[28]~603_combout ),
	.datad(\REGBANK_inst|read_data2[28]~601_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~604_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~604 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[28]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N13
dffeas \REGBANK_inst|mem[10][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N4
cycloneive_lcell_comb \REGBANK_inst|mem[11][28]~feeder (
// Equation(s):
// \REGBANK_inst|mem[11][28]~feeder_combout  = \mux_2to1_inst2|salida[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[28]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[11][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[11][28]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[11][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y57_N5
dffeas \REGBANK_inst|mem[11][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[11][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N7
dffeas \REGBANK_inst|mem[8][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y54_N9
dffeas \REGBANK_inst|mem[9][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~598 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~598_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][28]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][28]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][28]~q ),
	.datad(\REGBANK_inst|mem[9][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~598_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~598 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[28]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~599 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~599_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[28]~598_combout  & ((\REGBANK_inst|mem[11][28]~q ))) # (!\REGBANK_inst|read_data2[28]~598_combout  & (\REGBANK_inst|mem[10][28]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[28]~598_combout ))))

	.dataa(\REGBANK_inst|mem[10][28]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[11][28]~q ),
	.datad(\REGBANK_inst|read_data2[28]~598_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~599_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~599 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[28]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~607 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~607_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[28]~604_combout  & (\REGBANK_inst|read_data2[28]~606_combout )) # (!\REGBANK_inst|read_data2[28]~604_combout  & ((\REGBANK_inst|read_data2[28]~599_combout ))))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[28]~604_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[28]~606_combout ),
	.datac(\REGBANK_inst|read_data2[28]~604_combout ),
	.datad(\REGBANK_inst|read_data2[28]~599_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~607_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~607 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[28]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[28]~608 (
// Equation(s):
// \REGBANK_inst|read_data2[28]~608_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[28]~597_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[28]~607_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[28]~597_combout ),
	.datad(\REGBANK_inst|read_data2[28]~607_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[28]~608_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[28]~608 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[28]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N16
cycloneive_lcell_comb \mux_2to1_inst1|salida[28]~58 (
// Equation(s):
// \mux_2to1_inst1|salida[28]~58_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[28]~608_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[28]~608_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[28]~58 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~76 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~76_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[9][28]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][28]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][28]~q ),
	.datad(\REGBANK_inst|mem[8][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~76 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~77 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~77_combout  = (\REGBANK_inst|read_data1[28]~76_combout  & (((\REGBANK_inst|mem[11][28]~q )) # (!\idata[16]~input_o ))) # (!\REGBANK_inst|read_data1[28]~76_combout  & (\idata[16]~input_o  & (\REGBANK_inst|mem[10][28]~q )))

	.dataa(\REGBANK_inst|read_data1[28]~76_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][28]~q ),
	.datad(\REGBANK_inst|mem[11][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~77 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~83 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~83_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][28]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][28]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][28]~q ),
	.datad(\REGBANK_inst|mem[12][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~83 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~84 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~84_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[28]~83_combout  & (\REGBANK_inst|mem[15][28]~q )) # (!\REGBANK_inst|read_data1[28]~83_combout  & ((\REGBANK_inst|mem[13][28]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[28]~83_combout ))))

	.dataa(\REGBANK_inst|mem[15][28]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[13][28]~q ),
	.datad(\REGBANK_inst|read_data1[28]~83_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~84 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~80 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~80_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][28]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][28]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][28]~q ),
	.datad(\REGBANK_inst|mem[0][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~80 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~81 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~81_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[28]~80_combout  & (\REGBANK_inst|mem[3][28]~q )) # (!\REGBANK_inst|read_data1[28]~80_combout  & ((\REGBANK_inst|mem[2][28]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[28]~80_combout ))))

	.dataa(\REGBANK_inst|mem[3][28]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][28]~q ),
	.datad(\REGBANK_inst|read_data1[28]~80_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~81 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~78 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~78_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][28]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][28]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][28]~q ),
	.datad(\REGBANK_inst|mem[4][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~78 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~79 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~79_combout  = (\REGBANK_inst|read_data1[28]~78_combout  & (((\REGBANK_inst|mem[7][28]~q )) # (!\idata[15]~input_o ))) # (!\REGBANK_inst|read_data1[28]~78_combout  & (\idata[15]~input_o  & (\REGBANK_inst|mem[5][28]~q )))

	.dataa(\REGBANK_inst|read_data1[28]~78_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][28]~q ),
	.datad(\REGBANK_inst|mem[7][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~79 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~82 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~82_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|read_data1[28]~79_combout ))) # (!\idata[17]~input_o  & (\REGBANK_inst|read_data1[28]~81_combout 
// ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[28]~81_combout ),
	.datad(\REGBANK_inst|read_data1[28]~79_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~82 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~85 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~85_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[28]~82_combout  & ((\REGBANK_inst|read_data1[28]~84_combout ))) # (!\REGBANK_inst|read_data1[28]~82_combout  & (\REGBANK_inst|read_data1[28]~77_combout )))) # 
// (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[28]~82_combout ))))

	.dataa(\REGBANK_inst|read_data1[28]~77_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[28]~84_combout ),
	.datad(\REGBANK_inst|read_data1[28]~82_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~85 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux3~0 (
// Equation(s):
// \mux_4to1_inst1|Mux3~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[28]~75_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[28]~85_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[28]~75_combout ),
	.datad(\REGBANK_inst|read_data1[28]~85_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux3~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \ddata_r[27]~input (
	.i(ddata_r[27]),
	.ibar(gnd),
	.o(\ddata_r[27]~input_o ));
// synopsys translate_off
defparam \ddata_r[27]~input .bus_hold = "false";
defparam \ddata_r[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N6
cycloneive_lcell_comb \ALU_inst|ShiftRight0~55 (
// Equation(s):
// \ALU_inst|ShiftRight0~55_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & (\mux_2to1_inst1|salida[2]~51_combout  & \mux_4to1_inst1|Mux0~2_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\mux_4to1_inst1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~55 .lut_mask = 16'h1000;
defparam \ALU_inst|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N25
dffeas \REGBANK_inst|mem[13][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N11
dffeas \REGBANK_inst|mem[12][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~103 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~103_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[13][27]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][27]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[13][27]~q ),
	.datad(\REGBANK_inst|mem[12][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~103 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N21
dffeas \REGBANK_inst|mem[15][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N29
dffeas \REGBANK_inst|mem[14][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~104 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~104_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[27]~103_combout  & (\REGBANK_inst|mem[15][27]~q )) # (!\REGBANK_inst|read_data1[27]~103_combout  & ((\REGBANK_inst|mem[14][27]~q ))))) # (!\idata[16]~input_o  & 
// (\REGBANK_inst|read_data1[27]~103_combout ))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[27]~103_combout ),
	.datac(\REGBANK_inst|mem[15][27]~q ),
	.datad(\REGBANK_inst|mem[14][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~104 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data1[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N3
dffeas \REGBANK_inst|mem[7][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N27
dffeas \REGBANK_inst|mem[6][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|mem[5][27]~feeder (
// Equation(s):
// \REGBANK_inst|mem[5][27]~feeder_combout  = \mux_2to1_inst2|salida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[5][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[5][27]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[5][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N31
dffeas \REGBANK_inst|mem[5][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N29
dffeas \REGBANK_inst|mem[4][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~96 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~96_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[5][27]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][27]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][27]~q ),
	.datad(\REGBANK_inst|mem[4][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~96 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~97 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~97_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[27]~96_combout  & (\REGBANK_inst|mem[7][27]~q )) # (!\REGBANK_inst|read_data1[27]~96_combout  & ((\REGBANK_inst|mem[6][27]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[27]~96_combout ))))

	.dataa(\REGBANK_inst|mem[7][27]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][27]~q ),
	.datad(\REGBANK_inst|read_data1[27]~96_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~97 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N22
cycloneive_lcell_comb \REGBANK_inst|mem[9][27]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][27]~feeder_combout  = \mux_2to1_inst2|salida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[27]~27_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][27]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N23
dffeas \REGBANK_inst|mem[9][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N21
dffeas \REGBANK_inst|mem[10][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N19
dffeas \REGBANK_inst|mem[8][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~98 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~98_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][27]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][27]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][27]~q ),
	.datad(\REGBANK_inst|mem[8][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~98 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N28
cycloneive_lcell_comb \REGBANK_inst|mem[11][27]~feeder (
// Equation(s):
// \REGBANK_inst|mem[11][27]~feeder_combout  = \mux_2to1_inst2|salida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[27]~27_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[11][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[11][27]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[11][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N29
dffeas \REGBANK_inst|mem[11][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~99 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~99_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[27]~98_combout  & ((\REGBANK_inst|mem[11][27]~q ))) # (!\REGBANK_inst|read_data1[27]~98_combout  & (\REGBANK_inst|mem[9][27]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[27]~98_combout ))))

	.dataa(\REGBANK_inst|mem[9][27]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[27]~98_combout ),
	.datad(\REGBANK_inst|mem[11][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~99 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N21
dffeas \REGBANK_inst|mem[3][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y54_N15
dffeas \REGBANK_inst|mem[1][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y55_N31
dffeas \REGBANK_inst|mem[0][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N0
cycloneive_lcell_comb \REGBANK_inst|mem[2][27]~feeder (
// Equation(s):
// \REGBANK_inst|mem[2][27]~feeder_combout  = \mux_2to1_inst2|salida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[27]~27_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][27]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N1
dffeas \REGBANK_inst|mem[2][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~100 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~100_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[2][27]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[0][27]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[0][27]~q ),
	.datad(\REGBANK_inst|mem[2][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~100 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~101 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~101_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[27]~100_combout  & (\REGBANK_inst|mem[3][27]~q )) # (!\REGBANK_inst|read_data1[27]~100_combout  & ((\REGBANK_inst|mem[1][27]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[27]~100_combout ))))

	.dataa(\REGBANK_inst|mem[3][27]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][27]~q ),
	.datad(\REGBANK_inst|read_data1[27]~100_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~101 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~102 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~102_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|read_data1[27]~99_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|read_data1[27]~101_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[27]~99_combout ),
	.datad(\REGBANK_inst|read_data1[27]~101_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~102 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~105 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~105_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[27]~102_combout  & (\REGBANK_inst|read_data1[27]~104_combout )) # (!\REGBANK_inst|read_data1[27]~102_combout  & ((\REGBANK_inst|read_data1[27]~97_combout ))))) # 
// (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[27]~102_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[27]~104_combout ),
	.datac(\REGBANK_inst|read_data1[27]~97_combout ),
	.datad(\REGBANK_inst|read_data1[27]~102_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~105 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~446 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~446_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[27]~95_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[27]~105_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[27]~95_combout ),
	.datad(\REGBANK_inst|read_data1[27]~105_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~446_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~446 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[27]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight1~36 (
// Equation(s):
// \ALU_inst|ShiftRight1~36_combout  = (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[28]~451_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[27]~446_combout 
// )))))

	.dataa(\REGBANK_inst|read_data1[28]~451_combout ),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[27]~446_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~36 .lut_mask = 16'h0B08;
defparam \ALU_inst|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight1~37 (
// Equation(s):
// \ALU_inst|ShiftRight1~37_combout  = (\ALU_inst|ShiftRight1~36_combout ) # ((\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftRight1~5_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|ShiftRight1~5_combout ),
	.datad(\ALU_inst|ShiftRight1~36_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~37 .lut_mask = 16'hFFC0;
defparam \ALU_inst|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~56 (
// Equation(s):
// \ALU_inst|ShiftRight0~56_combout  = (\ALU_inst|ShiftRight0~55_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftRight1~37_combout )))

	.dataa(\ALU_inst|ShiftRight0~55_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~56 .lut_mask = 16'hAEAA;
defparam \ALU_inst|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight1~57 (
// Equation(s):
// \ALU_inst|ShiftRight1~57_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftLeft0~145_combout  & ((\ALU_inst|ShiftRight1~37_combout ))) # (!\ALU_inst|ShiftLeft0~145_combout  & (\REGBANK_inst|read_data1[31]~24_combout ))))

	.dataa(\REGBANK_inst|read_data1[31]~24_combout ),
	.datab(\ALU_inst|ShiftLeft0~145_combout ),
	.datac(\ALU_inst|ShiftRight1~37_combout ),
	.datad(\ALU_inst|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~57 .lut_mask = 16'hE200;
defparam \ALU_inst|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N13
dffeas \REGBANK_inst|mem[21][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N7
dffeas \REGBANK_inst|mem[29][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N1
dffeas \REGBANK_inst|mem[17][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N27
dffeas \REGBANK_inst|mem[25][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~567 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~567_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[25][27]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][27]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][27]~q ),
	.datad(\REGBANK_inst|mem[25][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~567_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~567 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[27]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~568 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~568_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[27]~567_combout  & ((\REGBANK_inst|mem[29][27]~q ))) # (!\REGBANK_inst|read_data2[27]~567_combout  & (\REGBANK_inst|mem[21][27]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[27]~567_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][27]~q ),
	.datac(\REGBANK_inst|mem[29][27]~q ),
	.datad(\REGBANK_inst|read_data2[27]~567_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~568_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~568 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[27]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N5
dffeas \REGBANK_inst|mem[18][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N7
dffeas \REGBANK_inst|mem[22][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~569 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~569_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[22][27]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][27]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][27]~q ),
	.datad(\REGBANK_inst|mem[22][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~569_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~569 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[27]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N7
dffeas \REGBANK_inst|mem[30][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N29
dffeas \REGBANK_inst|mem[26][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~570 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~570_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[27]~569_combout  & (\REGBANK_inst|mem[30][27]~q )) # (!\REGBANK_inst|read_data2[27]~569_combout  & ((\REGBANK_inst|mem[26][27]~q ))))) # (!\idata[23]~input_o  & 
// (\REGBANK_inst|read_data2[27]~569_combout ))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[27]~569_combout ),
	.datac(\REGBANK_inst|mem[30][27]~q ),
	.datad(\REGBANK_inst|mem[26][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~570_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~570 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[27]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N20
cycloneive_lcell_comb \REGBANK_inst|mem[28][27]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][27]~feeder_combout  = \mux_2to1_inst2|salida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[27]~27_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][27]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N21
dffeas \REGBANK_inst|mem[28][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N7
dffeas \REGBANK_inst|mem[20][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N4
cycloneive_lcell_comb \REGBANK_inst|mem[16][27]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][27]~feeder_combout  = \mux_2to1_inst2|salida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[27]~27_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][27]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N5
dffeas \REGBANK_inst|mem[16][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~571 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~571_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[20][27]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[16][27]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[20][27]~q ),
	.datad(\REGBANK_inst|mem[16][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~571_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~571 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[27]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N25
dffeas \REGBANK_inst|mem[24][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~572 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~572_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[27]~571_combout  & (\REGBANK_inst|mem[28][27]~q )) # (!\REGBANK_inst|read_data2[27]~571_combout  & ((\REGBANK_inst|mem[24][27]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[27]~571_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[28][27]~q ),
	.datac(\REGBANK_inst|read_data2[27]~571_combout ),
	.datad(\REGBANK_inst|mem[24][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~572_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~572 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[27]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~573 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~573_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[27]~570_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|read_data2[27]~572_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[27]~570_combout ),
	.datad(\REGBANK_inst|read_data2[27]~572_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~573_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~573 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[27]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N17
dffeas \REGBANK_inst|mem[23][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|mem[31][27]~feeder (
// Equation(s):
// \REGBANK_inst|mem[31][27]~feeder_combout  = \mux_2to1_inst2|salida[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[31][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[31][27]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[31][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N3
dffeas \REGBANK_inst|mem[31][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[31][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N29
dffeas \REGBANK_inst|mem[19][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~574 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~574_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][27]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][27]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][27]~q ),
	.datad(\REGBANK_inst|mem[27][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~574_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~574 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[27]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~575 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~575_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[27]~574_combout  & ((\REGBANK_inst|mem[31][27]~q ))) # (!\REGBANK_inst|read_data2[27]~574_combout  & (\REGBANK_inst|mem[23][27]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[27]~574_combout ))))

	.dataa(\REGBANK_inst|mem[23][27]~q ),
	.datab(\REGBANK_inst|mem[31][27]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|read_data2[27]~574_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~575_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~575 .lut_mask = 16'hCFA0;
defparam \REGBANK_inst|read_data2[27]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~576 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~576_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[27]~573_combout  & ((\REGBANK_inst|read_data2[27]~575_combout ))) # (!\REGBANK_inst|read_data2[27]~573_combout  & (\REGBANK_inst|read_data2[27]~568_combout )))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[27]~573_combout ))))

	.dataa(\REGBANK_inst|read_data2[27]~568_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[27]~573_combout ),
	.datad(\REGBANK_inst|read_data2[27]~575_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~576_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~576 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data2[27]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~577 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~577_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][27]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][27]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][27]~q ),
	.datad(\REGBANK_inst|mem[5][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~577_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~577 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[27]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~578 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~578_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[27]~577_combout  & (\REGBANK_inst|mem[7][27]~q )) # (!\REGBANK_inst|read_data2[27]~577_combout  & ((\REGBANK_inst|mem[6][27]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[27]~577_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[27]~577_combout ),
	.datac(\REGBANK_inst|mem[7][27]~q ),
	.datad(\REGBANK_inst|mem[6][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~578_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~578 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[27]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~584 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~584_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[13][27]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][27]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][27]~q ),
	.datad(\REGBANK_inst|mem[13][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~584_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~584 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[27]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~585 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~585_combout  = (\REGBANK_inst|read_data2[27]~584_combout  & ((\REGBANK_inst|mem[15][27]~q ) # ((!\idata[21]~input_o )))) # (!\REGBANK_inst|read_data2[27]~584_combout  & (((\REGBANK_inst|mem[14][27]~q  & \idata[21]~input_o ))))

	.dataa(\REGBANK_inst|mem[15][27]~q ),
	.datab(\REGBANK_inst|read_data2[27]~584_combout ),
	.datac(\REGBANK_inst|mem[14][27]~q ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~585_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~585 .lut_mask = 16'hB8CC;
defparam \REGBANK_inst|read_data2[27]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~579 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~579_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][27]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][27]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][27]~q ),
	.datad(\REGBANK_inst|mem[10][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~579_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~579 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[27]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~580 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~580_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[27]~579_combout  & (\REGBANK_inst|mem[11][27]~q )) # (!\REGBANK_inst|read_data2[27]~579_combout  & ((\REGBANK_inst|mem[9][27]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[27]~579_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[11][27]~q ),
	.datac(\REGBANK_inst|mem[9][27]~q ),
	.datad(\REGBANK_inst|read_data2[27]~579_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~580_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~580 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[27]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~581 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~581_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][27]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][27]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][27]~q ),
	.datad(\REGBANK_inst|mem[2][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~581_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~581 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[27]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~582 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~582_combout  = (\REGBANK_inst|read_data2[27]~581_combout  & (((\REGBANK_inst|mem[3][27]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[27]~581_combout  & (\idata[20]~input_o  & ((\REGBANK_inst|mem[1][27]~q ))))

	.dataa(\REGBANK_inst|read_data2[27]~581_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[3][27]~q ),
	.datad(\REGBANK_inst|mem[1][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~582_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~582 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[27]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~583 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~583_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|read_data2[27]~580_combout )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|read_data2[27]~582_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[27]~580_combout ),
	.datad(\REGBANK_inst|read_data2[27]~582_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~583_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~583 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[27]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~586 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~586_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[27]~583_combout  & ((\REGBANK_inst|read_data2[27]~585_combout ))) # (!\REGBANK_inst|read_data2[27]~583_combout  & (\REGBANK_inst|read_data2[27]~578_combout )))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[27]~583_combout ))))

	.dataa(\REGBANK_inst|read_data2[27]~578_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[27]~585_combout ),
	.datad(\REGBANK_inst|read_data2[27]~583_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~586_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~586 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[27]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[27]~587 (
// Equation(s):
// \REGBANK_inst|read_data2[27]~587_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[27]~576_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[27]~586_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[27]~576_combout ),
	.datad(\REGBANK_inst|read_data2[27]~586_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[27]~587_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[27]~587 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[27]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N4
cycloneive_lcell_comb \mux_2to1_inst1|salida[27]~59 (
// Equation(s):
// \mux_2to1_inst1|salida[27]~59_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[27]~587_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[27]~587_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[27]~59 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N12
cycloneive_lcell_comb \ALU_inst|Mux4~4 (
// Equation(s):
// \ALU_inst|Mux4~4_combout  = (\ALU_inst|Mux3~2_combout  & (((\ALUcontrol_inst|Mux0~1_combout )))) # (!\ALU_inst|Mux3~2_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[27]~59_combout ))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALU_inst|ShiftRight1~57_combout ))))

	.dataa(\ALU_inst|ShiftRight1~57_combout ),
	.datab(\ALU_inst|Mux3~2_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\mux_2to1_inst1|salida[27]~59_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~4 .lut_mask = 16'hF2C2;
defparam \ALU_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \ddata_r[26]~input (
	.i(ddata_r[26]),
	.ibar(gnd),
	.o(\ddata_r[26]~input_o ));
// synopsys translate_off
defparam \ddata_r[26]~input .bus_hold = "false";
defparam \ddata_r[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N20
cycloneive_lcell_comb \ALU_inst|ShiftRight1~29 (
// Equation(s):
// \ALU_inst|ShiftRight1~29_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[29]~65_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[27]~446_combout )))))

	.dataa(\REGBANK_inst|read_data1[29]~65_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[27]~446_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~29 .lut_mask = 16'hB800;
defparam \ALU_inst|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight1~30 (
// Equation(s):
// \ALU_inst|ShiftRight1~30_combout  = (\ALU_inst|ShiftRight1~29_combout ) # ((!\mux_2to1_inst1|salida[0]~54_combout  & \ALU_inst|ShiftRight1~7_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~7_combout ),
	.datad(\ALU_inst|ShiftRight1~29_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~30 .lut_mask = 16'hFF50;
defparam \ALU_inst|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N20
cycloneive_lcell_comb \ALU_inst|ShiftRight1~28 (
// Equation(s):
// \ALU_inst|ShiftRight1~28_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[30]~450_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\REGBANK_inst|read_data1[30]~450_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~28 .lut_mask = 16'h8A80;
defparam \ALU_inst|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight0~51 (
// Equation(s):
// \ALU_inst|ShiftRight0~51_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftRight1~28_combout ))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~51 .lut_mask = 16'h2200;
defparam \ALU_inst|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight0~52 (
// Equation(s):
// \ALU_inst|ShiftRight0~52_combout  = (\ALU_inst|ShiftRight0~51_combout ) # ((\ALU_inst|ShiftRight1~30_combout  & (!\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftLeft0~12_combout )))

	.dataa(\ALU_inst|ShiftRight1~30_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~51_combout ),
	.datad(\ALU_inst|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~52 .lut_mask = 16'hF2F0;
defparam \ALU_inst|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight1~31 (
// Equation(s):
// \ALU_inst|ShiftRight1~31_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # 
// (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[30]~450_combout )))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\REGBANK_inst|read_data1[30]~450_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~31 .lut_mask = 16'hCDC8;
defparam \ALU_inst|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight1~32 (
// Equation(s):
// \ALU_inst|ShiftRight1~32_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~31_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~30_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~31_combout ),
	.datad(\ALU_inst|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~32 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight1~56 (
// Equation(s):
// \ALU_inst|ShiftRight1~56_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight1~32_combout )))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\ALU_inst|ShiftRight1~32_combout ),
	.datad(\ALU_inst|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~56 .lut_mask = 16'hD800;
defparam \ALU_inst|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N26
cycloneive_lcell_comb \ALU_inst|Mux5~4 (
// Equation(s):
// \ALU_inst|Mux5~4_combout  = (\ALU_inst|Mux3~2_combout  & (((\ALUcontrol_inst|Mux0~1_combout )))) # (!\ALU_inst|Mux3~2_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & (\mux_2to1_inst1|salida[26]~60_combout )) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// ((\ALU_inst|ShiftRight1~56_combout )))))

	.dataa(\ALU_inst|Mux3~2_combout ),
	.datab(\mux_2to1_inst1|salida[26]~60_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALU_inst|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~4 .lut_mask = 16'hE5E0;
defparam \ALU_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N15
dffeas \REGBANK_inst|mem[26][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N21
dffeas \REGBANK_inst|mem[18][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~106 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~106_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][26]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][26]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][26]~q ),
	.datad(\REGBANK_inst|mem[18][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~106 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N9
dffeas \REGBANK_inst|mem[22][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N19
dffeas \REGBANK_inst|mem[30][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~107 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~107_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[26]~106_combout  & ((\REGBANK_inst|mem[30][26]~q ))) # (!\REGBANK_inst|read_data1[26]~106_combout  & (\REGBANK_inst|mem[22][26]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[26]~106_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[26]~106_combout ),
	.datac(\REGBANK_inst|mem[22][26]~q ),
	.datad(\REGBANK_inst|mem[30][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~107 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N7
dffeas \REGBANK_inst|mem[23][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|mem[19][26]~feeder (
// Equation(s):
// \REGBANK_inst|mem[19][26]~feeder_combout  = \mux_2to1_inst2|salida[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[26]~26_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[19][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[19][26]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[19][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N19
dffeas \REGBANK_inst|mem[19][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~113 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~113_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[23][26]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][26]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][26]~q ),
	.datad(\REGBANK_inst|mem[19][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~113 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N1
dffeas \REGBANK_inst|mem[27][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y52_N31
dffeas \REGBANK_inst|mem[31][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~114 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~114_combout  = (\REGBANK_inst|read_data1[26]~113_combout  & (((\REGBANK_inst|mem[31][26]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[26]~113_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[27][26]~q )))

	.dataa(\REGBANK_inst|read_data1[26]~113_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][26]~q ),
	.datad(\REGBANK_inst|mem[31][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~114 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|mem[25][26]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][26]~feeder_combout  = \mux_2to1_inst2|salida[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[26]~26_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][26]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N29
dffeas \REGBANK_inst|mem[25][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N27
dffeas \REGBANK_inst|mem[29][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N7
dffeas \REGBANK_inst|mem[21][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N13
dffeas \REGBANK_inst|mem[17][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~108 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~108_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][26]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][26]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][26]~q ),
	.datad(\REGBANK_inst|mem[17][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~108 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~109 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~109_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[26]~108_combout  & ((\REGBANK_inst|mem[29][26]~q ))) # (!\REGBANK_inst|read_data1[26]~108_combout  & (\REGBANK_inst|mem[25][26]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[26]~108_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[25][26]~q ),
	.datac(\REGBANK_inst|mem[29][26]~q ),
	.datad(\REGBANK_inst|read_data1[26]~108_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~109 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N0
cycloneive_lcell_comb \REGBANK_inst|mem[28][26]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][26]~feeder_combout  = \mux_2to1_inst2|salida[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][26]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[28][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N1
dffeas \REGBANK_inst|mem[28][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N5
dffeas \REGBANK_inst|mem[20][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N11
dffeas \REGBANK_inst|mem[24][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N16
cycloneive_lcell_comb \REGBANK_inst|mem[16][26]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][26]~feeder_combout  = \mux_2to1_inst2|salida[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][26]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[16][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N17
dffeas \REGBANK_inst|mem[16][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~110 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~110_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[24][26]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][26]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[24][26]~q ),
	.datad(\REGBANK_inst|mem[16][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~110 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~111 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~111_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[26]~110_combout  & (\REGBANK_inst|mem[28][26]~q )) # (!\REGBANK_inst|read_data1[26]~110_combout  & ((\REGBANK_inst|mem[20][26]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[26]~110_combout ))))

	.dataa(\REGBANK_inst|mem[28][26]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][26]~q ),
	.datad(\REGBANK_inst|read_data1[26]~110_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~111 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~112 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~112_combout  = (\idata[16]~input_o  & (((\idata[15]~input_o )))) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|read_data1[26]~109_combout )) # (!\idata[15]~input_o  & 
// ((\REGBANK_inst|read_data1[26]~111_combout )))))

	.dataa(\REGBANK_inst|read_data1[26]~109_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\idata[15]~input_o ),
	.datad(\REGBANK_inst|read_data1[26]~111_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~112 .lut_mask = 16'hE3E0;
defparam \REGBANK_inst|read_data1[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~115 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~115_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[26]~112_combout  & ((\REGBANK_inst|read_data1[26]~114_combout ))) # (!\REGBANK_inst|read_data1[26]~112_combout  & (\REGBANK_inst|read_data1[26]~107_combout )))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[26]~112_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[26]~107_combout ),
	.datac(\REGBANK_inst|read_data1[26]~114_combout ),
	.datad(\REGBANK_inst|read_data1[26]~112_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~115 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N26
cycloneive_lcell_comb \REGBANK_inst|mem[11][26]~feeder (
// Equation(s):
// \REGBANK_inst|mem[11][26]~feeder_combout  = \mux_2to1_inst2|salida[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[11][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[11][26]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[11][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N27
dffeas \REGBANK_inst|mem[11][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[11][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N5
dffeas \REGBANK_inst|mem[10][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N12
cycloneive_lcell_comb \REGBANK_inst|mem[9][26]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][26]~feeder_combout  = \mux_2to1_inst2|salida[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[26]~26_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][26]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N13
dffeas \REGBANK_inst|mem[9][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y54_N15
dffeas \REGBANK_inst|mem[8][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~116 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~116_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[9][26]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][26]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[9][26]~q ),
	.datad(\REGBANK_inst|mem[8][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~116 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~117 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~117_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[26]~116_combout  & (\REGBANK_inst|mem[11][26]~q )) # (!\REGBANK_inst|read_data1[26]~116_combout  & ((\REGBANK_inst|mem[10][26]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[26]~116_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[11][26]~q ),
	.datac(\REGBANK_inst|mem[10][26]~q ),
	.datad(\REGBANK_inst|read_data1[26]~116_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~117 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N9
dffeas \REGBANK_inst|mem[13][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N25
dffeas \REGBANK_inst|mem[14][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N19
dffeas \REGBANK_inst|mem[12][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~123 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~123_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][26]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][26]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][26]~q ),
	.datad(\REGBANK_inst|mem[12][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~123 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~124 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~124_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[26]~123_combout  & (\REGBANK_inst|mem[15][26]~q )) # (!\REGBANK_inst|read_data1[26]~123_combout  & ((\REGBANK_inst|mem[13][26]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[26]~123_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[15][26]~q ),
	.datac(\REGBANK_inst|mem[13][26]~q ),
	.datad(\REGBANK_inst|read_data1[26]~123_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~124 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N31
dffeas \REGBANK_inst|mem[3][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N1
dffeas \REGBANK_inst|mem[2][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|mem[1][26]~feeder (
// Equation(s):
// \REGBANK_inst|mem[1][26]~feeder_combout  = \mux_2to1_inst2|salida[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[26]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][26]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N23
dffeas \REGBANK_inst|mem[1][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N21
dffeas \REGBANK_inst|mem[0][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~120 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~120_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|mem[1][26]~q ) # ((\idata[16]~input_o )))) # (!\idata[15]~input_o  & (((\REGBANK_inst|mem[0][26]~q  & !\idata[16]~input_o ))))

	.dataa(\REGBANK_inst|mem[1][26]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[0][26]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~120 .lut_mask = 16'hCCB8;
defparam \REGBANK_inst|read_data1[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~121 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~121_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[26]~120_combout  & (\REGBANK_inst|mem[3][26]~q )) # (!\REGBANK_inst|read_data1[26]~120_combout  & ((\REGBANK_inst|mem[2][26]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[26]~120_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][26]~q ),
	.datac(\REGBANK_inst|mem[2][26]~q ),
	.datad(\REGBANK_inst|read_data1[26]~120_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~121 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N15
dffeas \REGBANK_inst|mem[6][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N1
dffeas \REGBANK_inst|mem[4][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~118 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~118_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[6][26]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][26]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][26]~q ),
	.datad(\REGBANK_inst|mem[4][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~118 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N1
dffeas \REGBANK_inst|mem[5][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N15
dffeas \REGBANK_inst|mem[7][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[26]~26_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~119 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~119_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[26]~118_combout  & ((\REGBANK_inst|mem[7][26]~q ))) # (!\REGBANK_inst|read_data1[26]~118_combout  & (\REGBANK_inst|mem[5][26]~q )))) # (!\idata[15]~input_o  & 
// (\REGBANK_inst|read_data1[26]~118_combout ))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|read_data1[26]~118_combout ),
	.datac(\REGBANK_inst|mem[5][26]~q ),
	.datad(\REGBANK_inst|mem[7][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~119 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~122 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~122_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|read_data1[26]~119_combout ))) # (!\idata[17]~input_o  & (\REGBANK_inst|read_data1[26]~121_combout 
// ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[26]~121_combout ),
	.datad(\REGBANK_inst|read_data1[26]~119_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~122 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~125 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~125_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[26]~122_combout  & ((\REGBANK_inst|read_data1[26]~124_combout ))) # (!\REGBANK_inst|read_data1[26]~122_combout  & (\REGBANK_inst|read_data1[26]~117_combout )))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[26]~122_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[26]~117_combout ),
	.datac(\REGBANK_inst|read_data1[26]~124_combout ),
	.datad(\REGBANK_inst|read_data1[26]~122_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~125 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux5~0 (
// Equation(s):
// \mux_4to1_inst1|Mux5~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[26]~115_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[26]~125_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[26]~115_combout ),
	.datad(\REGBANK_inst|read_data1[26]~125_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux5~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|mem[21][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N21
dffeas \REGBANK_inst|mem[21][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N11
dffeas \REGBANK_inst|mem[29][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N21
dffeas \REGBANK_inst|mem[17][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|mem[25][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N3
dffeas \REGBANK_inst|mem[25][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~126 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~126_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[25][25]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[17][25]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[17][25]~q ),
	.datad(\REGBANK_inst|mem[25][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~126_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~126 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[25]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~127 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~127_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[25]~126_combout  & ((\REGBANK_inst|mem[29][25]~q ))) # (!\REGBANK_inst|read_data1[25]~126_combout  & (\REGBANK_inst|mem[21][25]~q )))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~126_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[21][25]~q ),
	.datac(\REGBANK_inst|mem[29][25]~q ),
	.datad(\REGBANK_inst|read_data1[25]~126_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~127_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~127 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[25]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N9
dffeas \REGBANK_inst|mem[31][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y52_N13
dffeas \REGBANK_inst|mem[23][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y52_N3
dffeas \REGBANK_inst|mem[27][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|mem[19][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[19][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[19][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[19][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[19][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y52_N5
dffeas \REGBANK_inst|mem[19][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~133 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~133_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][25]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][25]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][25]~q ),
	.datad(\REGBANK_inst|mem[19][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~133 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~134 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~134_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[25]~133_combout  & (\REGBANK_inst|mem[31][25]~q )) # (!\REGBANK_inst|read_data1[25]~133_combout  & ((\REGBANK_inst|mem[23][25]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~133_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[31][25]~q ),
	.datac(\REGBANK_inst|mem[23][25]~q ),
	.datad(\REGBANK_inst|read_data1[25]~133_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~134 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N20
cycloneive_lcell_comb \REGBANK_inst|mem[28][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N21
dffeas \REGBANK_inst|mem[28][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N17
dffeas \REGBANK_inst|mem[24][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N19
dffeas \REGBANK_inst|mem[20][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N8
cycloneive_lcell_comb \REGBANK_inst|mem[16][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y58_N9
dffeas \REGBANK_inst|mem[16][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~130 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~130_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[20][25]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][25]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][25]~q ),
	.datad(\REGBANK_inst|mem[16][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~130_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~130 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[25]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~131 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~131_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[25]~130_combout  & (\REGBANK_inst|mem[28][25]~q )) # (!\REGBANK_inst|read_data1[25]~130_combout  & ((\REGBANK_inst|mem[24][25]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~130_combout ))))

	.dataa(\REGBANK_inst|mem[28][25]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][25]~q ),
	.datad(\REGBANK_inst|read_data1[25]~130_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~131 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N31
dffeas \REGBANK_inst|mem[30][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N5
dffeas \REGBANK_inst|mem[26][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N3
dffeas \REGBANK_inst|mem[22][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N25
dffeas \REGBANK_inst|mem[18][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~128 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~128_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][25]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][25]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][25]~q ),
	.datad(\REGBANK_inst|mem[18][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~128_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~128 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[25]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~129 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~129_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[25]~128_combout  & (\REGBANK_inst|mem[30][25]~q )) # (!\REGBANK_inst|read_data1[25]~128_combout  & ((\REGBANK_inst|mem[26][25]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~128_combout ))))

	.dataa(\REGBANK_inst|mem[30][25]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[26][25]~q ),
	.datad(\REGBANK_inst|read_data1[25]~128_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~129_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~129 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[25]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~132 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~132_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|read_data1[25]~129_combout ))) # (!\idata[16]~input_o  & (\REGBANK_inst|read_data1[25]~131_combout 
// ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[25]~131_combout ),
	.datad(\REGBANK_inst|read_data1[25]~129_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~132 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~135 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~135_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[25]~132_combout  & ((\REGBANK_inst|read_data1[25]~134_combout ))) # (!\REGBANK_inst|read_data1[25]~132_combout  & (\REGBANK_inst|read_data1[25]~127_combout )))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[25]~132_combout ))))

	.dataa(\REGBANK_inst|read_data1[25]~127_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[25]~134_combout ),
	.datad(\REGBANK_inst|read_data1[25]~132_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~135 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux6~0 (
// Equation(s):
// \mux_4to1_inst1|Mux6~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & ((\REGBANK_inst|read_data1[25]~135_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[25]~145_combout ))))

	.dataa(\REGBANK_inst|read_data1[25]~145_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\REGBANK_inst|read_data1[25]~135_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux6~0 .lut_mask = 16'hC808;
defparam \mux_4to1_inst1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~529 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~529_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][25]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][25]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][25]~q ),
	.datad(\REGBANK_inst|mem[20][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~529_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~529 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[25]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y58_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~530 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~530_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[25]~529_combout  & (\REGBANK_inst|mem[28][25]~q )) # (!\REGBANK_inst|read_data2[25]~529_combout  & ((\REGBANK_inst|mem[24][25]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[25]~529_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[28][25]~q ),
	.datac(\REGBANK_inst|mem[24][25]~q ),
	.datad(\REGBANK_inst|read_data2[25]~529_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~530_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~530 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[25]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~527 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~527_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[22][25]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][25]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][25]~q ),
	.datad(\REGBANK_inst|mem[22][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~527_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~527 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[25]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~528 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~528_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[25]~527_combout  & ((\REGBANK_inst|mem[30][25]~q ))) # (!\REGBANK_inst|read_data2[25]~527_combout  & (\REGBANK_inst|mem[26][25]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[25]~527_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[26][25]~q ),
	.datac(\REGBANK_inst|mem[30][25]~q ),
	.datad(\REGBANK_inst|read_data2[25]~527_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~528_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~528 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[25]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~531 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~531_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|read_data2[25]~528_combout ))) # (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[25]~530_combout 
// ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[25]~530_combout ),
	.datad(\REGBANK_inst|read_data2[25]~528_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~531_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~531 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[25]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~532 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~532_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][25]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][25]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][25]~q ),
	.datad(\REGBANK_inst|mem[27][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~532_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~532 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[25]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~533 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~533_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[25]~532_combout  & ((\REGBANK_inst|mem[31][25]~q ))) # (!\REGBANK_inst|read_data2[25]~532_combout  & (\REGBANK_inst|mem[23][25]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[25]~532_combout ))))

	.dataa(\REGBANK_inst|mem[23][25]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[31][25]~q ),
	.datad(\REGBANK_inst|read_data2[25]~532_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~533_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~533 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[25]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~525 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~525_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[25][25]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][25]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][25]~q ),
	.datad(\REGBANK_inst|mem[25][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~525_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~525 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[25]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~526 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~526_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[25]~525_combout  & ((\REGBANK_inst|mem[29][25]~q ))) # (!\REGBANK_inst|read_data2[25]~525_combout  & (\REGBANK_inst|mem[21][25]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[25]~525_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][25]~q ),
	.datac(\REGBANK_inst|mem[29][25]~q ),
	.datad(\REGBANK_inst|read_data2[25]~525_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~526_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~526 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[25]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~534 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~534_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[25]~531_combout  & (\REGBANK_inst|read_data2[25]~533_combout )) # (!\REGBANK_inst|read_data2[25]~531_combout  & ((\REGBANK_inst|read_data2[25]~526_combout ))))) 
// # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[25]~531_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[25]~531_combout ),
	.datac(\REGBANK_inst|read_data2[25]~533_combout ),
	.datad(\REGBANK_inst|read_data2[25]~526_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~534_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~534 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[25]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N17
dffeas \REGBANK_inst|mem[6][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N11
dffeas \REGBANK_inst|mem[7][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N13
dffeas \REGBANK_inst|mem[4][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|mem[5][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[5][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[25]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[5][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[5][25]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[5][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N23
dffeas \REGBANK_inst|mem[5][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[5][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~535 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~535_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][25]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][25]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][25]~q ),
	.datad(\REGBANK_inst|mem[5][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~535_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~535 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[25]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~536 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~536_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[25]~535_combout  & ((\REGBANK_inst|mem[7][25]~q ))) # (!\REGBANK_inst|read_data2[25]~535_combout  & (\REGBANK_inst|mem[6][25]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[25]~535_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[6][25]~q ),
	.datac(\REGBANK_inst|mem[7][25]~q ),
	.datad(\REGBANK_inst|read_data2[25]~535_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~536_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~536 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[25]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N1
dffeas \REGBANK_inst|mem[13][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N3
dffeas \REGBANK_inst|mem[12][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~542 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~542_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|mem[13][25]~q )) # (!\idata[20]~input_o  & ((\REGBANK_inst|mem[12][25]~q )))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[13][25]~q ),
	.datad(\REGBANK_inst|mem[12][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~542_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~542 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[25]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N31
dffeas \REGBANK_inst|mem[15][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[25]~25_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~543 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~543_combout  = (\REGBANK_inst|read_data2[25]~542_combout  & (((\REGBANK_inst|mem[15][25]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[25]~542_combout  & (\idata[21]~input_o  & ((\REGBANK_inst|mem[14][25]~q ))))

	.dataa(\REGBANK_inst|read_data2[25]~542_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[15][25]~q ),
	.datad(\REGBANK_inst|mem[14][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~543_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~543 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[25]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N16
cycloneive_lcell_comb \REGBANK_inst|mem[1][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[1][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N17
dffeas \REGBANK_inst|mem[1][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y59_N27
dffeas \REGBANK_inst|mem[3][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y59_N17
dffeas \REGBANK_inst|mem[0][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N26
cycloneive_lcell_comb \REGBANK_inst|mem[2][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[2][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y59_N27
dffeas \REGBANK_inst|mem[2][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~539 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~539_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[2][25]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][25]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][25]~q ),
	.datad(\REGBANK_inst|mem[2][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~539_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~539 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[25]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~540 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~540_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[25]~539_combout  & ((\REGBANK_inst|mem[3][25]~q ))) # (!\REGBANK_inst|read_data2[25]~539_combout  & (\REGBANK_inst|mem[1][25]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[25]~539_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[1][25]~q ),
	.datac(\REGBANK_inst|mem[3][25]~q ),
	.datad(\REGBANK_inst|read_data2[25]~539_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~540_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~540 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[25]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N15
dffeas \REGBANK_inst|mem[9][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y55_N25
dffeas \REGBANK_inst|mem[11][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y55_N7
dffeas \REGBANK_inst|mem[10][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y55_N25
dffeas \REGBANK_inst|mem[8][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[25]~25_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~537 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~537_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[10][25]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[8][25]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[10][25]~q ),
	.datad(\REGBANK_inst|mem[8][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~537_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~537 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[25]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~538 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~538_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[25]~537_combout  & ((\REGBANK_inst|mem[11][25]~q ))) # (!\REGBANK_inst|read_data2[25]~537_combout  & (\REGBANK_inst|mem[9][25]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[25]~537_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[9][25]~q ),
	.datac(\REGBANK_inst|mem[11][25]~q ),
	.datad(\REGBANK_inst|read_data2[25]~537_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~538_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~538 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[25]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~541 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~541_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|read_data2[25]~538_combout ))) # (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[25]~540_combout 
// ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[25]~540_combout ),
	.datad(\REGBANK_inst|read_data2[25]~538_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~541_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~541 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[25]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~544 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~544_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[25]~541_combout  & ((\REGBANK_inst|read_data2[25]~543_combout ))) # (!\REGBANK_inst|read_data2[25]~541_combout  & (\REGBANK_inst|read_data2[25]~536_combout )))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[25]~541_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[25]~536_combout ),
	.datac(\REGBANK_inst|read_data2[25]~543_combout ),
	.datad(\REGBANK_inst|read_data2[25]~541_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~544_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~544 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[25]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[25]~545 (
// Equation(s):
// \REGBANK_inst|read_data2[25]~545_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[25]~534_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[25]~544_combout ))))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[25]~534_combout ),
	.datad(\REGBANK_inst|read_data2[25]~544_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[25]~545_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[25]~545 .lut_mask = 16'hB1A0;
defparam \REGBANK_inst|read_data2[25]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N14
cycloneive_lcell_comb \mux_2to1_inst1|salida[25]~61 (
// Equation(s):
// \mux_2to1_inst1|salida[25]~61_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[25]~545_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\idata[31]~input_o ),
	.datad(\REGBANK_inst|read_data2[25]~545_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[25]~61 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \ddata_r[24]~input (
	.i(ddata_r[24]),
	.ibar(gnd),
	.o(\ddata_r[24]~input_o ));
// synopsys translate_off
defparam \ddata_r[24]~input .bus_hold = "false";
defparam \ddata_r[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N12
cycloneive_lcell_comb \REGBANK_inst|mem[31][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[31][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[31][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[31][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[31][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y54_N13
dffeas \REGBANK_inst|mem[31][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[31][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N8
cycloneive_lcell_comb \REGBANK_inst|mem[19][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[19][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[19][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[19][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[19][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y54_N9
dffeas \REGBANK_inst|mem[19][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N10
cycloneive_lcell_comb \REGBANK_inst|mem[23][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[23][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N11
dffeas \REGBANK_inst|mem[23][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~511 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~511_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[23][24]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[19][24]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][24]~q ),
	.datad(\REGBANK_inst|mem[23][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~511_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~511 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[24]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y54_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~512 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~512_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[24]~511_combout  & (\REGBANK_inst|mem[31][24]~q )) # (!\REGBANK_inst|read_data2[24]~511_combout  & ((\REGBANK_inst|mem[27][24]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[24]~511_combout ))))

	.dataa(\REGBANK_inst|mem[31][24]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[24]~511_combout ),
	.datad(\REGBANK_inst|mem[27][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~512_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~512 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[24]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N1
dffeas \REGBANK_inst|mem[22][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N23
dffeas \REGBANK_inst|mem[30][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N13
dffeas \REGBANK_inst|mem[18][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N3
dffeas \REGBANK_inst|mem[26][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~504 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~504_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[26][24]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][24]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][24]~q ),
	.datad(\REGBANK_inst|mem[26][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~504_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~504 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[24]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~505 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~505_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[24]~504_combout  & ((\REGBANK_inst|mem[30][24]~q ))) # (!\REGBANK_inst|read_data2[24]~504_combout  & (\REGBANK_inst|mem[22][24]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[24]~504_combout ))))

	.dataa(\REGBANK_inst|mem[22][24]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[30][24]~q ),
	.datad(\REGBANK_inst|read_data2[24]~504_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~505_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~505 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[24]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N12
cycloneive_lcell_comb \REGBANK_inst|mem[28][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N13
dffeas \REGBANK_inst|mem[28][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N25
dffeas \REGBANK_inst|mem[20][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N8
cycloneive_lcell_comb \REGBANK_inst|mem[16][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N9
dffeas \REGBANK_inst|mem[16][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N31
dffeas \REGBANK_inst|mem[24][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~508 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~508_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[24][24]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][24]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][24]~q ),
	.datad(\REGBANK_inst|mem[24][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~508_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~508 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[24]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~509 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~509_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[24]~508_combout  & (\REGBANK_inst|mem[28][24]~q )) # (!\REGBANK_inst|read_data2[24]~508_combout  & ((\REGBANK_inst|mem[20][24]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[24]~508_combout ))))

	.dataa(\REGBANK_inst|mem[28][24]~q ),
	.datab(\REGBANK_inst|mem[20][24]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|read_data2[24]~508_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~509_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~509 .lut_mask = 16'hAFC0;
defparam \REGBANK_inst|read_data2[24]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|mem[25][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][24]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[25][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N5
dffeas \REGBANK_inst|mem[25][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N3
dffeas \REGBANK_inst|mem[29][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N17
dffeas \REGBANK_inst|mem[17][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|mem[21][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][24]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[21][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y51_N19
dffeas \REGBANK_inst|mem[21][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~506 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~506_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[21][24]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][24]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][24]~q ),
	.datad(\REGBANK_inst|mem[21][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~506_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~506 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[24]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~507 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~507_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[24]~506_combout  & ((\REGBANK_inst|mem[29][24]~q ))) # (!\REGBANK_inst|read_data2[24]~506_combout  & (\REGBANK_inst|mem[25][24]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[24]~506_combout ))))

	.dataa(\REGBANK_inst|mem[25][24]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][24]~q ),
	.datad(\REGBANK_inst|read_data2[24]~506_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~507_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~507 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[24]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~510 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~510_combout  = (\idata[20]~input_o  & (((\REGBANK_inst|read_data2[24]~507_combout ) # (\idata[21]~input_o )))) # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[24]~509_combout  & ((!\idata[21]~input_o ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[24]~509_combout ),
	.datac(\REGBANK_inst|read_data2[24]~507_combout ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~510_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~510 .lut_mask = 16'hAAE4;
defparam \REGBANK_inst|read_data2[24]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~513 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~513_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[24]~510_combout  & (\REGBANK_inst|read_data2[24]~512_combout )) # (!\REGBANK_inst|read_data2[24]~510_combout  & ((\REGBANK_inst|read_data2[24]~505_combout ))))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[24]~510_combout ))))

	.dataa(\REGBANK_inst|read_data2[24]~512_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[24]~505_combout ),
	.datad(\REGBANK_inst|read_data2[24]~510_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~513_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~513 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[24]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N30
cycloneive_lcell_comb \REGBANK_inst|mem[3][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[3][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[3][24]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N31
dffeas \REGBANK_inst|mem[3][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N17
dffeas \REGBANK_inst|mem[2][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y54_N29
dffeas \REGBANK_inst|mem[0][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|mem[1][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[1][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][24]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N15
dffeas \REGBANK_inst|mem[1][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~518 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~518_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[1][24]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][24]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][24]~q ),
	.datad(\REGBANK_inst|mem[1][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~518_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~518 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[24]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~519 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~519_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[24]~518_combout  & (\REGBANK_inst|mem[3][24]~q )) # (!\REGBANK_inst|read_data2[24]~518_combout  & ((\REGBANK_inst|mem[2][24]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[24]~518_combout ))))

	.dataa(\REGBANK_inst|mem[3][24]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[2][24]~q ),
	.datad(\REGBANK_inst|read_data2[24]~518_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~519_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~519 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[24]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N9
dffeas \REGBANK_inst|mem[4][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N27
dffeas \REGBANK_inst|mem[6][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~516 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~516_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[6][24]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][24]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][24]~q ),
	.datad(\REGBANK_inst|mem[6][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~516_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~516 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[24]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N23
dffeas \REGBANK_inst|mem[7][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N17
dffeas \REGBANK_inst|mem[5][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~517 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~517_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[24]~516_combout  & (\REGBANK_inst|mem[7][24]~q )) # (!\REGBANK_inst|read_data2[24]~516_combout  & ((\REGBANK_inst|mem[5][24]~q ))))) # (!\idata[20]~input_o  & 
// (\REGBANK_inst|read_data2[24]~516_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[24]~516_combout ),
	.datac(\REGBANK_inst|mem[7][24]~q ),
	.datad(\REGBANK_inst|mem[5][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~517_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~517 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[24]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~520 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~520_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[24]~517_combout ))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[24]~519_combout 
// ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[24]~519_combout ),
	.datad(\REGBANK_inst|read_data2[24]~517_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~520_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~520 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[24]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N17
dffeas \REGBANK_inst|mem[11][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N20
cycloneive_lcell_comb \REGBANK_inst|mem[10][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N21
dffeas \REGBANK_inst|mem[10][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|mem[8][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[8][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[8][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[8][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[8][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N9
dffeas \REGBANK_inst|mem[8][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N26
cycloneive_lcell_comb \REGBANK_inst|mem[9][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N27
dffeas \REGBANK_inst|mem[9][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~514 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~514_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][24]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][24]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][24]~q ),
	.datad(\REGBANK_inst|mem[9][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~514_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~514 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[24]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~515 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~515_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[24]~514_combout  & (\REGBANK_inst|mem[11][24]~q )) # (!\REGBANK_inst|read_data2[24]~514_combout  & ((\REGBANK_inst|mem[10][24]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[24]~514_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[11][24]~q ),
	.datac(\REGBANK_inst|mem[10][24]~q ),
	.datad(\REGBANK_inst|read_data2[24]~514_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~515_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~515 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[24]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N16
cycloneive_lcell_comb \REGBANK_inst|mem[13][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N17
dffeas \REGBANK_inst|mem[13][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N14
cycloneive_lcell_comb \REGBANK_inst|mem[15][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y57_N15
dffeas \REGBANK_inst|mem[15][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N7
dffeas \REGBANK_inst|mem[12][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N13
dffeas \REGBANK_inst|mem[14][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[24]~24_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~521 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~521_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[14][24]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[12][24]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[12][24]~q ),
	.datad(\REGBANK_inst|mem[14][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~521_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~521 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[24]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~522 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~522_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[24]~521_combout  & ((\REGBANK_inst|mem[15][24]~q ))) # (!\REGBANK_inst|read_data2[24]~521_combout  & (\REGBANK_inst|mem[13][24]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[24]~521_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[13][24]~q ),
	.datac(\REGBANK_inst|mem[15][24]~q ),
	.datad(\REGBANK_inst|read_data2[24]~521_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~522_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~522 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[24]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~523 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~523_combout  = (\REGBANK_inst|read_data2[24]~520_combout  & (((\REGBANK_inst|read_data2[24]~522_combout )) # (!\idata[23]~input_o ))) # (!\REGBANK_inst|read_data2[24]~520_combout  & (\idata[23]~input_o  & 
// (\REGBANK_inst|read_data2[24]~515_combout )))

	.dataa(\REGBANK_inst|read_data2[24]~520_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[24]~515_combout ),
	.datad(\REGBANK_inst|read_data2[24]~522_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~523_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~523 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data2[24]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[24]~524 (
// Equation(s):
// \REGBANK_inst|read_data2[24]~524_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[24]~513_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[24]~523_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[24]~513_combout ),
	.datad(\REGBANK_inst|read_data2[24]~523_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[24]~524_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[24]~524 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[24]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N2
cycloneive_lcell_comb \mux_2to1_inst1|salida[24]~62 (
// Equation(s):
// \mux_2to1_inst1|salida[24]~62_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[24]~524_combout ))))

	.dataa(\Imm_Gen_inst|WideOr0~3_combout ),
	.datab(\idata[31]~input_o ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[24]~524_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[24]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[24]~62 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[24]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \ddata_r[23]~input (
	.i(ddata_r[23]),
	.ibar(gnd),
	.o(\ddata_r[23]~input_o ));
// synopsys translate_off
defparam \ddata_r[23]~input .bus_hold = "false";
defparam \ddata_r[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y53_N5
dffeas \REGBANK_inst|mem[23][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N11
dffeas \REGBANK_inst|mem[31][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N5
dffeas \REGBANK_inst|mem[19][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y53_N3
dffeas \REGBANK_inst|mem[27][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~490 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~490_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[27][23]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[19][23]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][23]~q ),
	.datad(\REGBANK_inst|mem[27][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~490_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~490 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[23]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~491 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~491_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[23]~490_combout  & ((\REGBANK_inst|mem[31][23]~q ))) # (!\REGBANK_inst|read_data2[23]~490_combout  & (\REGBANK_inst|mem[23][23]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[23]~490_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[23][23]~q ),
	.datac(\REGBANK_inst|mem[31][23]~q ),
	.datad(\REGBANK_inst|read_data2[23]~490_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~491_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~491 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[23]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|mem[21][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N9
dffeas \REGBANK_inst|mem[21][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N31
dffeas \REGBANK_inst|mem[29][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N9
dffeas \REGBANK_inst|mem[17][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|mem[25][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N19
dffeas \REGBANK_inst|mem[25][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~483 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~483_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[25][23]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][23]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][23]~q ),
	.datad(\REGBANK_inst|mem[25][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~483_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~483 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[23]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~484 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~484_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[23]~483_combout  & ((\REGBANK_inst|mem[29][23]~q ))) # (!\REGBANK_inst|read_data2[23]~483_combout  & (\REGBANK_inst|mem[21][23]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[23]~483_combout ))))

	.dataa(\REGBANK_inst|mem[21][23]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[29][23]~q ),
	.datad(\REGBANK_inst|read_data2[23]~483_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~484_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~484 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[23]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N28
cycloneive_lcell_comb \REGBANK_inst|mem[28][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N29
dffeas \REGBANK_inst|mem[28][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N24
cycloneive_lcell_comb \REGBANK_inst|mem[16][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y57_N25
dffeas \REGBANK_inst|mem[16][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y57_N31
dffeas \REGBANK_inst|mem[20][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~487 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~487_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o )))) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][23]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][23]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[16][23]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|mem[20][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~487_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~487 .lut_mask = 16'hF4A4;
defparam \REGBANK_inst|read_data2[23]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y57_N29
dffeas \REGBANK_inst|mem[24][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~488 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~488_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[23]~487_combout  & (\REGBANK_inst|mem[28][23]~q )) # (!\REGBANK_inst|read_data2[23]~487_combout  & ((\REGBANK_inst|mem[24][23]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[23]~487_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[28][23]~q ),
	.datac(\REGBANK_inst|read_data2[23]~487_combout ),
	.datad(\REGBANK_inst|mem[24][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~488_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~488 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[23]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N17
dffeas \REGBANK_inst|mem[26][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N15
dffeas \REGBANK_inst|mem[30][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N17
dffeas \REGBANK_inst|mem[18][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N11
dffeas \REGBANK_inst|mem[22][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~485 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~485_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[22][23]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][23]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][23]~q ),
	.datad(\REGBANK_inst|mem[22][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~485_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~485 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[23]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~486 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~486_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[23]~485_combout  & ((\REGBANK_inst|mem[30][23]~q ))) # (!\REGBANK_inst|read_data2[23]~485_combout  & (\REGBANK_inst|mem[26][23]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[23]~485_combout ))))

	.dataa(\REGBANK_inst|mem[26][23]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[30][23]~q ),
	.datad(\REGBANK_inst|read_data2[23]~485_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~486_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~486 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[23]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~489 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~489_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[23]~486_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[23]~488_combout )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[23]~488_combout ),
	.datad(\REGBANK_inst|read_data2[23]~486_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~489_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~489 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[23]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~492 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~492_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[23]~489_combout  & (\REGBANK_inst|read_data2[23]~491_combout )) # (!\REGBANK_inst|read_data2[23]~489_combout  & ((\REGBANK_inst|read_data2[23]~484_combout ))))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[23]~489_combout ))))

	.dataa(\REGBANK_inst|read_data2[23]~491_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[23]~484_combout ),
	.datad(\REGBANK_inst|read_data2[23]~489_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~492_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~492 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[23]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N5
dffeas \REGBANK_inst|mem[4][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|mem[5][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[5][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[5][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[5][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[5][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N5
dffeas \REGBANK_inst|mem[5][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~493 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~493_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][23]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][23]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][23]~q ),
	.datad(\REGBANK_inst|mem[5][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~493_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~493 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[23]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N27
dffeas \REGBANK_inst|mem[7][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~494 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~494_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[23]~493_combout  & (\REGBANK_inst|mem[7][23]~q )) # (!\REGBANK_inst|read_data2[23]~493_combout  & ((\REGBANK_inst|mem[6][23]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[23]~493_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[23]~493_combout ),
	.datac(\REGBANK_inst|mem[7][23]~q ),
	.datad(\REGBANK_inst|mem[6][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~494_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~494 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[23]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N19
dffeas \REGBANK_inst|mem[12][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|mem[13][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[23]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][23]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[13][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N17
dffeas \REGBANK_inst|mem[13][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~500 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~500_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[13][23]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[12][23]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[12][23]~q ),
	.datad(\REGBANK_inst|mem[13][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~500_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~500 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[23]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N17
dffeas \REGBANK_inst|mem[14][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y55_N21
dffeas \REGBANK_inst|mem[15][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[23]~23_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~501 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~501_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[23]~500_combout  & ((\REGBANK_inst|mem[15][23]~q ))) # (!\REGBANK_inst|read_data2[23]~500_combout  & (\REGBANK_inst|mem[14][23]~q )))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[23]~500_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[23]~500_combout ),
	.datac(\REGBANK_inst|mem[14][23]~q ),
	.datad(\REGBANK_inst|mem[15][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~501_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~501 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[23]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y55_N12
cycloneive_lcell_comb \REGBANK_inst|mem[11][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[11][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[11][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[11][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[11][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y55_N13
dffeas \REGBANK_inst|mem[11][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[11][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y55_N17
dffeas \REGBANK_inst|mem[10][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y55_N19
dffeas \REGBANK_inst|mem[8][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~495 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~495_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[10][23]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[8][23]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[10][23]~q ),
	.datad(\REGBANK_inst|mem[8][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~495_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~495 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[23]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N17
dffeas \REGBANK_inst|mem[9][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y55_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~496 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~496_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[23]~495_combout  & (\REGBANK_inst|mem[11][23]~q )) # (!\REGBANK_inst|read_data2[23]~495_combout  & ((\REGBANK_inst|mem[9][23]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[23]~495_combout ))))

	.dataa(\REGBANK_inst|mem[11][23]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[23]~495_combout ),
	.datad(\REGBANK_inst|mem[9][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~496_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~496 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[23]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|mem[1][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[1][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N1
dffeas \REGBANK_inst|mem[1][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y55_N29
dffeas \REGBANK_inst|mem[3][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N17
dffeas \REGBANK_inst|mem[0][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N19
dffeas \REGBANK_inst|mem[2][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[23]~23_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~497 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~497_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][23]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][23]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][23]~q ),
	.datad(\REGBANK_inst|mem[2][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~497_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~497 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[23]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~498 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~498_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[23]~497_combout  & ((\REGBANK_inst|mem[3][23]~q ))) # (!\REGBANK_inst|read_data2[23]~497_combout  & (\REGBANK_inst|mem[1][23]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[23]~497_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[1][23]~q ),
	.datac(\REGBANK_inst|mem[3][23]~q ),
	.datad(\REGBANK_inst|read_data2[23]~497_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~498_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~498 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[23]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~499 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~499_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|read_data2[23]~496_combout )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|read_data2[23]~498_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[23]~496_combout ),
	.datad(\REGBANK_inst|read_data2[23]~498_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~499_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~499 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[23]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~502 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~502_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[23]~499_combout  & ((\REGBANK_inst|read_data2[23]~501_combout ))) # (!\REGBANK_inst|read_data2[23]~499_combout  & (\REGBANK_inst|read_data2[23]~494_combout )))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[23]~499_combout ))))

	.dataa(\REGBANK_inst|read_data2[23]~494_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[23]~501_combout ),
	.datad(\REGBANK_inst|read_data2[23]~499_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~502_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~502 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[23]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[23]~503 (
// Equation(s):
// \REGBANK_inst|read_data2[23]~503_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[23]~492_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[23]~502_combout ))))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[23]~492_combout ),
	.datad(\REGBANK_inst|read_data2[23]~502_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[23]~503_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[23]~503 .lut_mask = 16'hB1A0;
defparam \REGBANK_inst|read_data2[23]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N12
cycloneive_lcell_comb \mux_2to1_inst1|salida[23]~63 (
// Equation(s):
// \mux_2to1_inst1|salida[23]~63_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[23]~503_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\idata[31]~input_o ),
	.datad(\REGBANK_inst|read_data2[23]~503_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[23]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[23]~63 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[23]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \ddata_r[22]~input (
	.i(ddata_r[22]),
	.ibar(gnd),
	.o(\ddata_r[22]~input_o ));
// synopsys translate_off
defparam \ddata_r[22]~input .bus_hold = "false";
defparam \ddata_r[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~146 (
// Equation(s):
// \ALU_inst|ShiftLeft0~146_combout  = (\mux_2to1_inst1|salida[1]~53_combout ) # ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector3~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[2]~62_combout ))))

	.dataa(\Imm_Gen_inst|Selector3~0_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[2]~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~146_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~146 .lut_mask = 16'hEFEC;
defparam \ALU_inst|ShiftLeft0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~166 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~166_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[25][23]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[17][23]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[17][23]~q ),
	.datad(\REGBANK_inst|mem[25][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~166_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~166 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[23]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~167 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~167_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[23]~166_combout  & ((\REGBANK_inst|mem[29][23]~q ))) # (!\REGBANK_inst|read_data1[23]~166_combout  & (\REGBANK_inst|mem[21][23]~q )))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[23]~166_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[21][23]~q ),
	.datac(\REGBANK_inst|mem[29][23]~q ),
	.datad(\REGBANK_inst|read_data1[23]~166_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~167_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~167 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[23]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~173 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~173_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[27][23]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[19][23]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][23]~q ),
	.datad(\REGBANK_inst|mem[19][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~173 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~174 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~174_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[23]~173_combout  & ((\REGBANK_inst|mem[31][23]~q ))) # (!\REGBANK_inst|read_data1[23]~173_combout  & (\REGBANK_inst|mem[23][23]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[23]~173_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[23]~173_combout ),
	.datac(\REGBANK_inst|mem[23][23]~q ),
	.datad(\REGBANK_inst|mem[31][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~174 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~170 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~170_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[20][23]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][23]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][23]~q ),
	.datad(\REGBANK_inst|mem[16][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~170 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~171 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~171_combout  = (\REGBANK_inst|read_data1[23]~170_combout  & (((\REGBANK_inst|mem[28][23]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[23]~170_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[24][23]~q )))

	.dataa(\REGBANK_inst|read_data1[23]~170_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][23]~q ),
	.datad(\REGBANK_inst|mem[28][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~171 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~168 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~168_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][23]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][23]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][23]~q ),
	.datad(\REGBANK_inst|mem[18][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~168_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~168 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[23]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~169 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~169_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[23]~168_combout  & (\REGBANK_inst|mem[30][23]~q )) # (!\REGBANK_inst|read_data1[23]~168_combout  & ((\REGBANK_inst|mem[26][23]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[23]~168_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[30][23]~q ),
	.datac(\REGBANK_inst|mem[26][23]~q ),
	.datad(\REGBANK_inst|read_data1[23]~168_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~169 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~172 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~172_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|read_data1[23]~169_combout ))) # (!\idata[16]~input_o  & (\REGBANK_inst|read_data1[23]~171_combout 
// ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[23]~171_combout ),
	.datad(\REGBANK_inst|read_data1[23]~169_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~172 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~175 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~175_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[23]~172_combout  & ((\REGBANK_inst|read_data1[23]~174_combout ))) # (!\REGBANK_inst|read_data1[23]~172_combout  & (\REGBANK_inst|read_data1[23]~167_combout )))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[23]~172_combout ))))

	.dataa(\REGBANK_inst|read_data1[23]~167_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[23]~174_combout ),
	.datad(\REGBANK_inst|read_data1[23]~172_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~175 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~452 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~452_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[23]~175_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[23]~185_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[23]~175_combout ),
	.datad(\REGBANK_inst|read_data1[23]~185_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~452_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~452 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[23]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N14
cycloneive_lcell_comb \ALU_inst|ShiftRight1~24 (
// Equation(s):
// \ALU_inst|ShiftRight1~24_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[25]~447_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[23]~452_combout )))

	.dataa(\REGBANK_inst|read_data1[25]~447_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[23]~452_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~24 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N15
dffeas \REGBANK_inst|mem[23][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N29
dffeas \REGBANK_inst|mem[19][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~193 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~193_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[23][22]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[19][22]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[23][22]~q ),
	.datad(\REGBANK_inst|mem[19][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~193 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N17
dffeas \REGBANK_inst|mem[27][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N19
dffeas \REGBANK_inst|mem[31][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~194 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~194_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[22]~193_combout  & ((\REGBANK_inst|mem[31][22]~q ))) # (!\REGBANK_inst|read_data1[22]~193_combout  & (\REGBANK_inst|mem[27][22]~q )))) # (!\idata[18]~input_o  & 
// (\REGBANK_inst|read_data1[22]~193_combout ))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[22]~193_combout ),
	.datac(\REGBANK_inst|mem[27][22]~q ),
	.datad(\REGBANK_inst|mem[31][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~194 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|mem[25][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[22]~22_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][22]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N5
dffeas \REGBANK_inst|mem[25][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N15
dffeas \REGBANK_inst|mem[29][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|mem[21][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[22]~22_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][22]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y51_N23
dffeas \REGBANK_inst|mem[21][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y51_N5
dffeas \REGBANK_inst|mem[17][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~188 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~188_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[21][22]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][22]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[21][22]~q ),
	.datad(\REGBANK_inst|mem[17][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~188_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~188 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[22]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~189 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~189_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[22]~188_combout  & ((\REGBANK_inst|mem[29][22]~q ))) # (!\REGBANK_inst|read_data1[22]~188_combout  & (\REGBANK_inst|mem[25][22]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[22]~188_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[25][22]~q ),
	.datac(\REGBANK_inst|mem[29][22]~q ),
	.datad(\REGBANK_inst|read_data1[22]~188_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~189 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|mem[28][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[22]~22_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][22]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N29
dffeas \REGBANK_inst|mem[28][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N5
dffeas \REGBANK_inst|mem[20][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N19
dffeas \REGBANK_inst|mem[24][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|mem[16][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[22]~22_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][22]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N9
dffeas \REGBANK_inst|mem[16][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~190 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~190_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[24][22]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][22]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][22]~q ),
	.datad(\REGBANK_inst|mem[16][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~190_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~190 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[22]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~191 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~191_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[22]~190_combout  & (\REGBANK_inst|mem[28][22]~q )) # (!\REGBANK_inst|read_data1[22]~190_combout  & ((\REGBANK_inst|mem[20][22]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[22]~190_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][22]~q ),
	.datac(\REGBANK_inst|mem[20][22]~q ),
	.datad(\REGBANK_inst|read_data1[22]~190_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~191 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~192 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~192_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|read_data1[22]~189_combout )) # (!\idata[15]~input_o  & ((\REGBANK_inst|read_data1[22]~191_combout 
// )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[22]~189_combout ),
	.datad(\REGBANK_inst|read_data1[22]~191_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~192 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N11
dffeas \REGBANK_inst|mem[30][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \REGBANK_inst|mem[22][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \REGBANK_inst|mem[26][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y56_N29
dffeas \REGBANK_inst|mem[18][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~186 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~186_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][22]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][22]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][22]~q ),
	.datad(\REGBANK_inst|mem[18][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~186_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~186 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[22]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~187 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~187_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[22]~186_combout  & (\REGBANK_inst|mem[30][22]~q )) # (!\REGBANK_inst|read_data1[22]~186_combout  & ((\REGBANK_inst|mem[22][22]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[22]~186_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[30][22]~q ),
	.datac(\REGBANK_inst|mem[22][22]~q ),
	.datad(\REGBANK_inst|read_data1[22]~186_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~187_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~187 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[22]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~195 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~195_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[22]~192_combout  & (\REGBANK_inst|read_data1[22]~194_combout )) # (!\REGBANK_inst|read_data1[22]~192_combout  & ((\REGBANK_inst|read_data1[22]~187_combout ))))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[22]~192_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[22]~194_combout ),
	.datac(\REGBANK_inst|read_data1[22]~192_combout ),
	.datad(\REGBANK_inst|read_data1[22]~187_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~195 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data1[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~454 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~454_combout  = (\idata[19]~input_o  & ((\REGBANK_inst|read_data1[22]~195_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[22]~205_combout ))

	.dataa(\idata[19]~input_o ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[22]~205_combout ),
	.datad(\REGBANK_inst|read_data1[22]~195_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~454_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~454 .lut_mask = 16'hFA50;
defparam \REGBANK_inst|read_data1[22]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~163 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~163_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[14][24]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[12][24]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[14][24]~q ),
	.datad(\REGBANK_inst|mem[12][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~163 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~164 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~164_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[24]~163_combout  & ((\REGBANK_inst|mem[15][24]~q ))) # (!\REGBANK_inst|read_data1[24]~163_combout  & (\REGBANK_inst|mem[13][24]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[24]~163_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[13][24]~q ),
	.datac(\REGBANK_inst|mem[15][24]~q ),
	.datad(\REGBANK_inst|read_data1[24]~163_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~164 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~156 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~156_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[9][24]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][24]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][24]~q ),
	.datad(\REGBANK_inst|mem[8][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~156 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~157 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~157_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[24]~156_combout  & ((\REGBANK_inst|mem[11][24]~q ))) # (!\REGBANK_inst|read_data1[24]~156_combout  & (\REGBANK_inst|mem[10][24]~q )))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[24]~156_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[10][24]~q ),
	.datac(\REGBANK_inst|mem[11][24]~q ),
	.datad(\REGBANK_inst|read_data1[24]~156_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~157 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~158 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~158_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[6][24]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][24]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][24]~q ),
	.datad(\REGBANK_inst|mem[4][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~158 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~159 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~159_combout  = (\REGBANK_inst|read_data1[24]~158_combout  & (((\REGBANK_inst|mem[7][24]~q )) # (!\idata[15]~input_o ))) # (!\REGBANK_inst|read_data1[24]~158_combout  & (\idata[15]~input_o  & (\REGBANK_inst|mem[5][24]~q )))

	.dataa(\REGBANK_inst|read_data1[24]~158_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][24]~q ),
	.datad(\REGBANK_inst|mem[7][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~159 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~160 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~160_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][24]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][24]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][24]~q ),
	.datad(\REGBANK_inst|mem[0][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~160 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~161 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~161_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[24]~160_combout  & (\REGBANK_inst|mem[3][24]~q )) # (!\REGBANK_inst|read_data1[24]~160_combout  & ((\REGBANK_inst|mem[2][24]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[24]~160_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][24]~q ),
	.datac(\REGBANK_inst|mem[2][24]~q ),
	.datad(\REGBANK_inst|read_data1[24]~160_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~161 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~162 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~162_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|read_data1[24]~159_combout )) # (!\idata[17]~input_o  & ((\REGBANK_inst|read_data1[24]~161_combout 
// )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[24]~159_combout ),
	.datad(\REGBANK_inst|read_data1[24]~161_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~162 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~165 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~165_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[24]~162_combout  & (\REGBANK_inst|read_data1[24]~164_combout )) # (!\REGBANK_inst|read_data1[24]~162_combout  & ((\REGBANK_inst|read_data1[24]~157_combout ))))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[24]~162_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[24]~164_combout ),
	.datac(\REGBANK_inst|read_data1[24]~157_combout ),
	.datad(\REGBANK_inst|read_data1[24]~162_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~165 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~449 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~449_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[24]~155_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[24]~165_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[24]~155_combout ),
	.datad(\REGBANK_inst|read_data1[24]~165_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~449_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~449 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[24]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight1~2 (
// Equation(s):
// \ALU_inst|ShiftRight1~2_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[24]~449_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[22]~454_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[22]~454_combout ),
	.datad(\REGBANK_inst|read_data1[24]~449_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~2 .lut_mask = 16'hFC30;
defparam \ALU_inst|ShiftRight1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight1~25 (
// Equation(s):
// \ALU_inst|ShiftRight1~25_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~24_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~2_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~24_combout ),
	.datad(\ALU_inst|ShiftRight1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~25 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~67 (
// Equation(s):
// \ALU_inst|ShiftRight0~67_combout  = (\ALU_inst|ShiftRight0~49_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~30_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~25_combout )))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftRight0~49_combout ),
	.datac(\ALU_inst|ShiftRight1~30_combout ),
	.datad(\ALU_inst|ShiftRight1~25_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~67 .lut_mask = 16'hC480;
defparam \ALU_inst|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight0~68 (
// Equation(s):
// \ALU_inst|ShiftRight0~68_combout  = (\ALU_inst|ShiftRight0~67_combout ) # ((!\ALU_inst|ShiftLeft0~146_combout  & (\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight1~28_combout )))

	.dataa(\ALU_inst|ShiftLeft0~146_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight1~28_combout ),
	.datad(\ALU_inst|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~68 .lut_mask = 16'hFF40;
defparam \ALU_inst|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N13
dffeas \REGBANK_inst|mem[10][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y55_N27
dffeas \REGBANK_inst|mem[8][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N0
cycloneive_lcell_comb \REGBANK_inst|mem[9][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[22]~22_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][22]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N1
dffeas \REGBANK_inst|mem[9][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~472 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~472_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][22]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][22]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][22]~q ),
	.datad(\REGBANK_inst|mem[9][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~472_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~472 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[22]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~473 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~473_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[22]~472_combout  & ((\REGBANK_inst|mem[11][22]~q ))) # (!\REGBANK_inst|read_data2[22]~472_combout  & (\REGBANK_inst|mem[10][22]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~472_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[10][22]~q ),
	.datac(\REGBANK_inst|mem[11][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~472_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~473_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~473 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[22]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N4
cycloneive_lcell_comb \REGBANK_inst|mem[2][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[2][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][22]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y55_N5
dffeas \REGBANK_inst|mem[2][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y55_N23
dffeas \REGBANK_inst|mem[3][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y55_N25
dffeas \REGBANK_inst|mem[0][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N14
cycloneive_lcell_comb \REGBANK_inst|mem[1][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[1][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][22]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y55_N15
dffeas \REGBANK_inst|mem[1][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~476 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~476_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][22]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][22]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][22]~q ),
	.datad(\REGBANK_inst|mem[1][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~476_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~476 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[22]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~477 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~477_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[22]~476_combout  & ((\REGBANK_inst|mem[3][22]~q ))) # (!\REGBANK_inst|read_data2[22]~476_combout  & (\REGBANK_inst|mem[2][22]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~476_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[2][22]~q ),
	.datac(\REGBANK_inst|mem[3][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~476_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~477_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~477 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[22]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N29
dffeas \REGBANK_inst|mem[5][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N31
dffeas \REGBANK_inst|mem[7][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N17
dffeas \REGBANK_inst|mem[4][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N11
dffeas \REGBANK_inst|mem[6][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~474 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~474_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][22]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][22]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][22]~q ),
	.datad(\REGBANK_inst|mem[6][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~474_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~474 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[22]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~475 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~475_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[22]~474_combout  & ((\REGBANK_inst|mem[7][22]~q ))) # (!\REGBANK_inst|read_data2[22]~474_combout  & (\REGBANK_inst|mem[5][22]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~474_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[5][22]~q ),
	.datac(\REGBANK_inst|mem[7][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~474_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~475_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~475 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[22]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~478 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~478_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[22]~475_combout ))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[22]~477_combout 
// ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[22]~477_combout ),
	.datad(\REGBANK_inst|read_data2[22]~475_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~478_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~478 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[22]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N20
cycloneive_lcell_comb \REGBANK_inst|mem[13][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][22]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[13][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y57_N21
dffeas \REGBANK_inst|mem[13][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N22
cycloneive_lcell_comb \REGBANK_inst|mem[15][22]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][22]~feeder_combout  = \mux_2to1_inst2|salida[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[22]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][22]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[15][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y57_N23
dffeas \REGBANK_inst|mem[15][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N1
dffeas \REGBANK_inst|mem[14][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N11
dffeas \REGBANK_inst|mem[12][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~479 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~479_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[14][22]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[12][22]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][22]~q ),
	.datad(\REGBANK_inst|mem[12][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~479_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~479 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[22]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~480 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~480_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[22]~479_combout  & ((\REGBANK_inst|mem[15][22]~q ))) # (!\REGBANK_inst|read_data2[22]~479_combout  & (\REGBANK_inst|mem[13][22]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~479_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[13][22]~q ),
	.datac(\REGBANK_inst|mem[15][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~479_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~480_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~480 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[22]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~481 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~481_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[22]~478_combout  & ((\REGBANK_inst|read_data2[22]~480_combout ))) # (!\REGBANK_inst|read_data2[22]~478_combout  & (\REGBANK_inst|read_data2[22]~473_combout )))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[22]~478_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[22]~473_combout ),
	.datac(\REGBANK_inst|read_data2[22]~478_combout ),
	.datad(\REGBANK_inst|read_data2[22]~480_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~481_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~481 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[22]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~469 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~469_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[23][22]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[19][22]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][22]~q ),
	.datad(\REGBANK_inst|mem[23][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~469_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~469 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[22]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~470 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~470_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[22]~469_combout  & ((\REGBANK_inst|mem[31][22]~q ))) # (!\REGBANK_inst|read_data2[22]~469_combout  & (\REGBANK_inst|mem[27][22]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~469_combout ))))

	.dataa(\REGBANK_inst|mem[27][22]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[31][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~469_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~470_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~470 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[22]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~464 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~464_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[21][22]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][22]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][22]~q ),
	.datad(\REGBANK_inst|mem[21][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~464_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~464 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[22]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~465 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~465_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[22]~464_combout  & ((\REGBANK_inst|mem[29][22]~q ))) # (!\REGBANK_inst|read_data2[22]~464_combout  & (\REGBANK_inst|mem[25][22]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~464_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[25][22]~q ),
	.datac(\REGBANK_inst|mem[29][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~464_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~465_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~465 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[22]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~466 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~466_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[24][22]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][22]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][22]~q ),
	.datad(\REGBANK_inst|mem[24][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~466_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~466 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[22]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~467 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~467_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[22]~466_combout  & (\REGBANK_inst|mem[28][22]~q )) # (!\REGBANK_inst|read_data2[22]~466_combout  & ((\REGBANK_inst|mem[20][22]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~466_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][22]~q ),
	.datac(\REGBANK_inst|mem[20][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~466_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~467_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~467 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[22]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~468 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~468_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|read_data2[22]~465_combout )) # (!\idata[20]~input_o  & ((\REGBANK_inst|read_data2[22]~467_combout 
// )))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[22]~465_combout ),
	.datad(\REGBANK_inst|read_data2[22]~467_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~468_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~468 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[22]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~462 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~462_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[26][22]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][22]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][22]~q ),
	.datad(\REGBANK_inst|mem[26][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~462_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~462 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[22]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~463 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~463_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[22]~462_combout  & ((\REGBANK_inst|mem[30][22]~q ))) # (!\REGBANK_inst|read_data2[22]~462_combout  & (\REGBANK_inst|mem[22][22]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[22]~462_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[22][22]~q ),
	.datac(\REGBANK_inst|mem[30][22]~q ),
	.datad(\REGBANK_inst|read_data2[22]~462_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~463_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~463 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[22]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~471 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~471_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[22]~468_combout  & (\REGBANK_inst|read_data2[22]~470_combout )) # (!\REGBANK_inst|read_data2[22]~468_combout  & ((\REGBANK_inst|read_data2[22]~463_combout ))))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[22]~468_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[22]~470_combout ),
	.datac(\REGBANK_inst|read_data2[22]~468_combout ),
	.datad(\REGBANK_inst|read_data2[22]~463_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~471_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~471 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[22]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[22]~482 (
// Equation(s):
// \REGBANK_inst|read_data2[22]~482_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[22]~471_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[22]~481_combout )))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[22]~481_combout ),
	.datad(\REGBANK_inst|read_data2[22]~471_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[22]~482_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[22]~482 .lut_mask = 16'hBA10;
defparam \REGBANK_inst|read_data2[22]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N22
cycloneive_lcell_comb \mux_2to1_inst1|salida[22]~64 (
// Equation(s):
// \mux_2to1_inst1|salida[22]~64_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[22]~482_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\idata[31]~input_o ),
	.datad(\REGBANK_inst|read_data2[22]~482_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[22]~64 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N22
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~38 (
// Equation(s):
// \ALU_inst|ShiftLeft0~38_combout  = (\mux_2to1_inst1|salida[1]~53_combout ) # ((\mux_2to1_inst1|salida[0]~54_combout ) # (\mux_2to1_inst1|salida[2]~51_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_2to1_inst1|salida[2]~51_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~38 .lut_mask = 16'hFFFC;
defparam \ALU_inst|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight1~49 (
// Equation(s):
// \ALU_inst|ShiftRight1~49_combout  = (\ALU_inst|ShiftLeft0~38_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\ALU_inst|ShiftLeft0~38_combout  & ((\REGBANK_inst|read_data1[30]~450_combout )))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\ALU_inst|ShiftLeft0~38_combout ),
	.datad(\REGBANK_inst|read_data1[30]~450_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~49 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight1~50 (
// Equation(s):
// \ALU_inst|ShiftRight1~50_combout  = (\ALU_inst|ShiftRight0~67_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight1~49_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight1~49_combout ),
	.datad(\ALU_inst|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~50 .lut_mask = 16'hFF80;
defparam \ALU_inst|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N4
cycloneive_lcell_comb \ALU_inst|Mux9~4 (
// Equation(s):
// \ALU_inst|Mux9~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[22]~64_combout ) # ((\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux3~2_combout  & \ALU_inst|ShiftRight1~50_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[22]~64_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~4 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \ddata_r[21]~input (
	.i(ddata_r[21]),
	.ibar(gnd),
	.o(\ddata_r[21]~input_o ));
// synopsys translate_off
defparam \ddata_r[21]~input .bus_hold = "false";
defparam \ddata_r[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N20
cycloneive_lcell_comb \mux_2to1_inst2|salida[21]~21 (
// Equation(s):
// \mux_2to1_inst2|salida[21]~21_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux10~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[21]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(\ddata_r[21]~input_o ),
	.datac(gnd),
	.datad(\ALU_inst|Mux10~7_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[21]~21 .lut_mask = 16'hEE44;
defparam \mux_2to1_inst2|salida[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N19
dffeas \REGBANK_inst|mem[21][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N9
dffeas \REGBANK_inst|mem[29][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N29
dffeas \REGBANK_inst|mem[17][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N15
dffeas \REGBANK_inst|mem[25][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~441 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~441_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][21]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][21]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][21]~q ),
	.datad(\REGBANK_inst|mem[25][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~441_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~441 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[21]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~442 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~442_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[21]~441_combout  & ((\REGBANK_inst|mem[29][21]~q ))) # (!\REGBANK_inst|read_data2[21]~441_combout  & (\REGBANK_inst|mem[21][21]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[21]~441_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][21]~q ),
	.datac(\REGBANK_inst|mem[29][21]~q ),
	.datad(\REGBANK_inst|read_data2[21]~441_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~442_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~442 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[21]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|mem[26][21]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][21]~feeder_combout  = \mux_2to1_inst2|salida[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[21]~21_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][21]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[26][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N15
dffeas \REGBANK_inst|mem[26][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N25
dffeas \REGBANK_inst|mem[30][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N11
dffeas \REGBANK_inst|mem[18][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|mem[22][21]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][21]~feeder_combout  = \mux_2to1_inst2|salida[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[21]~21_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][21]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N29
dffeas \REGBANK_inst|mem[22][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~443 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~443_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[22][21]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][21]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][21]~q ),
	.datad(\REGBANK_inst|mem[22][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~443_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~443 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[21]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~444 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~444_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[21]~443_combout  & ((\REGBANK_inst|mem[30][21]~q ))) # (!\REGBANK_inst|read_data2[21]~443_combout  & (\REGBANK_inst|mem[26][21]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[21]~443_combout ))))

	.dataa(\REGBANK_inst|mem[26][21]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[30][21]~q ),
	.datad(\REGBANK_inst|read_data2[21]~443_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~444_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~444 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[21]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N15
dffeas \REGBANK_inst|mem[16][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N23
dffeas \REGBANK_inst|mem[20][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~445 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~445_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][21]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][21]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][21]~q ),
	.datad(\REGBANK_inst|mem[20][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~445_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~445 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[21]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N9
dffeas \REGBANK_inst|mem[28][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N29
dffeas \REGBANK_inst|mem[24][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~446 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~446_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[21]~445_combout  & (\REGBANK_inst|mem[28][21]~q )) # (!\REGBANK_inst|read_data2[21]~445_combout  & ((\REGBANK_inst|mem[24][21]~q ))))) # (!\idata[23]~input_o  & 
// (\REGBANK_inst|read_data2[21]~445_combout ))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[21]~445_combout ),
	.datac(\REGBANK_inst|mem[28][21]~q ),
	.datad(\REGBANK_inst|mem[24][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~446_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~446 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[21]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~447 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~447_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|read_data2[21]~444_combout )) # (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[21]~446_combout 
// )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[21]~444_combout ),
	.datad(\REGBANK_inst|read_data2[21]~446_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~447_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~447 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[21]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N25
dffeas \REGBANK_inst|mem[23][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N23
dffeas \REGBANK_inst|mem[31][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N21
dffeas \REGBANK_inst|mem[19][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y53_N23
dffeas \REGBANK_inst|mem[27][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~448 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~448_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[27][21]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[19][21]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][21]~q ),
	.datad(\REGBANK_inst|mem[27][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~448_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~448 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[21]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~449 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~449_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[21]~448_combout  & ((\REGBANK_inst|mem[31][21]~q ))) # (!\REGBANK_inst|read_data2[21]~448_combout  & (\REGBANK_inst|mem[23][21]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[21]~448_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[23][21]~q ),
	.datac(\REGBANK_inst|mem[31][21]~q ),
	.datad(\REGBANK_inst|read_data2[21]~448_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~449_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~449 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[21]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~450 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~450_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[21]~447_combout  & ((\REGBANK_inst|read_data2[21]~449_combout ))) # (!\REGBANK_inst|read_data2[21]~447_combout  & (\REGBANK_inst|read_data2[21]~442_combout )))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[21]~447_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[21]~442_combout ),
	.datac(\REGBANK_inst|read_data2[21]~447_combout ),
	.datad(\REGBANK_inst|read_data2[21]~449_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~450_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~450 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[21]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N27
dffeas \REGBANK_inst|mem[12][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneive_lcell_comb \REGBANK_inst|mem[13][21]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][21]~feeder_combout  = \mux_2to1_inst2|salida[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[21]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][21]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[13][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N11
dffeas \REGBANK_inst|mem[13][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~458 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~458_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[13][21]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[12][21]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[12][21]~q ),
	.datad(\REGBANK_inst|mem[13][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~458_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~458 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[21]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N25
dffeas \REGBANK_inst|mem[14][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y56_N9
dffeas \REGBANK_inst|mem[15][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~459 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~459_combout  = (\REGBANK_inst|read_data2[21]~458_combout  & (((\REGBANK_inst|mem[15][21]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[21]~458_combout  & (\idata[21]~input_o  & (\REGBANK_inst|mem[14][21]~q )))

	.dataa(\REGBANK_inst|read_data2[21]~458_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][21]~q ),
	.datad(\REGBANK_inst|mem[15][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~459_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~459 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data2[21]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y56_N1
dffeas \REGBANK_inst|mem[4][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N3
dffeas \REGBANK_inst|mem[5][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~451 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~451_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[5][21]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][21]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][21]~q ),
	.datad(\REGBANK_inst|mem[5][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~451_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~451 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[21]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y56_N31
dffeas \REGBANK_inst|mem[7][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N19
dffeas \REGBANK_inst|mem[6][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~452 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~452_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[21]~451_combout  & (\REGBANK_inst|mem[7][21]~q )) # (!\REGBANK_inst|read_data2[21]~451_combout  & ((\REGBANK_inst|mem[6][21]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[21]~451_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[21]~451_combout ),
	.datac(\REGBANK_inst|mem[7][21]~q ),
	.datad(\REGBANK_inst|mem[6][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~452_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~452 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[21]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N17
dffeas \REGBANK_inst|mem[1][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N13
dffeas \REGBANK_inst|mem[3][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N7
dffeas \REGBANK_inst|mem[0][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N23
dffeas \REGBANK_inst|mem[2][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~455 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~455_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[2][21]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][21]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][21]~q ),
	.datad(\REGBANK_inst|mem[2][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~455_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~455 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[21]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~456 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~456_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[21]~455_combout  & ((\REGBANK_inst|mem[3][21]~q ))) # (!\REGBANK_inst|read_data2[21]~455_combout  & (\REGBANK_inst|mem[1][21]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[21]~455_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[1][21]~q ),
	.datac(\REGBANK_inst|mem[3][21]~q ),
	.datad(\REGBANK_inst|read_data2[21]~455_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~456_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~456 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[21]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|mem[9][21]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][21]~feeder_combout  = \mux_2to1_inst2|salida[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[21]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][21]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[9][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N5
dffeas \REGBANK_inst|mem[9][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N31
dffeas \REGBANK_inst|mem[11][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N1
dffeas \REGBANK_inst|mem[8][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N27
dffeas \REGBANK_inst|mem[10][21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[21]~21_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][21] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~453 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~453_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[10][21]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][21]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][21]~q ),
	.datad(\REGBANK_inst|mem[10][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~453_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~453 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[21]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~454 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~454_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[21]~453_combout  & ((\REGBANK_inst|mem[11][21]~q ))) # (!\REGBANK_inst|read_data2[21]~453_combout  & (\REGBANK_inst|mem[9][21]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[21]~453_combout ))))

	.dataa(\REGBANK_inst|mem[9][21]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[11][21]~q ),
	.datad(\REGBANK_inst|read_data2[21]~453_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~454_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~454 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[21]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~457 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~457_combout  = (\idata[22]~input_o  & (((\idata[23]~input_o )))) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|read_data2[21]~454_combout ))) # (!\idata[23]~input_o  & 
// (\REGBANK_inst|read_data2[21]~456_combout ))))

	.dataa(\REGBANK_inst|read_data2[21]~456_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\idata[23]~input_o ),
	.datad(\REGBANK_inst|read_data2[21]~454_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~457_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~457 .lut_mask = 16'hF2C2;
defparam \REGBANK_inst|read_data2[21]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~460 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~460_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[21]~457_combout  & (\REGBANK_inst|read_data2[21]~459_combout )) # (!\REGBANK_inst|read_data2[21]~457_combout  & ((\REGBANK_inst|read_data2[21]~452_combout ))))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[21]~457_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[21]~459_combout ),
	.datac(\REGBANK_inst|read_data2[21]~452_combout ),
	.datad(\REGBANK_inst|read_data2[21]~457_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~460_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~460 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[21]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[21]~461 (
// Equation(s):
// \REGBANK_inst|read_data2[21]~461_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[21]~450_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[21]~460_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[21]~450_combout ),
	.datad(\REGBANK_inst|read_data2[21]~460_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[21]~461_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[21]~461 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[21]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N22
cycloneive_lcell_comb \mux_2to1_inst1|salida[21]~65 (
// Equation(s):
// \mux_2to1_inst1|salida[21]~65_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[21]~461_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[21]~461_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[21]~65 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~213 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~213_combout  = (\idata[18]~input_o  & (((\REGBANK_inst|mem[27][21]~q ) # (\idata[17]~input_o )))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[19][21]~q  & ((!\idata[17]~input_o ))))

	.dataa(\REGBANK_inst|mem[19][21]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][21]~q ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~213 .lut_mask = 16'hCCE2;
defparam \REGBANK_inst|read_data1[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~214 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~214_combout  = (\REGBANK_inst|read_data1[21]~213_combout  & (((\REGBANK_inst|mem[31][21]~q )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[21]~213_combout  & (\idata[17]~input_o  & (\REGBANK_inst|mem[23][21]~q )))

	.dataa(\REGBANK_inst|read_data1[21]~213_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][21]~q ),
	.datad(\REGBANK_inst|mem[31][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~214 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~208 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~208_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[22][21]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & (\REGBANK_inst|mem[18][21]~q )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[18][21]~q ),
	.datad(\REGBANK_inst|mem[22][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~208_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~208 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[21]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~209 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~209_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[21]~208_combout  & ((\REGBANK_inst|mem[30][21]~q ))) # (!\REGBANK_inst|read_data1[21]~208_combout  & (\REGBANK_inst|mem[26][21]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[21]~208_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[26][21]~q ),
	.datac(\REGBANK_inst|read_data1[21]~208_combout ),
	.datad(\REGBANK_inst|mem[30][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~209_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~209 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[21]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~210 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~210_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][21]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][21]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][21]~q ),
	.datad(\REGBANK_inst|mem[16][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~210_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~210 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[21]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~211 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~211_combout  = (\REGBANK_inst|read_data1[21]~210_combout  & (((\REGBANK_inst|mem[28][21]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[21]~210_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[24][21]~q )))

	.dataa(\REGBANK_inst|read_data1[21]~210_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][21]~q ),
	.datad(\REGBANK_inst|mem[28][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~211 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~212 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~212_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|read_data1[21]~209_combout )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|read_data1[21]~211_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[21]~209_combout ),
	.datad(\REGBANK_inst|read_data1[21]~211_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~212 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~206 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~206_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[25][21]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][21]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[25][21]~q ),
	.datad(\REGBANK_inst|mem[17][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~206_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~206 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[21]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~207 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~207_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[21]~206_combout  & (\REGBANK_inst|mem[29][21]~q )) # (!\REGBANK_inst|read_data1[21]~206_combout  & ((\REGBANK_inst|mem[21][21]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[21]~206_combout ))))

	.dataa(\REGBANK_inst|mem[29][21]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][21]~q ),
	.datad(\REGBANK_inst|read_data1[21]~206_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~207_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~207 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[21]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~215 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~215_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[21]~212_combout  & (\REGBANK_inst|read_data1[21]~214_combout )) # (!\REGBANK_inst|read_data1[21]~212_combout  & ((\REGBANK_inst|read_data1[21]~207_combout ))))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[21]~212_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|read_data1[21]~214_combout ),
	.datac(\REGBANK_inst|read_data1[21]~212_combout ),
	.datad(\REGBANK_inst|read_data1[21]~207_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~215 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data1[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~223 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~223_combout  = (\idata[16]~input_o  & (((\idata[15]~input_o )))) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[13][21]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][21]~q )))))

	.dataa(\REGBANK_inst|mem[13][21]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\idata[15]~input_o ),
	.datad(\REGBANK_inst|mem[12][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~223 .lut_mask = 16'hE3E0;
defparam \REGBANK_inst|read_data1[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~224 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~224_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[21]~223_combout  & (\REGBANK_inst|mem[15][21]~q )) # (!\REGBANK_inst|read_data1[21]~223_combout  & ((\REGBANK_inst|mem[14][21]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[21]~223_combout ))))

	.dataa(\REGBANK_inst|mem[15][21]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[14][21]~q ),
	.datad(\REGBANK_inst|read_data1[21]~223_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~224 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~218 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~218_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[10][21]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][21]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[10][21]~q ),
	.datad(\REGBANK_inst|mem[8][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~218 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~219 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~219_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[21]~218_combout  & ((\REGBANK_inst|mem[11][21]~q ))) # (!\REGBANK_inst|read_data1[21]~218_combout  & (\REGBANK_inst|mem[9][21]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[21]~218_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[9][21]~q ),
	.datac(\REGBANK_inst|read_data1[21]~218_combout ),
	.datad(\REGBANK_inst|mem[11][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~219 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~220 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~220_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][21]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][21]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][21]~q ),
	.datad(\REGBANK_inst|mem[0][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~220 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~221 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~221_combout  = (\REGBANK_inst|read_data1[21]~220_combout  & (((\REGBANK_inst|mem[3][21]~q )) # (!\idata[15]~input_o ))) # (!\REGBANK_inst|read_data1[21]~220_combout  & (\idata[15]~input_o  & (\REGBANK_inst|mem[1][21]~q )))

	.dataa(\REGBANK_inst|read_data1[21]~220_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][21]~q ),
	.datad(\REGBANK_inst|mem[3][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~221 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~222 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~222_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|read_data1[21]~219_combout )) # (!\idata[18]~input_o  & ((\REGBANK_inst|read_data1[21]~221_combout 
// )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[21]~219_combout ),
	.datad(\REGBANK_inst|read_data1[21]~221_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~222 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~216 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~216_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[5][21]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][21]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][21]~q ),
	.datad(\REGBANK_inst|mem[4][21]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~216 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~217 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~217_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[21]~216_combout  & (\REGBANK_inst|mem[7][21]~q )) # (!\REGBANK_inst|read_data1[21]~216_combout  & ((\REGBANK_inst|mem[6][21]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[21]~216_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[7][21]~q ),
	.datac(\REGBANK_inst|mem[6][21]~q ),
	.datad(\REGBANK_inst|read_data1[21]~216_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~217 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~225 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~225_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[21]~222_combout  & (\REGBANK_inst|read_data1[21]~224_combout )) # (!\REGBANK_inst|read_data1[21]~222_combout  & ((\REGBANK_inst|read_data1[21]~217_combout ))))) 
// # (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[21]~222_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[21]~224_combout ),
	.datac(\REGBANK_inst|read_data1[21]~222_combout ),
	.datad(\REGBANK_inst|read_data1[21]~217_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~225 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data1[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux10~0 (
// Equation(s):
// \mux_4to1_inst1|Mux10~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[21]~215_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[21]~225_combout )))))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\REGBANK_inst|read_data1[21]~215_combout ),
	.datad(\REGBANK_inst|read_data1[21]~225_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux10~0 .lut_mask = 16'hC480;
defparam \mux_4to1_inst1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \ddata_r[20]~input (
	.i(ddata_r[20]),
	.ibar(gnd),
	.o(\ddata_r[20]~input_o ));
// synopsys translate_off
defparam \ddata_r[20]~input .bus_hold = "false";
defparam \ddata_r[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[21]~453 (
// Equation(s):
// \REGBANK_inst|read_data1[21]~453_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[21]~215_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[21]~225_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[21]~215_combout ),
	.datad(\REGBANK_inst|read_data1[21]~225_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[21]~453_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[21]~453 .lut_mask = 16'hF5A0;
defparam \REGBANK_inst|read_data1[21]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~10 (
// Equation(s):
// \ALU_inst|ShiftRight0~10_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[23]~452_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[21]~453_combout )))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[23]~452_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[21]~453_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~10 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y53_N31
dffeas \REGBANK_inst|mem[31][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N1
dffeas \REGBANK_inst|mem[19][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y53_N31
dffeas \REGBANK_inst|mem[23][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~233 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~233_combout  = (\idata[17]~input_o  & (((\REGBANK_inst|mem[23][20]~q ) # (\idata[18]~input_o )))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[19][20]~q  & ((!\idata[18]~input_o ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[19][20]~q ),
	.datac(\REGBANK_inst|mem[23][20]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~233 .lut_mask = 16'hAAE4;
defparam \REGBANK_inst|read_data1[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~234 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~234_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[20]~233_combout  & (\REGBANK_inst|mem[31][20]~q )) # (!\REGBANK_inst|read_data1[20]~233_combout  & ((\REGBANK_inst|mem[27][20]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~233_combout ))))

	.dataa(\REGBANK_inst|mem[31][20]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][20]~q ),
	.datad(\REGBANK_inst|read_data1[20]~233_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~234 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|mem[22][20]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][20]~feeder_combout  = \mux_2to1_inst2|salida[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[20]~20_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][20]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N21
dffeas \REGBANK_inst|mem[22][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N17
dffeas \REGBANK_inst|mem[18][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \REGBANK_inst|mem[26][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~226 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~226_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[26][20]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[18][20]~q ))))

	.dataa(\REGBANK_inst|mem[18][20]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][20]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~226_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~226 .lut_mask = 16'hFC22;
defparam \REGBANK_inst|read_data1[20]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N11
dffeas \REGBANK_inst|mem[30][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~227 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~227_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[20]~226_combout  & ((\REGBANK_inst|mem[30][20]~q ))) # (!\REGBANK_inst|read_data1[20]~226_combout  & (\REGBANK_inst|mem[22][20]~q )))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~226_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[22][20]~q ),
	.datac(\REGBANK_inst|read_data1[20]~226_combout ),
	.datad(\REGBANK_inst|mem[30][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~227_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~227 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[20]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|mem[28][20]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][20]~feeder_combout  = \mux_2to1_inst2|salida[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][20]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[28][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N21
dffeas \REGBANK_inst|mem[28][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N21
dffeas \REGBANK_inst|mem[20][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N7
dffeas \REGBANK_inst|mem[24][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|mem[16][20]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][20]~feeder_combout  = \mux_2to1_inst2|salida[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][20]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[16][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N17
dffeas \REGBANK_inst|mem[16][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~230 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~230_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[24][20]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][20]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][20]~q ),
	.datad(\REGBANK_inst|mem[16][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~230_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~230 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[20]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~231 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~231_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[20]~230_combout  & (\REGBANK_inst|mem[28][20]~q )) # (!\REGBANK_inst|read_data1[20]~230_combout  & ((\REGBANK_inst|mem[20][20]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~230_combout ))))

	.dataa(\REGBANK_inst|mem[28][20]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][20]~q ),
	.datad(\REGBANK_inst|read_data1[20]~230_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~231 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N3
dffeas \REGBANK_inst|mem[29][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N9
dffeas \REGBANK_inst|mem[25][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|mem[21][20]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][20]~feeder_combout  = \mux_2to1_inst2|salida[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][20]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[21][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N23
dffeas \REGBANK_inst|mem[21][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N25
dffeas \REGBANK_inst|mem[17][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~228 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~228_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|mem[21][20]~q ) # ((\idata[18]~input_o )))) # (!\idata[17]~input_o  & (((\REGBANK_inst|mem[17][20]~q  & !\idata[18]~input_o ))))

	.dataa(\REGBANK_inst|mem[21][20]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[17][20]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~228_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~228 .lut_mask = 16'hCCB8;
defparam \REGBANK_inst|read_data1[20]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~229 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~229_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[20]~228_combout  & (\REGBANK_inst|mem[29][20]~q )) # (!\REGBANK_inst|read_data1[20]~228_combout  & ((\REGBANK_inst|mem[25][20]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~228_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[29][20]~q ),
	.datac(\REGBANK_inst|mem[25][20]~q ),
	.datad(\REGBANK_inst|read_data1[20]~228_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~229_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~229 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[20]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~232 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~232_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|read_data1[20]~229_combout ))) # (!\idata[15]~input_o  & (\REGBANK_inst|read_data1[20]~231_combout 
// ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[20]~231_combout ),
	.datad(\REGBANK_inst|read_data1[20]~229_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~232 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~235 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~235_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[20]~232_combout  & (\REGBANK_inst|read_data1[20]~234_combout )) # (!\REGBANK_inst|read_data1[20]~232_combout  & ((\REGBANK_inst|read_data1[20]~227_combout ))))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[20]~232_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[20]~234_combout ),
	.datac(\REGBANK_inst|read_data1[20]~227_combout ),
	.datad(\REGBANK_inst|read_data1[20]~232_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~235 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N19
dffeas \REGBANK_inst|mem[11][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N1
dffeas \REGBANK_inst|mem[10][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N3
dffeas \REGBANK_inst|mem[9][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N21
dffeas \REGBANK_inst|mem[8][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~236 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~236_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[9][20]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][20]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][20]~q ),
	.datad(\REGBANK_inst|mem[8][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~236 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~237 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~237_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[20]~236_combout  & (\REGBANK_inst|mem[11][20]~q )) # (!\REGBANK_inst|read_data1[20]~236_combout  & ((\REGBANK_inst|mem[10][20]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~236_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[11][20]~q ),
	.datac(\REGBANK_inst|mem[10][20]~q ),
	.datad(\REGBANK_inst|read_data1[20]~236_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~237 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N9
dffeas \REGBANK_inst|mem[13][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N27
dffeas \REGBANK_inst|mem[14][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N3
dffeas \REGBANK_inst|mem[12][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~243 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~243_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][20]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][20]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][20]~q ),
	.datad(\REGBANK_inst|mem[12][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~243 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N31
dffeas \REGBANK_inst|mem[15][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[20]~20_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~244 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~244_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[20]~243_combout  & ((\REGBANK_inst|mem[15][20]~q ))) # (!\REGBANK_inst|read_data1[20]~243_combout  & (\REGBANK_inst|mem[13][20]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~243_combout ))))

	.dataa(\REGBANK_inst|mem[13][20]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[20]~243_combout ),
	.datad(\REGBANK_inst|mem[15][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~244 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N15
dffeas \REGBANK_inst|mem[3][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N17
dffeas \REGBANK_inst|mem[2][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N15
dffeas \REGBANK_inst|mem[1][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N29
dffeas \REGBANK_inst|mem[0][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~240 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~240_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[1][20]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][20]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[1][20]~q ),
	.datad(\REGBANK_inst|mem[0][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~240 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~241 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~241_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[20]~240_combout  & (\REGBANK_inst|mem[3][20]~q )) # (!\REGBANK_inst|read_data1[20]~240_combout  & ((\REGBANK_inst|mem[2][20]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~240_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][20]~q ),
	.datac(\REGBANK_inst|mem[2][20]~q ),
	.datad(\REGBANK_inst|read_data1[20]~240_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~241 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N21
dffeas \REGBANK_inst|mem[7][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N25
dffeas \REGBANK_inst|mem[5][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N3
dffeas \REGBANK_inst|mem[6][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N1
dffeas \REGBANK_inst|mem[4][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~238 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~238_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][20]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][20]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][20]~q ),
	.datad(\REGBANK_inst|mem[4][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~238 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~239 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~239_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[20]~238_combout  & (\REGBANK_inst|mem[7][20]~q )) # (!\REGBANK_inst|read_data1[20]~238_combout  & ((\REGBANK_inst|mem[5][20]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[20]~238_combout ))))

	.dataa(\REGBANK_inst|mem[7][20]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][20]~q ),
	.datad(\REGBANK_inst|read_data1[20]~238_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~239 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~242 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~242_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|read_data1[20]~239_combout )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & (\REGBANK_inst|read_data1[20]~241_combout )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[20]~241_combout ),
	.datad(\REGBANK_inst|read_data1[20]~239_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~242 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~245 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~245_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[20]~242_combout  & ((\REGBANK_inst|read_data1[20]~244_combout ))) # (!\REGBANK_inst|read_data1[20]~242_combout  & (\REGBANK_inst|read_data1[20]~237_combout )))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[20]~242_combout ))))

	.dataa(\REGBANK_inst|read_data1[20]~237_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[20]~244_combout ),
	.datad(\REGBANK_inst|read_data1[20]~242_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~245 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[20]~455 (
// Equation(s):
// \REGBANK_inst|read_data1[20]~455_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[20]~235_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[20]~245_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[20]~235_combout ),
	.datad(\REGBANK_inst|read_data1[20]~245_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[20]~455_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[20]~455 .lut_mask = 16'hF5A0;
defparam \REGBANK_inst|read_data1[20]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight0~11 (
// Equation(s):
// \ALU_inst|ShiftRight0~11_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[22]~454_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[20]~455_combout )))

	.dataa(\REGBANK_inst|read_data1[22]~454_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[20]~455_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~11 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight0~12 (
// Equation(s):
// \ALU_inst|ShiftRight0~12_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~10_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~11_combout )))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight0~10_combout ),
	.datac(\ALU_inst|ShiftRight0~11_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~12 .lut_mask = 16'hCCF0;
defparam \ALU_inst|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight0~61 (
// Equation(s):
// \ALU_inst|ShiftRight0~61_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~6_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~12_combout ))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight0~12_combout ),
	.datad(\ALU_inst|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~61 .lut_mask = 16'hFA50;
defparam \ALU_inst|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight0~8 (
// Equation(s):
// \ALU_inst|ShiftRight0~8_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[30]~450_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[28]~451_combout 
// ))))

	.dataa(\REGBANK_inst|read_data1[28]~451_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[30]~450_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~8 .lut_mask = 16'h00E2;
defparam \ALU_inst|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N20
cycloneive_lcell_comb \ALU_inst|ShiftRight0~60 (
// Equation(s):
// \ALU_inst|ShiftRight0~60_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~7_combout ) # (\ALU_inst|ShiftRight0~8_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~7_combout ),
	.datad(\ALU_inst|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~60 .lut_mask = 16'h2220;
defparam \ALU_inst|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~62 (
// Equation(s):
// \ALU_inst|ShiftRight0~62_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight0~60_combout ) # ((!\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight0~61_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~61_combout ),
	.datad(\ALU_inst|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~62 .lut_mask = 16'hAA20;
defparam \ALU_inst|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight1~44 (
// Equation(s):
// \ALU_inst|ShiftRight1~44_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\REGBANK_inst|read_data1[31]~24_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~8_combout ) # ((\ALU_inst|ShiftRight0~7_combout ))))

	.dataa(\ALU_inst|ShiftRight0~8_combout ),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~44 .lut_mask = 16'hCFCA;
defparam \ALU_inst|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight1~45 (
// Equation(s):
// \ALU_inst|ShiftRight1~45_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight1~44_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight0~61_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~61_combout ),
	.datad(\ALU_inst|ShiftRight1~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~45 .lut_mask = 16'hA820;
defparam \ALU_inst|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N4
cycloneive_lcell_comb \ALU_inst|Mux11~4 (
// Equation(s):
// \ALU_inst|Mux11~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[20]~66_combout ) # ((\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux3~2_combout  & \ALU_inst|ShiftRight1~45_combout ))))

	.dataa(\mux_2to1_inst1|salida[20]~66_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~4 .lut_mask = 16'hCBC8;
defparam \ALU_inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux11~0 (
// Equation(s):
// \mux_4to1_inst1|Mux11~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[20]~235_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[20]~245_combout )))))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\REGBANK_inst|read_data1[20]~235_combout ),
	.datad(\REGBANK_inst|read_data1[20]~245_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux11~0 .lut_mask = 16'hC480;
defparam \mux_4to1_inst1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \ddata_r[19]~input (
	.i(ddata_r[19]),
	.ibar(gnd),
	.o(\ddata_r[19]~input_o ));
// synopsys translate_off
defparam \ddata_r[19]~input .bus_hold = "false";
defparam \ddata_r[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y53_N11
dffeas \REGBANK_inst|mem[27][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N17
dffeas \REGBANK_inst|mem[19][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~253 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~253_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[27][19]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[19][19]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][19]~q ),
	.datad(\REGBANK_inst|mem[19][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~253 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N29
dffeas \REGBANK_inst|mem[23][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N27
dffeas \REGBANK_inst|mem[31][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~254 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~254_combout  = (\REGBANK_inst|read_data1[19]~253_combout  & (((\REGBANK_inst|mem[31][19]~q )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[19]~253_combout  & (\idata[17]~input_o  & (\REGBANK_inst|mem[23][19]~q )))

	.dataa(\REGBANK_inst|read_data1[19]~253_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][19]~q ),
	.datad(\REGBANK_inst|mem[31][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~254 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|mem[26][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[26][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N13
dffeas \REGBANK_inst|mem[26][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N15
dffeas \REGBANK_inst|mem[30][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|mem[22][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N23
dffeas \REGBANK_inst|mem[22][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N21
dffeas \REGBANK_inst|mem[18][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~248 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~248_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[22][19]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[18][19]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[22][19]~q ),
	.datad(\REGBANK_inst|mem[18][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~248_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~248 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[19]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~249 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~249_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[19]~248_combout  & ((\REGBANK_inst|mem[30][19]~q ))) # (!\REGBANK_inst|read_data1[19]~248_combout  & (\REGBANK_inst|mem[26][19]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[19]~248_combout ))))

	.dataa(\REGBANK_inst|mem[26][19]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[30][19]~q ),
	.datad(\REGBANK_inst|read_data1[19]~248_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~249_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~249 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[19]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N28
cycloneive_lcell_comb \REGBANK_inst|mem[28][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N29
dffeas \REGBANK_inst|mem[28][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N1
dffeas \REGBANK_inst|mem[24][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N3
dffeas \REGBANK_inst|mem[20][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N4
cycloneive_lcell_comb \REGBANK_inst|mem[16][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N5
dffeas \REGBANK_inst|mem[16][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~250 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~250_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][19]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][19]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][19]~q ),
	.datad(\REGBANK_inst|mem[16][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~250_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~250 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[19]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~251 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~251_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[19]~250_combout  & (\REGBANK_inst|mem[28][19]~q )) # (!\REGBANK_inst|read_data1[19]~250_combout  & ((\REGBANK_inst|mem[24][19]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[19]~250_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[28][19]~q ),
	.datac(\REGBANK_inst|mem[24][19]~q ),
	.datad(\REGBANK_inst|read_data1[19]~250_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~251_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~251 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[19]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~252 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~252_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o )))) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|read_data1[19]~249_combout )) # (!\idata[16]~input_o  & 
// ((\REGBANK_inst|read_data1[19]~251_combout )))))

	.dataa(\REGBANK_inst|read_data1[19]~249_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|read_data1[19]~251_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~252 .lut_mask = 16'hE3E0;
defparam \REGBANK_inst|read_data1[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N19
dffeas \REGBANK_inst|mem[25][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N29
dffeas \REGBANK_inst|mem[17][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~246 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~246_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[25][19]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][19]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[25][19]~q ),
	.datad(\REGBANK_inst|mem[17][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~246_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~246 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[19]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N1
dffeas \REGBANK_inst|mem[21][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N21
dffeas \REGBANK_inst|mem[29][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~247 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~247_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[19]~246_combout  & ((\REGBANK_inst|mem[29][19]~q ))) # (!\REGBANK_inst|read_data1[19]~246_combout  & (\REGBANK_inst|mem[21][19]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[19]~246_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[19]~246_combout ),
	.datac(\REGBANK_inst|mem[21][19]~q ),
	.datad(\REGBANK_inst|mem[29][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~247_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~247 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[19]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~255 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~255_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[19]~252_combout  & (\REGBANK_inst|read_data1[19]~254_combout )) # (!\REGBANK_inst|read_data1[19]~252_combout  & ((\REGBANK_inst|read_data1[19]~247_combout ))))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[19]~252_combout ))))

	.dataa(\REGBANK_inst|read_data1[19]~254_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[19]~252_combout ),
	.datad(\REGBANK_inst|read_data1[19]~247_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~255 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N12
cycloneive_lcell_comb \REGBANK_inst|mem[7][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[7][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[19]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[7][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[7][19]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[7][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N13
dffeas \REGBANK_inst|mem[7][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N23
dffeas \REGBANK_inst|mem[6][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \REGBANK_inst|mem[5][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N29
dffeas \REGBANK_inst|mem[4][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~256 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~256_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][19]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][19]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][19]~q ),
	.datad(\REGBANK_inst|mem[4][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~256 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~257 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~257_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[19]~256_combout  & (\REGBANK_inst|mem[7][19]~q )) # (!\REGBANK_inst|read_data1[19]~256_combout  & ((\REGBANK_inst|mem[6][19]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[19]~256_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[7][19]~q ),
	.datac(\REGBANK_inst|mem[6][19]~q ),
	.datad(\REGBANK_inst|read_data1[19]~256_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~257 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneive_lcell_comb \REGBANK_inst|mem[13][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N5
dffeas \REGBANK_inst|mem[13][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~263 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~263_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|mem[13][19]~q ) # ((\idata[16]~input_o )))) # (!\idata[15]~input_o  & (((\REGBANK_inst|mem[12][19]~q  & !\idata[16]~input_o ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[13][19]~q ),
	.datac(\REGBANK_inst|mem[12][19]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~263 .lut_mask = 16'hAAD8;
defparam \REGBANK_inst|read_data1[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N19
dffeas \REGBANK_inst|mem[15][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N9
dffeas \REGBANK_inst|mem[14][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~264 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~264_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[19]~263_combout  & (\REGBANK_inst|mem[15][19]~q )) # (!\REGBANK_inst|read_data1[19]~263_combout  & ((\REGBANK_inst|mem[14][19]~q ))))) # (!\idata[16]~input_o  & 
// (\REGBANK_inst|read_data1[19]~263_combout ))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[19]~263_combout ),
	.datac(\REGBANK_inst|mem[15][19]~q ),
	.datad(\REGBANK_inst|mem[14][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~264 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data1[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N15
dffeas \REGBANK_inst|mem[11][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N21
dffeas \REGBANK_inst|mem[9][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N19
dffeas \REGBANK_inst|mem[10][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N17
dffeas \REGBANK_inst|mem[8][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~258 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~258_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[10][19]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][19]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[10][19]~q ),
	.datad(\REGBANK_inst|mem[8][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~258 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~259 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~259_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[19]~258_combout  & (\REGBANK_inst|mem[11][19]~q )) # (!\REGBANK_inst|read_data1[19]~258_combout  & ((\REGBANK_inst|mem[9][19]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[19]~258_combout ))))

	.dataa(\REGBANK_inst|mem[11][19]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][19]~q ),
	.datad(\REGBANK_inst|read_data1[19]~258_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~259 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N16
cycloneive_lcell_comb \REGBANK_inst|mem[3][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[3][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[3][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N17
dffeas \REGBANK_inst|mem[3][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N1
dffeas \REGBANK_inst|mem[1][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|mem[2][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[2][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N27
dffeas \REGBANK_inst|mem[2][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N8
cycloneive_lcell_comb \REGBANK_inst|mem[0][19]~feeder (
// Equation(s):
// \REGBANK_inst|mem[0][19]~feeder_combout  = \mux_2to1_inst2|salida[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[19]~19_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[0][19]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N9
dffeas \REGBANK_inst|mem[0][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~260 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~260_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|mem[2][19]~q ) # ((\idata[15]~input_o )))) # (!\idata[16]~input_o  & (((!\idata[15]~input_o  & \REGBANK_inst|mem[0][19]~q ))))

	.dataa(\REGBANK_inst|mem[2][19]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\idata[15]~input_o ),
	.datad(\REGBANK_inst|mem[0][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~260 .lut_mask = 16'hCBC8;
defparam \REGBANK_inst|read_data1[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~261 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~261_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[19]~260_combout  & (\REGBANK_inst|mem[3][19]~q )) # (!\REGBANK_inst|read_data1[19]~260_combout  & ((\REGBANK_inst|mem[1][19]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[19]~260_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[3][19]~q ),
	.datac(\REGBANK_inst|mem[1][19]~q ),
	.datad(\REGBANK_inst|read_data1[19]~260_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~261 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~262 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~262_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|read_data1[19]~259_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|read_data1[19]~261_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[19]~259_combout ),
	.datad(\REGBANK_inst|read_data1[19]~261_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~262 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~265 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~265_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[19]~262_combout  & ((\REGBANK_inst|read_data1[19]~264_combout ))) # (!\REGBANK_inst|read_data1[19]~262_combout  & (\REGBANK_inst|read_data1[19]~257_combout )))) 
// # (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[19]~262_combout ))))

	.dataa(\REGBANK_inst|read_data1[19]~257_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[19]~264_combout ),
	.datad(\REGBANK_inst|read_data1[19]~262_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~265 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[19]~456 (
// Equation(s):
// \REGBANK_inst|read_data1[19]~456_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[19]~255_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[19]~265_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[19]~255_combout ),
	.datad(\REGBANK_inst|read_data1[19]~265_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[19]~456_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[19]~456 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[19]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N18
cycloneive_lcell_comb \ALU_inst|ShiftRight1~26 (
// Equation(s):
// \ALU_inst|ShiftRight1~26_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[21]~453_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[19]~456_combout )))

	.dataa(\REGBANK_inst|read_data1[21]~453_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[19]~456_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~26 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
cycloneive_lcell_comb \ALU_inst|ShiftRight1~35 (
// Equation(s):
// \ALU_inst|ShiftRight1~35_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~11_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~26_combout )))

	.dataa(\ALU_inst|ShiftRight0~11_combout ),
	.datab(\ALU_inst|ShiftRight1~26_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~35 .lut_mask = 16'hACAC;
defparam \ALU_inst|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[26]~448 (
// Equation(s):
// \REGBANK_inst|read_data1[26]~448_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[26]~115_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[26]~125_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[26]~115_combout ),
	.datad(\REGBANK_inst|read_data1[26]~125_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[26]~448_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[26]~448 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[26]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight0~5 (
// Equation(s):
// \ALU_inst|ShiftRight0~5_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[26]~448_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[24]~449_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[24]~449_combout ),
	.datad(\REGBANK_inst|read_data1[26]~448_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~5 .lut_mask = 16'hFC30;
defparam \ALU_inst|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight1~34 (
// Equation(s):
// \ALU_inst|ShiftRight1~34_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~5_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~24_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight1~24_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~34 .lut_mask = 16'hFC0C;
defparam \ALU_inst|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight0~54 (
// Equation(s):
// \ALU_inst|ShiftRight0~54_combout  = (\ALU_inst|ShiftRight0~49_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~34_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~35_combout ))))

	.dataa(\ALU_inst|ShiftRight1~35_combout ),
	.datab(\ALU_inst|ShiftRight0~49_combout ),
	.datac(\ALU_inst|ShiftRight1~34_combout ),
	.datad(\mux_2to1_inst1|salida[2]~51_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~54 .lut_mask = 16'hC088;
defparam \ALU_inst|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N14
cycloneive_lcell_comb \ALU_inst|ShiftRight0~57 (
// Equation(s):
// \ALU_inst|ShiftRight0~57_combout  = (\ALU_inst|ShiftRight0~54_combout ) # ((\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight0~56_combout ))

	.dataa(\ALU_inst|ShiftRight0~54_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[3]~50_combout ),
	.datad(\ALU_inst|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~57 .lut_mask = 16'hFAAA;
defparam \ALU_inst|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux12~0 (
// Equation(s):
// \mux_4to1_inst1|Mux12~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[19]~255_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[19]~265_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[19]~255_combout ),
	.datad(\REGBANK_inst|read_data1[19]~265_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux12~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y56_N1
dffeas \REGBANK_inst|mem[13][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y56_N27
dffeas \REGBANK_inst|mem[15][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[18]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N15
dffeas \REGBANK_inst|mem[12][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N5
dffeas \REGBANK_inst|mem[14][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~283 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~283_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|mem[14][18]~q ))) # (!\idata[16]~input_o  & (\REGBANK_inst|mem[12][18]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[12][18]~q ),
	.datad(\REGBANK_inst|mem[14][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~283 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~284 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~284_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[18]~283_combout  & ((\REGBANK_inst|mem[15][18]~q ))) # (!\REGBANK_inst|read_data1[18]~283_combout  & (\REGBANK_inst|mem[13][18]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[18]~283_combout ))))

	.dataa(\REGBANK_inst|mem[13][18]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[15][18]~q ),
	.datad(\REGBANK_inst|read_data1[18]~283_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~284 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N5
dffeas \REGBANK_inst|mem[8][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N7
dffeas \REGBANK_inst|mem[9][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~276 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~276_combout  = (\idata[16]~input_o  & (((\idata[15]~input_o )))) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[9][18]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[8][18]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[8][18]~q ),
	.datac(\REGBANK_inst|mem[9][18]~q ),
	.datad(\idata[15]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~276 .lut_mask = 16'hFA44;
defparam \REGBANK_inst|read_data1[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N17
dffeas \REGBANK_inst|mem[10][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N23
dffeas \REGBANK_inst|mem[11][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~277 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~277_combout  = (\REGBANK_inst|read_data1[18]~276_combout  & (((\REGBANK_inst|mem[11][18]~q )) # (!\idata[16]~input_o ))) # (!\REGBANK_inst|read_data1[18]~276_combout  & (\idata[16]~input_o  & (\REGBANK_inst|mem[10][18]~q )))

	.dataa(\REGBANK_inst|read_data1[18]~276_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][18]~q ),
	.datad(\REGBANK_inst|mem[11][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~277 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N5
dffeas \REGBANK_inst|mem[7][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N19
dffeas \REGBANK_inst|mem[6][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N25
dffeas \REGBANK_inst|mem[4][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~278 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~278_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][18]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][18]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][18]~q ),
	.datad(\REGBANK_inst|mem[4][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~278 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N0
cycloneive_lcell_comb \REGBANK_inst|mem[5][18]~feeder (
// Equation(s):
// \REGBANK_inst|mem[5][18]~feeder_combout  = \mux_2to1_inst2|salida[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[18]~18_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[5][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[5][18]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[5][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N1
dffeas \REGBANK_inst|mem[5][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~279 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~279_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[18]~278_combout  & (\REGBANK_inst|mem[7][18]~q )) # (!\REGBANK_inst|read_data1[18]~278_combout  & ((\REGBANK_inst|mem[5][18]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[18]~278_combout ))))

	.dataa(\REGBANK_inst|mem[7][18]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[18]~278_combout ),
	.datad(\REGBANK_inst|mem[5][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~279 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y57_N7
dffeas \REGBANK_inst|mem[3][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y54_N5
dffeas \REGBANK_inst|mem[2][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N5
dffeas \REGBANK_inst|mem[1][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|mem[0][18]~feeder (
// Equation(s):
// \REGBANK_inst|mem[0][18]~feeder_combout  = \mux_2to1_inst2|salida[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[18]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[0][18]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N3
dffeas \REGBANK_inst|mem[0][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~280 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~280_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[1][18]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][18]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[1][18]~q ),
	.datad(\REGBANK_inst|mem[0][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~280 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~281 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~281_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[18]~280_combout  & (\REGBANK_inst|mem[3][18]~q )) # (!\REGBANK_inst|read_data1[18]~280_combout  & ((\REGBANK_inst|mem[2][18]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[18]~280_combout ))))

	.dataa(\REGBANK_inst|mem[3][18]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][18]~q ),
	.datad(\REGBANK_inst|read_data1[18]~280_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~281 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~282 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~282_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|read_data1[18]~279_combout )) # (!\idata[17]~input_o  & 
// ((\REGBANK_inst|read_data1[18]~281_combout )))))

	.dataa(\REGBANK_inst|read_data1[18]~279_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[18]~281_combout ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~282 .lut_mask = 16'hEE30;
defparam \REGBANK_inst|read_data1[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~285 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~285_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[18]~282_combout  & (\REGBANK_inst|read_data1[18]~284_combout )) # (!\REGBANK_inst|read_data1[18]~282_combout  & ((\REGBANK_inst|read_data1[18]~277_combout ))))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[18]~282_combout ))))

	.dataa(\REGBANK_inst|read_data1[18]~284_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[18]~277_combout ),
	.datad(\REGBANK_inst|read_data1[18]~282_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~285 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux13~0 (
// Equation(s):
// \mux_4to1_inst1|Mux13~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[18]~275_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[18]~285_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[18]~275_combout ),
	.datad(\REGBANK_inst|read_data1[18]~285_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux13~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N13
dffeas \REGBANK_inst|mem[27][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N13
dffeas \REGBANK_inst|mem[19][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y53_N7
dffeas \REGBANK_inst|mem[23][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~385 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~385_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][18]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][18]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][18]~q ),
	.datad(\REGBANK_inst|mem[23][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~385_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~385 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[18]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~386 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~386_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[18]~385_combout  & ((\REGBANK_inst|mem[31][18]~q ))) # (!\REGBANK_inst|read_data2[18]~385_combout  & (\REGBANK_inst|mem[27][18]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[18]~385_combout ))))

	.dataa(\REGBANK_inst|mem[27][18]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[31][18]~q ),
	.datad(\REGBANK_inst|read_data2[18]~385_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~386_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~386 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[18]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N11
dffeas \REGBANK_inst|mem[22][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N19
dffeas \REGBANK_inst|mem[30][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N29
dffeas \REGBANK_inst|mem[18][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N5
dffeas \REGBANK_inst|mem[26][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~378 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~378_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][18]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][18]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][18]~q ),
	.datad(\REGBANK_inst|mem[26][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~378_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~378 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[18]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~379 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~379_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[18]~378_combout  & ((\REGBANK_inst|mem[30][18]~q ))) # (!\REGBANK_inst|read_data2[18]~378_combout  & (\REGBANK_inst|mem[22][18]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[18]~378_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[22][18]~q ),
	.datac(\REGBANK_inst|mem[30][18]~q ),
	.datad(\REGBANK_inst|read_data2[18]~378_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~379_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~379 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[18]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N7
dffeas \REGBANK_inst|mem[25][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N1
dffeas \REGBANK_inst|mem[29][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N5
dffeas \REGBANK_inst|mem[21][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N3
dffeas \REGBANK_inst|mem[17][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~380 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~380_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[21][18]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[17][18]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[21][18]~q ),
	.datad(\REGBANK_inst|mem[17][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~380_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~380 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[18]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~381 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~381_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[18]~380_combout  & ((\REGBANK_inst|mem[29][18]~q ))) # (!\REGBANK_inst|read_data2[18]~380_combout  & (\REGBANK_inst|mem[25][18]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[18]~380_combout ))))

	.dataa(\REGBANK_inst|mem[25][18]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][18]~q ),
	.datad(\REGBANK_inst|read_data2[18]~380_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~381_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~381 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[18]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N24
cycloneive_lcell_comb \REGBANK_inst|mem[28][18]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][18]~feeder_combout  = \mux_2to1_inst2|salida[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[18]~18_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][18]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N25
dffeas \REGBANK_inst|mem[28][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N20
cycloneive_lcell_comb \REGBANK_inst|mem[16][18]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][18]~feeder_combout  = \mux_2to1_inst2|salida[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[18]~18_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][18]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N21
dffeas \REGBANK_inst|mem[16][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N11
dffeas \REGBANK_inst|mem[24][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~382 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~382_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o ) # (\REGBANK_inst|mem[24][18]~q )))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[16][18]~q  & (!\idata[22]~input_o )))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[16][18]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|mem[24][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~382_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~382 .lut_mask = 16'hAEA4;
defparam \REGBANK_inst|read_data2[18]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N13
dffeas \REGBANK_inst|mem[20][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~383 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~383_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[18]~382_combout  & (\REGBANK_inst|mem[28][18]~q )) # (!\REGBANK_inst|read_data2[18]~382_combout  & ((\REGBANK_inst|mem[20][18]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[18]~382_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][18]~q ),
	.datac(\REGBANK_inst|read_data2[18]~382_combout ),
	.datad(\REGBANK_inst|mem[20][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~383_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~383 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[18]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~384 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~384_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[18]~381_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[18]~383_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[18]~381_combout ),
	.datad(\REGBANK_inst|read_data2[18]~383_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~384_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~384 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[18]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~387 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~387_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[18]~384_combout  & (\REGBANK_inst|read_data2[18]~386_combout )) # (!\REGBANK_inst|read_data2[18]~384_combout  & ((\REGBANK_inst|read_data2[18]~379_combout ))))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[18]~384_combout ))))

	.dataa(\REGBANK_inst|read_data2[18]~386_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[18]~379_combout ),
	.datad(\REGBANK_inst|read_data2[18]~384_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~387_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~387 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[18]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~395 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~395_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[14][18]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[12][18]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][18]~q ),
	.datad(\REGBANK_inst|mem[12][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~395_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~395 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[18]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~396 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~396_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[18]~395_combout  & (\REGBANK_inst|mem[15][18]~q )) # (!\REGBANK_inst|read_data2[18]~395_combout  & ((\REGBANK_inst|mem[13][18]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[18]~395_combout ))))

	.dataa(\REGBANK_inst|mem[15][18]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[13][18]~q ),
	.datad(\REGBANK_inst|read_data2[18]~395_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~396_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~396 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[18]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~388 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~388_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[9][18]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][18]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][18]~q ),
	.datad(\REGBANK_inst|mem[9][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~388_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~388 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[18]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~389 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~389_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[18]~388_combout  & (\REGBANK_inst|mem[11][18]~q )) # (!\REGBANK_inst|read_data2[18]~388_combout  & ((\REGBANK_inst|mem[10][18]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[18]~388_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[18]~388_combout ),
	.datac(\REGBANK_inst|mem[11][18]~q ),
	.datad(\REGBANK_inst|mem[10][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~389_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~389 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[18]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~390 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~390_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[6][18]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][18]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][18]~q ),
	.datad(\REGBANK_inst|mem[6][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~390_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~390 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[18]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~391 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~391_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[18]~390_combout  & ((\REGBANK_inst|mem[7][18]~q ))) # (!\REGBANK_inst|read_data2[18]~390_combout  & (\REGBANK_inst|mem[5][18]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[18]~390_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[5][18]~q ),
	.datac(\REGBANK_inst|mem[7][18]~q ),
	.datad(\REGBANK_inst|read_data2[18]~390_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~391_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~391 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[18]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~392 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~392_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[1][18]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|mem[0][18]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[1][18]~q ),
	.datad(\REGBANK_inst|mem[0][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~392_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~392 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[18]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~393 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~393_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[18]~392_combout  & ((\REGBANK_inst|mem[3][18]~q ))) # (!\REGBANK_inst|read_data2[18]~392_combout  & (\REGBANK_inst|mem[2][18]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[18]~392_combout ))))

	.dataa(\REGBANK_inst|mem[2][18]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][18]~q ),
	.datad(\REGBANK_inst|read_data2[18]~392_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~393_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~393 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[18]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~394 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~394_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|read_data2[18]~391_combout )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & ((\REGBANK_inst|read_data2[18]~393_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[18]~391_combout ),
	.datad(\REGBANK_inst|read_data2[18]~393_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~394_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~394 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[18]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~397 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~397_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[18]~394_combout  & (\REGBANK_inst|read_data2[18]~396_combout )) # (!\REGBANK_inst|read_data2[18]~394_combout  & ((\REGBANK_inst|read_data2[18]~389_combout ))))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[18]~394_combout ))))

	.dataa(\REGBANK_inst|read_data2[18]~396_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[18]~389_combout ),
	.datad(\REGBANK_inst|read_data2[18]~394_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~397_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~397 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[18]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[18]~398 (
// Equation(s):
// \REGBANK_inst|read_data2[18]~398_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[18]~387_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[18]~397_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[18]~387_combout ),
	.datad(\REGBANK_inst|read_data2[18]~397_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[18]~398_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[18]~398 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[18]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N14
cycloneive_lcell_comb \mux_2to1_inst1|salida[18]~68 (
// Equation(s):
// \mux_2to1_inst1|salida[18]~68_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[18]~398_combout ))))

	.dataa(\Imm_Gen_inst|WideOr0~3_combout ),
	.datab(\idata[31]~input_o ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[18]~398_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[18]~68 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ddata_r[17]~input (
	.i(ddata_r[17]),
	.ibar(gnd),
	.o(\ddata_r[17]~input_o ));
// synopsys translate_off
defparam \ddata_r[17]~input .bus_hold = "false";
defparam \ddata_r[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight0~87 (
// Equation(s):
// \ALU_inst|ShiftRight0~87_combout  = (\ALU_inst|ShiftRight0~43_combout  & ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector2~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[3]~83_combout )))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|Selector2~0_combout ),
	.datac(\REGBANK_inst|read_data2[3]~83_combout ),
	.datad(\ALU_inst|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~87 .lut_mask = 16'hD800;
defparam \ALU_inst|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight0~31 (
// Equation(s):
// \ALU_inst|ShiftRight0~31_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~2_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~10_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\ALU_inst|ShiftRight0~10_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftRight1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~31 .lut_mask = 16'hEE44;
defparam \ALU_inst|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight1~3 (
// Equation(s):
// \ALU_inst|ShiftRight1~3_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[20]~455_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[18]~458_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[18]~458_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[20]~455_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~3 .lut_mask = 16'hFC0C;
defparam \ALU_inst|ShiftRight1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y56_N17
dffeas \REGBANK_inst|mem[7][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N21
dffeas \REGBANK_inst|mem[6][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N19
dffeas \REGBANK_inst|mem[5][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N25
dffeas \REGBANK_inst|mem[4][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~296 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~296_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][17]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][17]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][17]~q ),
	.datad(\REGBANK_inst|mem[4][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~296 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~297 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~297_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[17]~296_combout  & (\REGBANK_inst|mem[7][17]~q )) # (!\REGBANK_inst|read_data1[17]~296_combout  & ((\REGBANK_inst|mem[6][17]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[17]~296_combout ))))

	.dataa(\REGBANK_inst|mem[7][17]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][17]~q ),
	.datad(\REGBANK_inst|read_data1[17]~296_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~297 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|mem[14][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[14][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N23
dffeas \REGBANK_inst|mem[14][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|mem[13][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N27
dffeas \REGBANK_inst|mem[13][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|mem[12][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[12][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[12][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[12][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[12][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N25
dffeas \REGBANK_inst|mem[12][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~303 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~303_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[13][17]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][17]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[13][17]~q ),
	.datad(\REGBANK_inst|mem[12][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~303 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|mem[15][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[15][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N27
dffeas \REGBANK_inst|mem[15][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~304 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~304_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[17]~303_combout  & ((\REGBANK_inst|mem[15][17]~q ))) # (!\REGBANK_inst|read_data1[17]~303_combout  & (\REGBANK_inst|mem[14][17]~q )))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[17]~303_combout ))))

	.dataa(\REGBANK_inst|mem[14][17]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[17]~303_combout ),
	.datad(\REGBANK_inst|mem[15][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~304 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N27
dffeas \REGBANK_inst|mem[3][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N5
dffeas \REGBANK_inst|mem[1][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N11
dffeas \REGBANK_inst|mem[2][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y55_N25
dffeas \REGBANK_inst|mem[0][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~300 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~300_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][17]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][17]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][17]~q ),
	.datad(\REGBANK_inst|mem[0][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~300 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~301 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~301_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[17]~300_combout  & (\REGBANK_inst|mem[3][17]~q )) # (!\REGBANK_inst|read_data1[17]~300_combout  & ((\REGBANK_inst|mem[1][17]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[17]~300_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[3][17]~q ),
	.datac(\REGBANK_inst|mem[1][17]~q ),
	.datad(\REGBANK_inst|read_data1[17]~300_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~301 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N7
dffeas \REGBANK_inst|mem[11][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N19
dffeas \REGBANK_inst|mem[9][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|mem[10][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N1
dffeas \REGBANK_inst|mem[10][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N25
dffeas \REGBANK_inst|mem[8][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~298 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~298_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o )))) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][17]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][17]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[10][17]~q ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|mem[8][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~298 .lut_mask = 16'hE5E0;
defparam \REGBANK_inst|read_data1[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~299 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~299_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[17]~298_combout  & (\REGBANK_inst|mem[11][17]~q )) # (!\REGBANK_inst|read_data1[17]~298_combout  & ((\REGBANK_inst|mem[9][17]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[17]~298_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[11][17]~q ),
	.datac(\REGBANK_inst|mem[9][17]~q ),
	.datad(\REGBANK_inst|read_data1[17]~298_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~299 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~302 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~302_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|read_data1[17]~299_combout ))) # (!\idata[18]~input_o  & (\REGBANK_inst|read_data1[17]~301_combout 
// ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[17]~301_combout ),
	.datad(\REGBANK_inst|read_data1[17]~299_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~302 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~305 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~305_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[17]~302_combout  & ((\REGBANK_inst|read_data1[17]~304_combout ))) # (!\REGBANK_inst|read_data1[17]~302_combout  & (\REGBANK_inst|read_data1[17]~297_combout )))) 
// # (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[17]~302_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[17]~297_combout ),
	.datac(\REGBANK_inst|read_data1[17]~304_combout ),
	.datad(\REGBANK_inst|read_data1[17]~302_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~305 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~457 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~457_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[17]~295_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[17]~305_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[17]~295_combout ),
	.datad(\REGBANK_inst|read_data1[17]~305_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~457_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~457 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[17]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N20
cycloneive_lcell_comb \ALU_inst|ShiftRight0~13 (
// Equation(s):
// \ALU_inst|ShiftRight0~13_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[19]~456_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[17]~457_combout )))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[19]~456_combout ),
	.datad(\REGBANK_inst|read_data1[17]~457_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~13 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~32 (
// Equation(s):
// \ALU_inst|ShiftRight0~32_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~3_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~13_combout )))

	.dataa(\ALU_inst|ShiftRight1~3_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~32 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N18
cycloneive_lcell_comb \ALU_inst|ShiftRight0~44 (
// Equation(s):
// \ALU_inst|ShiftRight0~44_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~31_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~32_combout )))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight0~31_combout ),
	.datad(\ALU_inst|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~44 .lut_mask = 16'hC480;
defparam \ALU_inst|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight0~88 (
// Equation(s):
// \ALU_inst|ShiftRight0~88_combout  = (\ALU_inst|ShiftRight0~44_combout  & ((\control_inst|WideOr1~3_combout  & ((!\Imm_Gen_inst|Selector2~0_combout ))) # (!\control_inst|WideOr1~3_combout  & (!\REGBANK_inst|read_data2[3]~83_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\REGBANK_inst|read_data2[3]~83_combout ),
	.datac(\Imm_Gen_inst|Selector2~0_combout ),
	.datad(\ALU_inst|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~88 .lut_mask = 16'h1B00;
defparam \ALU_inst|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N26
cycloneive_lcell_comb \mux_2to1_inst1|salida[31]~40 (
// Equation(s):
// \mux_2to1_inst1|salida[31]~40_combout  = (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout  & \control_inst|WideOr1~3_combout ))

	.dataa(\idata[31]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(gnd),
	.datad(\control_inst|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[31]~40 .lut_mask = 16'h8800;
defparam \mux_2to1_inst1|salida[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N27
dffeas \REGBANK_inst|mem[27][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N9
dffeas \REGBANK_inst|mem[19][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~364 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~364_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|mem[27][17]~q ) # ((\idata[22]~input_o )))) # (!\idata[23]~input_o  & (((\REGBANK_inst|mem[19][17]~q  & !\idata[22]~input_o ))))

	.dataa(\REGBANK_inst|mem[27][17]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][17]~q ),
	.datad(\idata[22]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~364_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~364 .lut_mask = 16'hCCB8;
defparam \REGBANK_inst|read_data2[17]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y53_N3
dffeas \REGBANK_inst|mem[31][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y53_N21
dffeas \REGBANK_inst|mem[23][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~365 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~365_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[17]~364_combout  & (\REGBANK_inst|mem[31][17]~q )) # (!\REGBANK_inst|read_data2[17]~364_combout  & ((\REGBANK_inst|mem[23][17]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[17]~364_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[17]~364_combout ),
	.datac(\REGBANK_inst|mem[31][17]~q ),
	.datad(\REGBANK_inst|mem[23][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~365_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~365 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[17]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N13
dffeas \REGBANK_inst|mem[21][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N23
dffeas \REGBANK_inst|mem[17][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y53_N11
dffeas \REGBANK_inst|mem[25][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~357 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~357_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][17]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][17]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][17]~q ),
	.datad(\REGBANK_inst|mem[25][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~357_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~357 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[17]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~358 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~358_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[17]~357_combout  & ((\REGBANK_inst|mem[29][17]~q ))) # (!\REGBANK_inst|read_data2[17]~357_combout  & (\REGBANK_inst|mem[21][17]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[17]~357_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][17]~q ),
	.datac(\REGBANK_inst|mem[29][17]~q ),
	.datad(\REGBANK_inst|read_data2[17]~357_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~358_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~358 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[17]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|mem[28][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N13
dffeas \REGBANK_inst|mem[28][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N17
dffeas \REGBANK_inst|mem[24][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|mem[16][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N5
dffeas \REGBANK_inst|mem[16][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N15
dffeas \REGBANK_inst|mem[20][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~361 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~361_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][17]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][17]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][17]~q ),
	.datad(\REGBANK_inst|mem[20][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~361_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~361 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[17]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~362 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~362_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[17]~361_combout  & (\REGBANK_inst|mem[28][17]~q )) # (!\REGBANK_inst|read_data2[17]~361_combout  & ((\REGBANK_inst|mem[24][17]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[17]~361_combout ))))

	.dataa(\REGBANK_inst|mem[28][17]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[24][17]~q ),
	.datad(\REGBANK_inst|read_data2[17]~361_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~362_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~362 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[17]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
cycloneive_lcell_comb \REGBANK_inst|mem[30][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[30][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[30][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[30][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[30][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N19
dffeas \REGBANK_inst|mem[30][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[30][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|mem[26][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N5
dffeas \REGBANK_inst|mem[26][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|mem[18][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[18][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[18][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[18][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[18][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N23
dffeas \REGBANK_inst|mem[18][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[18][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|mem[22][17]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][17]~feeder_combout  = \mux_2to1_inst2|salida[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[17]~17_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][17]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N7
dffeas \REGBANK_inst|mem[22][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~359 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~359_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[22][17]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][17]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][17]~q ),
	.datad(\REGBANK_inst|mem[22][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~359_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~359 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[17]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~360 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~360_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[17]~359_combout  & (\REGBANK_inst|mem[30][17]~q )) # (!\REGBANK_inst|read_data2[17]~359_combout  & ((\REGBANK_inst|mem[26][17]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[17]~359_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[30][17]~q ),
	.datac(\REGBANK_inst|mem[26][17]~q ),
	.datad(\REGBANK_inst|read_data2[17]~359_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~360_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~360 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[17]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~363 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~363_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[17]~360_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[17]~362_combout )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[17]~362_combout ),
	.datad(\REGBANK_inst|read_data2[17]~360_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~363_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~363 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[17]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~366 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~366_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[17]~363_combout  & (\REGBANK_inst|read_data2[17]~365_combout )) # (!\REGBANK_inst|read_data2[17]~363_combout  & ((\REGBANK_inst|read_data2[17]~358_combout ))))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[17]~363_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[17]~365_combout ),
	.datac(\REGBANK_inst|read_data2[17]~358_combout ),
	.datad(\REGBANK_inst|read_data2[17]~363_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~366_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~366 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[17]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~374 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~374_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[13][17]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|mem[12][17]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[13][17]~q ),
	.datad(\REGBANK_inst|mem[12][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~374_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~374 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[17]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~375 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~375_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[17]~374_combout  & ((\REGBANK_inst|mem[15][17]~q ))) # (!\REGBANK_inst|read_data2[17]~374_combout  & (\REGBANK_inst|mem[14][17]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[17]~374_combout ))))

	.dataa(\REGBANK_inst|mem[14][17]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[17]~374_combout ),
	.datad(\REGBANK_inst|mem[15][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~375_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~375 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data2[17]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~367 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~367_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[5][17]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][17]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][17]~q ),
	.datad(\REGBANK_inst|mem[5][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~367_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~367 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[17]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~368 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~368_combout  = (\REGBANK_inst|read_data2[17]~367_combout  & (((\REGBANK_inst|mem[7][17]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[17]~367_combout  & (\idata[21]~input_o  & ((\REGBANK_inst|mem[6][17]~q ))))

	.dataa(\REGBANK_inst|read_data2[17]~367_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[7][17]~q ),
	.datad(\REGBANK_inst|mem[6][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~368_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~368 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[17]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~371 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~371_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][17]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][17]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][17]~q ),
	.datad(\REGBANK_inst|mem[2][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~371_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~371 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[17]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~372 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~372_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[17]~371_combout  & (\REGBANK_inst|mem[3][17]~q )) # (!\REGBANK_inst|read_data2[17]~371_combout  & ((\REGBANK_inst|mem[1][17]~q ))))) # (!\idata[20]~input_o  & 
// (\REGBANK_inst|read_data2[17]~371_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[17]~371_combout ),
	.datac(\REGBANK_inst|mem[3][17]~q ),
	.datad(\REGBANK_inst|mem[1][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~372_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~372 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[17]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~369 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~369_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][17]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][17]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][17]~q ),
	.datad(\REGBANK_inst|mem[10][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~369_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~369 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[17]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~370 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~370_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[17]~369_combout  & ((\REGBANK_inst|mem[11][17]~q ))) # (!\REGBANK_inst|read_data2[17]~369_combout  & (\REGBANK_inst|mem[9][17]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[17]~369_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[9][17]~q ),
	.datac(\REGBANK_inst|mem[11][17]~q ),
	.datad(\REGBANK_inst|read_data2[17]~369_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~370_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~370 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[17]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~373 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~373_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|read_data2[17]~370_combout )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[17]~372_combout )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[17]~372_combout ),
	.datad(\REGBANK_inst|read_data2[17]~370_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~373_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~373 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[17]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~376 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~376_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[17]~373_combout  & (\REGBANK_inst|read_data2[17]~375_combout )) # (!\REGBANK_inst|read_data2[17]~373_combout  & ((\REGBANK_inst|read_data2[17]~368_combout ))))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[17]~373_combout ))))

	.dataa(\REGBANK_inst|read_data2[17]~375_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[17]~368_combout ),
	.datad(\REGBANK_inst|read_data2[17]~373_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~376_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~376 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[17]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[17]~377 (
// Equation(s):
// \REGBANK_inst|read_data2[17]~377_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[17]~366_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[17]~376_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[17]~366_combout ),
	.datad(\REGBANK_inst|read_data2[17]~376_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[17]~377_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[17]~377 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[17]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N14
cycloneive_lcell_comb \ALU_inst|RESULTADO~37 (
// Equation(s):
// \ALU_inst|RESULTADO~37_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux14~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[17]~377_combout )))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[17]~377_combout ),
	.datad(\mux_4to1_inst1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~37 .lut_mask = 16'hFFBA;
defparam \ALU_inst|RESULTADO~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N14
cycloneive_lcell_comb \ALU_inst|Mux3~3 (
// Equation(s):
// \ALU_inst|Mux3~3_combout  = (!\ALUcontrol_inst|Mux2~2_combout  & (\ALUcontrol_inst|Mux0~1_combout  & ((!\control_inst|Decoder0~2_combout ) # (!\ALUcontrol_inst|Mux3~0_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALUcontrol_inst|Mux3~0_combout ),
	.datad(\control_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~3 .lut_mask = 16'h0444;
defparam \ALU_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N10
cycloneive_lcell_comb \mux_2to1_inst1|salida[17]~69 (
// Equation(s):
// \mux_2to1_inst1|salida[17]~69_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[17]~377_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[17]~377_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[17]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[17]~69 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[17]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \ddata_r[16]~input (
	.i(ddata_r[16]),
	.ibar(gnd),
	.o(\ddata_r[16]~input_o ));
// synopsys translate_off
defparam \ddata_r[16]~input .bus_hold = "false";
defparam \ddata_r[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y50_N19
dffeas \REGBANK_inst|mem[31][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y53_N9
dffeas \REGBANK_inst|mem[27][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y53_N19
dffeas \REGBANK_inst|mem[23][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \REGBANK_inst|mem[19][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~313 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~313_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[23][16]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[19][16]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[23][16]~q ),
	.datad(\REGBANK_inst|mem[19][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~313_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~313 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[16]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~314 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~314_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[16]~313_combout  & (\REGBANK_inst|mem[31][16]~q )) # (!\REGBANK_inst|read_data1[16]~313_combout  & ((\REGBANK_inst|mem[27][16]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[16]~313_combout ))))

	.dataa(\REGBANK_inst|mem[31][16]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][16]~q ),
	.datad(\REGBANK_inst|read_data1[16]~313_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~314_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~314 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[16]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N31
dffeas \REGBANK_inst|mem[28][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N27
dffeas \REGBANK_inst|mem[20][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N31
dffeas \REGBANK_inst|mem[24][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N29
dffeas \REGBANK_inst|mem[16][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~310 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~310_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[24][16]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][16]~q )))))

	.dataa(\REGBANK_inst|mem[24][16]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[16][16]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~310_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~310 .lut_mask = 16'hEE30;
defparam \REGBANK_inst|read_data1[16]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~311 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~311_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[16]~310_combout  & (\REGBANK_inst|mem[28][16]~q )) # (!\REGBANK_inst|read_data1[16]~310_combout  & ((\REGBANK_inst|mem[20][16]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[16]~310_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][16]~q ),
	.datac(\REGBANK_inst|mem[20][16]~q ),
	.datad(\REGBANK_inst|read_data1[16]~310_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~311_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~311 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[16]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|mem[29][16]~feeder (
// Equation(s):
// \REGBANK_inst|mem[29][16]~feeder_combout  = \mux_2to1_inst2|salida[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[16]~16_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[29][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[29][16]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[29][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N15
dffeas \REGBANK_inst|mem[29][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[29][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y51_N15
dffeas \REGBANK_inst|mem[25][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N31
dffeas \REGBANK_inst|mem[17][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N21
dffeas \REGBANK_inst|mem[21][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~308 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~308_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[21][16]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & (\REGBANK_inst|mem[17][16]~q )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[17][16]~q ),
	.datad(\REGBANK_inst|mem[21][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~308_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~308 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[16]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~309 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~309_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[16]~308_combout  & (\REGBANK_inst|mem[29][16]~q )) # (!\REGBANK_inst|read_data1[16]~308_combout  & ((\REGBANK_inst|mem[25][16]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[16]~308_combout ))))

	.dataa(\REGBANK_inst|mem[29][16]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][16]~q ),
	.datad(\REGBANK_inst|read_data1[16]~308_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~309_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~309 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[16]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~312 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~312_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o ) # (\REGBANK_inst|read_data1[16]~309_combout )))) # (!\idata[15]~input_o  & (\REGBANK_inst|read_data1[16]~311_combout  & (!\idata[16]~input_o )))

	.dataa(\REGBANK_inst|read_data1[16]~311_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|read_data1[16]~309_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~312_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~312 .lut_mask = 16'hCEC2;
defparam \REGBANK_inst|read_data1[16]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N27
dffeas \REGBANK_inst|mem[30][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \REGBANK_inst|mem[22][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N1
dffeas \REGBANK_inst|mem[18][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \REGBANK_inst|mem[26][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~306 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~306_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[26][16]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[18][16]~q ))))

	.dataa(\REGBANK_inst|mem[18][16]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][16]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~306_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~306 .lut_mask = 16'hFC22;
defparam \REGBANK_inst|read_data1[16]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~307 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~307_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[16]~306_combout  & (\REGBANK_inst|mem[30][16]~q )) # (!\REGBANK_inst|read_data1[16]~306_combout  & ((\REGBANK_inst|mem[22][16]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[16]~306_combout ))))

	.dataa(\REGBANK_inst|mem[30][16]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][16]~q ),
	.datad(\REGBANK_inst|read_data1[16]~306_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~307_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~307 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[16]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~315 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~315_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[16]~312_combout  & (\REGBANK_inst|read_data1[16]~314_combout )) # (!\REGBANK_inst|read_data1[16]~312_combout  & ((\REGBANK_inst|read_data1[16]~307_combout ))))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[16]~312_combout ))))

	.dataa(\REGBANK_inst|read_data1[16]~314_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[16]~312_combout ),
	.datad(\REGBANK_inst|read_data1[16]~307_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~315 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y57_N29
dffeas \REGBANK_inst|mem[15][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N15
dffeas \REGBANK_inst|mem[13][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N19
dffeas \REGBANK_inst|mem[14][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~323 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~323_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][16]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][16]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][16]~q ),
	.datad(\REGBANK_inst|mem[12][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~323 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~324 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~324_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[16]~323_combout  & (\REGBANK_inst|mem[15][16]~q )) # (!\REGBANK_inst|read_data1[16]~323_combout  & ((\REGBANK_inst|mem[13][16]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[16]~323_combout ))))

	.dataa(\REGBANK_inst|mem[15][16]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[13][16]~q ),
	.datad(\REGBANK_inst|read_data1[16]~323_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~324 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N23
dffeas \REGBANK_inst|mem[9][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N9
dffeas \REGBANK_inst|mem[8][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~316 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~316_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[9][16]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][16]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][16]~q ),
	.datad(\REGBANK_inst|mem[8][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~316 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N7
dffeas \REGBANK_inst|mem[11][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N13
dffeas \REGBANK_inst|mem[10][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~317 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~317_combout  = (\REGBANK_inst|read_data1[16]~316_combout  & ((\REGBANK_inst|mem[11][16]~q ) # ((!\idata[16]~input_o )))) # (!\REGBANK_inst|read_data1[16]~316_combout  & (((\REGBANK_inst|mem[10][16]~q  & \idata[16]~input_o ))))

	.dataa(\REGBANK_inst|read_data1[16]~316_combout ),
	.datab(\REGBANK_inst|mem[11][16]~q ),
	.datac(\REGBANK_inst|mem[10][16]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~317 .lut_mask = 16'hD8AA;
defparam \REGBANK_inst|read_data1[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N27
dffeas \REGBANK_inst|mem[7][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N31
dffeas \REGBANK_inst|mem[5][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N25
dffeas \REGBANK_inst|mem[6][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N25
dffeas \REGBANK_inst|mem[4][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~318 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~318_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[6][16]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][16]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][16]~q ),
	.datad(\REGBANK_inst|mem[4][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~318 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~319 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~319_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[16]~318_combout  & (\REGBANK_inst|mem[7][16]~q )) # (!\REGBANK_inst|read_data1[16]~318_combout  & ((\REGBANK_inst|mem[5][16]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[16]~318_combout ))))

	.dataa(\REGBANK_inst|mem[7][16]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][16]~q ),
	.datad(\REGBANK_inst|read_data1[16]~318_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~319 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y55_N19
dffeas \REGBANK_inst|mem[3][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N29
dffeas \REGBANK_inst|mem[2][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N7
dffeas \REGBANK_inst|mem[1][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y55_N21
dffeas \REGBANK_inst|mem[0][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~320 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~320_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][16]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][16]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][16]~q ),
	.datad(\REGBANK_inst|mem[0][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~320 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~321 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~321_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[16]~320_combout  & (\REGBANK_inst|mem[3][16]~q )) # (!\REGBANK_inst|read_data1[16]~320_combout  & ((\REGBANK_inst|mem[2][16]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[16]~320_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][16]~q ),
	.datac(\REGBANK_inst|mem[2][16]~q ),
	.datad(\REGBANK_inst|read_data1[16]~320_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~321 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~322 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~322_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|read_data1[16]~319_combout )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|read_data1[16]~321_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[16]~319_combout ),
	.datad(\REGBANK_inst|read_data1[16]~321_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~322 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~325 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~325_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[16]~322_combout  & (\REGBANK_inst|read_data1[16]~324_combout )) # (!\REGBANK_inst|read_data1[16]~322_combout  & ((\REGBANK_inst|read_data1[16]~317_combout ))))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[16]~322_combout ))))

	.dataa(\REGBANK_inst|read_data1[16]~324_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[16]~317_combout ),
	.datad(\REGBANK_inst|read_data1[16]~322_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~325 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux15~0 (
// Equation(s):
// \mux_4to1_inst1|Mux15~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[16]~315_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[16]~325_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[16]~315_combout ),
	.datad(\REGBANK_inst|read_data1[16]~325_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux15~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \ddata_r[15]~input (
	.i(ddata_r[15]),
	.ibar(gnd),
	.o(\ddata_r[15]~input_o ));
// synopsys translate_off
defparam \ddata_r[15]~input .bus_hold = "false";
defparam \ddata_r[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N24
cycloneive_lcell_comb \ALU_inst|Mux8~10 (
// Equation(s):
// \ALU_inst|Mux8~10_combout  = (\control_inst|WideOr3~4_combout  & (!\ALUcontrol_inst|Mux0~1_combout  & ((\idata[19]~input_o ) # (!\REGBANK_inst|Equal0~0_combout ))))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\REGBANK_inst|Equal0~0_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~10 .lut_mask = 16'h00A2;
defparam \ALU_inst|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight0~79 (
// Equation(s):
// \ALU_inst|ShiftRight0~79_combout  = (!\ALU_inst|ShiftLeft0~21_combout  & ((\control_inst|WideOr1~3_combout  & ((!\Imm_Gen_inst|Selector1~1_combout ))) # (!\control_inst|WideOr1~3_combout  & (!\REGBANK_inst|read_data2[4]~104_combout ))))

	.dataa(\REGBANK_inst|read_data2[4]~104_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\Imm_Gen_inst|Selector1~1_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~79 .lut_mask = 16'h001D;
defparam \ALU_inst|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N21
dffeas \REGBANK_inst|mem[3][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N25
dffeas \REGBANK_inst|mem[1][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N31
dffeas \REGBANK_inst|mem[2][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N23
dffeas \REGBANK_inst|mem[0][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~340 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~340_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][15]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][15]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][15]~q ),
	.datad(\REGBANK_inst|mem[0][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~340 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~341 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~341_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[15]~340_combout  & (\REGBANK_inst|mem[3][15]~q )) # (!\REGBANK_inst|read_data1[15]~340_combout  & ((\REGBANK_inst|mem[1][15]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[15]~340_combout ))))

	.dataa(\REGBANK_inst|mem[3][15]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][15]~q ),
	.datad(\REGBANK_inst|read_data1[15]~340_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~341 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|mem[9][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[15]~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][15]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N21
dffeas \REGBANK_inst|mem[9][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N11
dffeas \REGBANK_inst|mem[11][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|mem[10][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[15]~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][15]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N31
dffeas \REGBANK_inst|mem[10][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N25
dffeas \REGBANK_inst|mem[8][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~338 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~338_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][15]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][15]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][15]~q ),
	.datad(\REGBANK_inst|mem[8][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~338 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~339 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~339_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[15]~338_combout  & ((\REGBANK_inst|mem[11][15]~q ))) # (!\REGBANK_inst|read_data1[15]~338_combout  & (\REGBANK_inst|mem[9][15]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[15]~338_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[9][15]~q ),
	.datac(\REGBANK_inst|mem[11][15]~q ),
	.datad(\REGBANK_inst|read_data1[15]~338_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~339 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~342 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~342_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|read_data1[15]~339_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & (\REGBANK_inst|read_data1[15]~341_combout )))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[15]~341_combout ),
	.datad(\REGBANK_inst|read_data1[15]~339_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~342 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N5
dffeas \REGBANK_inst|mem[7][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N9
dffeas \REGBANK_inst|mem[6][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N5
dffeas \REGBANK_inst|mem[5][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N15
dffeas \REGBANK_inst|mem[4][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~336 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~336_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][15]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][15]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][15]~q ),
	.datad(\REGBANK_inst|mem[4][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~336 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~337 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~337_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[15]~336_combout  & (\REGBANK_inst|mem[7][15]~q )) # (!\REGBANK_inst|read_data1[15]~336_combout  & ((\REGBANK_inst|mem[6][15]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[15]~336_combout ))))

	.dataa(\REGBANK_inst|mem[7][15]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][15]~q ),
	.datad(\REGBANK_inst|read_data1[15]~336_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~337 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N11
dffeas \REGBANK_inst|mem[15][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[15]~15_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|mem[13][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[15]~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][15]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N23
dffeas \REGBANK_inst|mem[13][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N23
dffeas \REGBANK_inst|mem[12][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~343 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~343_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[13][15]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[12][15]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[13][15]~q ),
	.datad(\REGBANK_inst|mem[12][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~343 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N29
dffeas \REGBANK_inst|mem[14][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~344 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~344_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[15]~343_combout  & (\REGBANK_inst|mem[15][15]~q )) # (!\REGBANK_inst|read_data1[15]~343_combout  & ((\REGBANK_inst|mem[14][15]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[15]~343_combout ))))

	.dataa(\REGBANK_inst|mem[15][15]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[15]~343_combout ),
	.datad(\REGBANK_inst|mem[14][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~344 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~345 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~345_combout  = (\REGBANK_inst|read_data1[15]~342_combout  & (((\REGBANK_inst|read_data1[15]~344_combout )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[15]~342_combout  & (\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[15]~337_combout )))

	.dataa(\REGBANK_inst|read_data1[15]~342_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[15]~337_combout ),
	.datad(\REGBANK_inst|read_data1[15]~344_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~345 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N5
dffeas \REGBANK_inst|mem[25][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y53_N15
dffeas \REGBANK_inst|mem[17][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~326 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~326_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[25][15]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][15]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[25][15]~q ),
	.datad(\REGBANK_inst|mem[17][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~326_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~326 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[15]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N1
dffeas \REGBANK_inst|mem[29][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~327 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~327_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[15]~326_combout  & ((\REGBANK_inst|mem[29][15]~q ))) # (!\REGBANK_inst|read_data1[15]~326_combout  & (\REGBANK_inst|mem[21][15]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[15]~326_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[15]~326_combout ),
	.datac(\REGBANK_inst|mem[21][15]~q ),
	.datad(\REGBANK_inst|mem[29][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~327_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~327 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[15]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|mem[26][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][15]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[26][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y51_N25
dffeas \REGBANK_inst|mem[26][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N23
dffeas \REGBANK_inst|mem[30][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|mem[22][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][15]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[22][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y51_N15
dffeas \REGBANK_inst|mem[22][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N5
dffeas \REGBANK_inst|mem[18][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~328 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~328_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][15]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][15]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][15]~q ),
	.datad(\REGBANK_inst|mem[18][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~328_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~328 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[15]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~329 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~329_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[15]~328_combout  & ((\REGBANK_inst|mem[30][15]~q ))) # (!\REGBANK_inst|read_data1[15]~328_combout  & (\REGBANK_inst|mem[26][15]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[15]~328_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[26][15]~q ),
	.datac(\REGBANK_inst|mem[30][15]~q ),
	.datad(\REGBANK_inst|read_data1[15]~328_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~329 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y52_N27
dffeas \REGBANK_inst|mem[20][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|mem[16][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][15]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[16][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N25
dffeas \REGBANK_inst|mem[16][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~330 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~330_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][15]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][15]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][15]~q ),
	.datad(\REGBANK_inst|mem[16][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~330_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~330 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[15]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|mem[28][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][15]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[28][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N19
dffeas \REGBANK_inst|mem[28][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N9
dffeas \REGBANK_inst|mem[24][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~331 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~331_combout  = (\REGBANK_inst|read_data1[15]~330_combout  & ((\REGBANK_inst|mem[28][15]~q ) # ((!\idata[18]~input_o )))) # (!\REGBANK_inst|read_data1[15]~330_combout  & (((\REGBANK_inst|mem[24][15]~q  & \idata[18]~input_o ))))

	.dataa(\REGBANK_inst|read_data1[15]~330_combout ),
	.datab(\REGBANK_inst|mem[28][15]~q ),
	.datac(\REGBANK_inst|mem[24][15]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~331_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~331 .lut_mask = 16'hD8AA;
defparam \REGBANK_inst|read_data1[15]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~332 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~332_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|read_data1[15]~329_combout )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|read_data1[15]~331_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[15]~329_combout ),
	.datad(\REGBANK_inst|read_data1[15]~331_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~332_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~332 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[15]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|mem[23][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[15]~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][15]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[23][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N17
dffeas \REGBANK_inst|mem[23][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|mem[27][15]~feeder (
// Equation(s):
// \REGBANK_inst|mem[27][15]~feeder_combout  = \mux_2to1_inst2|salida[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[15]~15_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][15]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[27][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N25
dffeas \REGBANK_inst|mem[27][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[27][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y53_N25
dffeas \REGBANK_inst|mem[19][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~333 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~333_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|mem[27][15]~q ) # ((\idata[17]~input_o )))) # (!\idata[18]~input_o  & (((!\idata[17]~input_o  & \REGBANK_inst|mem[19][15]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[27][15]~q ),
	.datac(\idata[17]~input_o ),
	.datad(\REGBANK_inst|mem[19][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~333_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~333 .lut_mask = 16'hADA8;
defparam \REGBANK_inst|read_data1[15]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y53_N15
dffeas \REGBANK_inst|mem[31][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~334 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~334_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[15]~333_combout  & ((\REGBANK_inst|mem[31][15]~q ))) # (!\REGBANK_inst|read_data1[15]~333_combout  & (\REGBANK_inst|mem[23][15]~q )))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[15]~333_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[23][15]~q ),
	.datac(\REGBANK_inst|read_data1[15]~333_combout ),
	.datad(\REGBANK_inst|mem[31][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~334_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~334 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[15]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~335 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~335_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[15]~332_combout  & ((\REGBANK_inst|read_data1[15]~334_combout ))) # (!\REGBANK_inst|read_data1[15]~332_combout  & (\REGBANK_inst|read_data1[15]~327_combout )))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[15]~332_combout ))))

	.dataa(\REGBANK_inst|read_data1[15]~327_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[15]~332_combout ),
	.datad(\REGBANK_inst|read_data1[15]~334_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~335_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~335 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[15]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[15]~460 (
// Equation(s):
// \REGBANK_inst|read_data1[15]~460_combout  = (\idata[19]~input_o  & ((\REGBANK_inst|read_data1[15]~335_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[15]~345_combout ))

	.dataa(\REGBANK_inst|read_data1[15]~345_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[15]~335_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[15]~460_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[15]~460 .lut_mask = 16'hE2E2;
defparam \REGBANK_inst|read_data1[15]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight1~19 (
// Equation(s):
// \ALU_inst|ShiftRight1~19_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[17]~457_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[15]~460_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[15]~460_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[17]~457_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~19 .lut_mask = 16'hFC0C;
defparam \ALU_inst|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
cycloneive_lcell_comb \ALU_inst|ShiftRight1~43 (
// Equation(s):
// \ALU_inst|ShiftRight1~43_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~14_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~19_combout )))

	.dataa(\ALU_inst|ShiftRight0~14_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight1~19_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~43 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight0~80 (
// Equation(s):
// \ALU_inst|ShiftRight0~80_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~35_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~43_combout )))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight1~35_combout ),
	.datac(\ALU_inst|ShiftRight1~43_combout ),
	.datad(\mux_2to1_inst1|salida[2]~51_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~80 .lut_mask = 16'hCCF0;
defparam \ALU_inst|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N28
cycloneive_lcell_comb \ALU_inst|ShiftRight0~70 (
// Equation(s):
// \ALU_inst|ShiftRight0~70_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~37_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~34_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~37_combout ),
	.datad(\ALU_inst|ShiftRight1~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~70 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N18
cycloneive_lcell_comb \ALU_inst|ShiftRight0~81 (
// Equation(s):
// \ALU_inst|ShiftRight0~81_combout  = (\ALU_inst|ShiftRight0~79_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~70_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight0~80_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftRight0~80_combout ),
	.datac(\ALU_inst|ShiftRight0~79_combout ),
	.datad(\ALU_inst|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~81 .lut_mask = 16'hE040;
defparam \ALU_inst|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N16
cycloneive_lcell_comb \ALU_inst|Mux16~2 (
// Equation(s):
// \ALU_inst|Mux16~2_combout  = (\ALU_inst|Mux8~10_combout  & ((\ALU_inst|ShiftRight0~81_combout ) # ((\REGBANK_inst|read_data1[31]~24_combout  & !\ALU_inst|ShiftRight0~79_combout ))))

	.dataa(\ALU_inst|Mux8~10_combout ),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\ALU_inst|ShiftRight0~79_combout ),
	.datad(\ALU_inst|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~2 .lut_mask = 16'hAA08;
defparam \ALU_inst|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N26
cycloneive_lcell_comb \ALU_inst|Mux16~3 (
// Equation(s):
// \ALU_inst|Mux16~3_combout  = (\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux16~2_combout ) # ((\ALUcontrol_inst|Mux0~1_combout  & \mux_2to1_inst1|salida[15]~71_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\mux_2to1_inst1|salida[15]~71_combout ),
	.datad(\ALU_inst|Mux16~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~3 .lut_mask = 16'hAA80;
defparam \ALU_inst|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux16~0 (
// Equation(s):
// \mux_4to1_inst1|Mux16~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & ((\REGBANK_inst|read_data1[15]~335_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[15]~345_combout ))))

	.dataa(\REGBANK_inst|read_data1[15]~345_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[15]~335_combout ),
	.datad(\ALU_inst|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux16~0 .lut_mask = 16'hE200;
defparam \mux_4to1_inst1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N24
cycloneive_lcell_comb \ALU_inst|Mux16~4 (
// Equation(s):
// \ALU_inst|Mux16~4_combout  = (!\ALUcontrol_inst|Mux2~1_combout  & ((\mux_2to1_inst1|salida[15]~71_combout  & ((\ALUcontrol_inst|Mux0~1_combout ) # (!\mux_4to1_inst1|Mux16~0_combout ))) # (!\mux_2to1_inst1|salida[15]~71_combout  & 
// (\mux_4to1_inst1|Mux16~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[15]~71_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\mux_4to1_inst1|Mux16~0_combout ),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~4 .lut_mask = 16'h3212;
defparam \ALU_inst|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N12
cycloneive_lcell_comb \ALU_inst|RESULTADO~35 (
// Equation(s):
// \ALU_inst|RESULTADO~35_combout  = (\mux_4to1_inst1|Mux16~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[15]~335_combout ))))

	.dataa(\mux_4to1_inst1|Mux16~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\REGBANK_inst|read_data2[15]~335_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~35 .lut_mask = 16'hA2A0;
defparam \ALU_inst|RESULTADO~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \ddata_r[14]~input (
	.i(ddata_r[14]),
	.ibar(gnd),
	.o(\ddata_r[14]~input_o ));
// synopsys translate_off
defparam \ddata_r[14]~input .bus_hold = "false";
defparam \ddata_r[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight1~27 (
// Equation(s):
// \ALU_inst|ShiftRight1~27_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~26_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~3_combout ))

	.dataa(\ALU_inst|ShiftRight1~3_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~27 .lut_mask = 16'hFA0A;
defparam \ALU_inst|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N5
dffeas \REGBANK_inst|mem[13][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|mem[15][14]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][14]~feeder_combout  = \mux_2to1_inst2|salida[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[14]~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][14]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[15][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N5
dffeas \REGBANK_inst|mem[15][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N21
dffeas \REGBANK_inst|mem[14][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N19
dffeas \REGBANK_inst|mem[12][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~363 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~363_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][14]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][14]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][14]~q ),
	.datad(\REGBANK_inst|mem[12][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~363 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~364 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~364_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[14]~363_combout  & ((\REGBANK_inst|mem[15][14]~q ))) # (!\REGBANK_inst|read_data1[14]~363_combout  & (\REGBANK_inst|mem[13][14]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[14]~363_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[13][14]~q ),
	.datac(\REGBANK_inst|mem[15][14]~q ),
	.datad(\REGBANK_inst|read_data1[14]~363_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~364 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|mem[10][14]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][14]~feeder_combout  = \mux_2to1_inst2|salida[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[14]~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][14]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N17
dffeas \REGBANK_inst|mem[10][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N27
dffeas \REGBANK_inst|mem[11][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N13
dffeas \REGBANK_inst|mem[8][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|mem[9][14]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][14]~feeder_combout  = \mux_2to1_inst2|salida[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[14]~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][14]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N7
dffeas \REGBANK_inst|mem[9][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~356 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~356_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[9][14]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & (\REGBANK_inst|mem[8][14]~q )))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[8][14]~q ),
	.datad(\REGBANK_inst|mem[9][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~356_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~356 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[14]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~357 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~357_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[14]~356_combout  & ((\REGBANK_inst|mem[11][14]~q ))) # (!\REGBANK_inst|read_data1[14]~356_combout  & (\REGBANK_inst|mem[10][14]~q )))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[14]~356_combout ))))

	.dataa(\REGBANK_inst|mem[10][14]~q ),
	.datab(\REGBANK_inst|mem[11][14]~q ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|read_data1[14]~356_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~357 .lut_mask = 16'hCFA0;
defparam \REGBANK_inst|read_data1[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N1
dffeas \REGBANK_inst|mem[3][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N13
dffeas \REGBANK_inst|mem[2][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N11
dffeas \REGBANK_inst|mem[0][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N19
dffeas \REGBANK_inst|mem[1][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~360 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~360_combout  = (\idata[15]~input_o  & (((\REGBANK_inst|mem[1][14]~q ) # (\idata[16]~input_o )))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[0][14]~q  & ((!\idata[16]~input_o ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[0][14]~q ),
	.datac(\REGBANK_inst|mem[1][14]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~360 .lut_mask = 16'hAAE4;
defparam \REGBANK_inst|read_data1[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~361 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~361_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[14]~360_combout  & (\REGBANK_inst|mem[3][14]~q )) # (!\REGBANK_inst|read_data1[14]~360_combout  & ((\REGBANK_inst|mem[2][14]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[14]~360_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][14]~q ),
	.datac(\REGBANK_inst|mem[2][14]~q ),
	.datad(\REGBANK_inst|read_data1[14]~360_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~361 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N27
dffeas \REGBANK_inst|mem[7][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N25
dffeas \REGBANK_inst|mem[5][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N29
dffeas \REGBANK_inst|mem[6][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N7
dffeas \REGBANK_inst|mem[4][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~358 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~358_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][14]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][14]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][14]~q ),
	.datad(\REGBANK_inst|mem[4][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~358 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~359 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~359_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[14]~358_combout  & (\REGBANK_inst|mem[7][14]~q )) # (!\REGBANK_inst|read_data1[14]~358_combout  & ((\REGBANK_inst|mem[5][14]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[14]~358_combout ))))

	.dataa(\REGBANK_inst|mem[7][14]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][14]~q ),
	.datad(\REGBANK_inst|read_data1[14]~358_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~359 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~362 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~362_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|read_data1[14]~359_combout ))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[14]~361_combout ))))

	.dataa(\REGBANK_inst|read_data1[14]~361_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\idata[17]~input_o ),
	.datad(\REGBANK_inst|read_data1[14]~359_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~362 .lut_mask = 16'hF2C2;
defparam \REGBANK_inst|read_data1[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~365 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~365_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[14]~362_combout  & (\REGBANK_inst|read_data1[14]~364_combout )) # (!\REGBANK_inst|read_data1[14]~362_combout  & ((\REGBANK_inst|read_data1[14]~357_combout ))))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[14]~362_combout ))))

	.dataa(\REGBANK_inst|read_data1[14]~364_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[14]~357_combout ),
	.datad(\REGBANK_inst|read_data1[14]~362_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~365 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~462 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~462_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[14]~355_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[14]~365_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[14]~355_combout ),
	.datad(\REGBANK_inst|read_data1[14]~365_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~462_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~462 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[14]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[16]~459 (
// Equation(s):
// \REGBANK_inst|read_data1[16]~459_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[16]~315_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[16]~325_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[16]~315_combout ),
	.datad(\REGBANK_inst|read_data1[16]~325_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[16]~459_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[16]~459 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[16]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight1~10 (
// Equation(s):
// \ALU_inst|ShiftRight1~10_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[16]~459_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[14]~462_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[14]~462_combout ),
	.datad(\REGBANK_inst|read_data1[16]~459_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~10 .lut_mask = 16'hFC30;
defparam \ALU_inst|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight1~20 (
// Equation(s):
// \ALU_inst|ShiftRight1~20_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~19_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~10_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\ALU_inst|ShiftRight1~19_combout ),
	.datad(\ALU_inst|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~20 .lut_mask = 16'hF3C0;
defparam \ALU_inst|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N6
cycloneive_lcell_comb \ALU_inst|Mux17~2 (
// Equation(s):
// \ALU_inst|Mux17~2_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~27_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~20_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~27_combout ),
	.datad(\ALU_inst|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~2 .lut_mask = 16'hF5A0;
defparam \ALU_inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight0~77 (
// Equation(s):
// \ALU_inst|ShiftRight0~77_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~30_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~25_combout ))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftRight1~25_combout ),
	.datac(\ALU_inst|ShiftRight1~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~77 .lut_mask = 16'hE4E4;
defparam \ALU_inst|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N6
cycloneive_lcell_comb \ALU_inst|Mux21~18 (
// Equation(s):
// \ALU_inst|Mux21~18_combout  = (\control_inst|WideOr3~4_combout  & (\ALU_inst|Mux29~20_combout  & ((\idata[19]~input_o ) # (!\REGBANK_inst|Equal0~0_combout ))))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\REGBANK_inst|Equal0~0_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\ALU_inst|Mux29~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~18 .lut_mask = 16'hA200;
defparam \ALU_inst|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N22
cycloneive_lcell_comb \ALU_inst|Mux17~3 (
// Equation(s):
// \ALU_inst|Mux17~3_combout  = (\ALU_inst|Mux21~18_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~77_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|Mux17~2_combout ))))

	.dataa(\ALU_inst|Mux17~2_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~77_combout ),
	.datad(\ALU_inst|Mux21~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~3 .lut_mask = 16'hE200;
defparam \ALU_inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N21
dffeas \REGBANK_inst|mem[27][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N27
dffeas \REGBANK_inst|mem[31][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N31
dffeas \REGBANK_inst|mem[23][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~301 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~301_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][14]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][14]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][14]~q ),
	.datad(\REGBANK_inst|mem[23][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~301_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~301 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[14]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~302 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~302_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[14]~301_combout  & ((\REGBANK_inst|mem[31][14]~q ))) # (!\REGBANK_inst|read_data2[14]~301_combout  & (\REGBANK_inst|mem[27][14]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[14]~301_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[27][14]~q ),
	.datac(\REGBANK_inst|mem[31][14]~q ),
	.datad(\REGBANK_inst|read_data2[14]~301_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~302_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~302 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[14]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|mem[28][14]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][14]~feeder_combout  = \mux_2to1_inst2|salida[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[14]~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][14]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N25
dffeas \REGBANK_inst|mem[28][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N3
dffeas \REGBANK_inst|mem[24][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N17
dffeas \REGBANK_inst|mem[16][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~298 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~298_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|mem[24][14]~q )) # (!\idata[23]~input_o  & ((\REGBANK_inst|mem[16][14]~q )))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[24][14]~q ),
	.datad(\REGBANK_inst|mem[16][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~298_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~298 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[14]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N15
dffeas \REGBANK_inst|mem[20][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~299 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~299_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[14]~298_combout  & (\REGBANK_inst|mem[28][14]~q )) # (!\REGBANK_inst|read_data2[14]~298_combout  & ((\REGBANK_inst|mem[20][14]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[14]~298_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][14]~q ),
	.datac(\REGBANK_inst|read_data2[14]~298_combout ),
	.datad(\REGBANK_inst|mem[20][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~299_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~299 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[14]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|mem[29][14]~feeder (
// Equation(s):
// \REGBANK_inst|mem[29][14]~feeder_combout  = \mux_2to1_inst2|salida[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[14]~14_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[29][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[29][14]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[29][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N13
dffeas \REGBANK_inst|mem[29][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[29][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N31
dffeas \REGBANK_inst|mem[17][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N27
dffeas \REGBANK_inst|mem[21][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~296 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~296_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][14]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][14]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][14]~q ),
	.datad(\REGBANK_inst|mem[21][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~296_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~296 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[14]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N21
dffeas \REGBANK_inst|mem[25][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~297 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~297_combout  = (\REGBANK_inst|read_data2[14]~296_combout  & ((\REGBANK_inst|mem[29][14]~q ) # ((!\idata[23]~input_o )))) # (!\REGBANK_inst|read_data2[14]~296_combout  & (((\REGBANK_inst|mem[25][14]~q  & \idata[23]~input_o ))))

	.dataa(\REGBANK_inst|mem[29][14]~q ),
	.datab(\REGBANK_inst|read_data2[14]~296_combout ),
	.datac(\REGBANK_inst|mem[25][14]~q ),
	.datad(\idata[23]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~297_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~297 .lut_mask = 16'hB8CC;
defparam \REGBANK_inst|read_data2[14]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~300 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~300_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|read_data2[14]~297_combout ))) # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[14]~299_combout 
// ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[14]~299_combout ),
	.datad(\REGBANK_inst|read_data2[14]~297_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~300_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~300 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[14]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N7
dffeas \REGBANK_inst|mem[22][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N3
dffeas \REGBANK_inst|mem[30][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N13
dffeas \REGBANK_inst|mem[18][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N17
dffeas \REGBANK_inst|mem[26][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~294 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~294_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][14]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][14]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][14]~q ),
	.datad(\REGBANK_inst|mem[26][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~294_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~294 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[14]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~295 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~295_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[14]~294_combout  & ((\REGBANK_inst|mem[30][14]~q ))) # (!\REGBANK_inst|read_data2[14]~294_combout  & (\REGBANK_inst|mem[22][14]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[14]~294_combout ))))

	.dataa(\REGBANK_inst|mem[22][14]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[30][14]~q ),
	.datad(\REGBANK_inst|read_data2[14]~294_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~295_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~295 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[14]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~303 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~303_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[14]~300_combout  & (\REGBANK_inst|read_data2[14]~302_combout )) # (!\REGBANK_inst|read_data2[14]~300_combout  & ((\REGBANK_inst|read_data2[14]~295_combout ))))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[14]~300_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[14]~302_combout ),
	.datac(\REGBANK_inst|read_data2[14]~300_combout ),
	.datad(\REGBANK_inst|read_data2[14]~295_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~303_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~303 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[14]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~308 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~308_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][14]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][14]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][14]~q ),
	.datad(\REGBANK_inst|mem[1][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~308_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~308 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[14]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~309 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~309_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[14]~308_combout  & ((\REGBANK_inst|mem[3][14]~q ))) # (!\REGBANK_inst|read_data2[14]~308_combout  & (\REGBANK_inst|mem[2][14]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[14]~308_combout ))))

	.dataa(\REGBANK_inst|mem[2][14]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][14]~q ),
	.datad(\REGBANK_inst|read_data2[14]~308_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~309_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~309 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[14]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~306 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~306_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[6][14]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][14]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][14]~q ),
	.datad(\REGBANK_inst|mem[6][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~306_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~306 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[14]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~307 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~307_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[14]~306_combout  & ((\REGBANK_inst|mem[7][14]~q ))) # (!\REGBANK_inst|read_data2[14]~306_combout  & (\REGBANK_inst|mem[5][14]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[14]~306_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[5][14]~q ),
	.datac(\REGBANK_inst|mem[7][14]~q ),
	.datad(\REGBANK_inst|read_data2[14]~306_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~307_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~307 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[14]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~310 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~310_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[14]~307_combout ))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[14]~309_combout 
// ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[14]~309_combout ),
	.datad(\REGBANK_inst|read_data2[14]~307_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~310_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~310 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[14]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~304 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~304_combout  = (\idata[21]~input_o  & (((\idata[20]~input_o )))) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|mem[9][14]~q )) # (!\idata[20]~input_o  & ((\REGBANK_inst|mem[8][14]~q )))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[9][14]~q ),
	.datac(\REGBANK_inst|mem[8][14]~q ),
	.datad(\idata[20]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~304_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~304 .lut_mask = 16'hEE50;
defparam \REGBANK_inst|read_data2[14]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~305 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~305_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[14]~304_combout  & ((\REGBANK_inst|mem[11][14]~q ))) # (!\REGBANK_inst|read_data2[14]~304_combout  & (\REGBANK_inst|mem[10][14]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[14]~304_combout ))))

	.dataa(\REGBANK_inst|mem[10][14]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[11][14]~q ),
	.datad(\REGBANK_inst|read_data2[14]~304_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~305_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~305 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[14]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~311 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~311_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][14]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][14]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][14]~q ),
	.datad(\REGBANK_inst|mem[14][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~311_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~311 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[14]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~312 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~312_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[14]~311_combout  & ((\REGBANK_inst|mem[15][14]~q ))) # (!\REGBANK_inst|read_data2[14]~311_combout  & (\REGBANK_inst|mem[13][14]~q )))) # (!\idata[20]~input_o  & 
// (\REGBANK_inst|read_data2[14]~311_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[14]~311_combout ),
	.datac(\REGBANK_inst|mem[13][14]~q ),
	.datad(\REGBANK_inst|mem[15][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~312_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~312 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[14]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~313 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~313_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[14]~310_combout  & ((\REGBANK_inst|read_data2[14]~312_combout ))) # (!\REGBANK_inst|read_data2[14]~310_combout  & (\REGBANK_inst|read_data2[14]~305_combout )))) 
// # (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[14]~310_combout ))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[14]~310_combout ),
	.datac(\REGBANK_inst|read_data2[14]~305_combout ),
	.datad(\REGBANK_inst|read_data2[14]~312_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~313_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~313 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[14]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[14]~314 (
// Equation(s):
// \REGBANK_inst|read_data2[14]~314_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[14]~303_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[14]~313_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[14]~303_combout ),
	.datad(\REGBANK_inst|read_data2[14]~313_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[14]~314_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[14]~314 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[14]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N8
cycloneive_lcell_comb \ALU_inst|RESULTADO~33 (
// Equation(s):
// \ALU_inst|RESULTADO~33_combout  = (\mux_4to1_inst1|Mux17~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((\REGBANK_inst|read_data2[14]~314_combout  & !\control_inst|WideOr1~3_combout ))))

	.dataa(\REGBANK_inst|read_data2[14]~314_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\mux_4to1_inst1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~33 .lut_mask = 16'hCE00;
defparam \ALU_inst|RESULTADO~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight0~78 (
// Equation(s):
// \ALU_inst|ShiftRight0~78_combout  = (!\ALU_inst|ShiftLeft0~146_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight1~28_combout ))

	.dataa(\ALU_inst|ShiftLeft0~146_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~78 .lut_mask = 16'h1100;
defparam \ALU_inst|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N26
cycloneive_lcell_comb \ALU_inst|Mux29~22 (
// Equation(s):
// \ALU_inst|Mux29~22_combout  = (!\ALUcontrol_inst|Mux1~2_combout  & (\ALUcontrol_inst|Mux2~1_combout  & ((\ALUcontrol_inst|Mux0~1_combout ) # (!\ALU_inst|ShiftLeft0~21_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALUcontrol_inst|Mux2~1_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~22 .lut_mask = 16'h2030;
defparam \ALU_inst|Mux29~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N12
cycloneive_lcell_comb \ALU_inst|Mux29~7 (
// Equation(s):
// \ALU_inst|Mux29~7_combout  = (\ALUcontrol_inst|Mux2~1_combout  & !\ALUcontrol_inst|Mux1~2_combout )

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUcontrol_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~7 .lut_mask = 16'h00AA;
defparam \ALU_inst|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N20
cycloneive_lcell_comb \ALU_inst|Mux29~8 (
// Equation(s):
// \ALU_inst|Mux29~8_combout  = (\ALUcontrol_inst|Mux1~2_combout ) # ((!\ALUcontrol_inst|Mux0~1_combout  & \ALUcontrol_inst|Mux2~1_combout ))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(gnd),
	.datac(\ALUcontrol_inst|Mux1~2_combout ),
	.datad(\ALUcontrol_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~8 .lut_mask = 16'hF5F0;
defparam \ALU_inst|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N0
cycloneive_lcell_comb \ALU_inst|Mux29~9 (
// Equation(s):
// \ALU_inst|Mux29~9_combout  = (\ALUcontrol_inst|Mux0~1_combout  & (\ALUcontrol_inst|Mux3~2_combout )) # (!\ALUcontrol_inst|Mux0~1_combout  & ((\ALU_inst|ShiftLeft0~21_combout )))

	.dataa(gnd),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~9 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N4
cycloneive_lcell_comb \mux_2to1_inst1|salida[14]~72 (
// Equation(s):
// \mux_2to1_inst1|salida[14]~72_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[14]~314_combout ))))

	.dataa(\Imm_Gen_inst|WideOr0~3_combout ),
	.datab(\idata[31]~input_o ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[14]~314_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[14]~72 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~30 (
// Equation(s):
// \ALU_inst|ShiftRight0~30_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & (!\mux_2to1_inst1|salida[2]~51_combout  & !\mux_2to1_inst1|salida[1]~53_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~30 .lut_mask = 16'h0001;
defparam \ALU_inst|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight1~61 (
// Equation(s):
// \ALU_inst|ShiftRight1~61_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight0~30_combout  & (\REGBANK_inst|read_data1[30]~450_combout )) # (!\ALU_inst|ShiftRight0~30_combout  & ((\REGBANK_inst|read_data1[31]~24_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\REGBANK_inst|read_data1[30]~450_combout ),
	.datac(\REGBANK_inst|read_data1[31]~24_combout ),
	.datad(\ALU_inst|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~61 .lut_mask = 16'h88A0;
defparam \ALU_inst|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N30
cycloneive_lcell_comb \ALU_inst|Mux17~4 (
// Equation(s):
// \ALU_inst|Mux17~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[14]~72_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux29~9_combout  & \ALU_inst|ShiftRight1~61_combout ))))

	.dataa(\mux_2to1_inst1|salida[14]~72_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|ShiftRight1~61_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~4 .lut_mask = 16'hCBC8;
defparam \ALU_inst|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N1
cycloneive_io_ibuf \ddata_r[13]~input (
	.i(ddata_r[13]),
	.ibar(gnd),
	.o(\ddata_r[13]~input_o ));
// synopsys translate_off
defparam \ddata_r[13]~input .bus_hold = "false";
defparam \ddata_r[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y52_N7
dffeas \REGBANK_inst|mem[12][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N13
dffeas \REGBANK_inst|mem[13][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~383 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~383_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[13][13]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][13]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][13]~q ),
	.datad(\REGBANK_inst|mem[13][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~383 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N9
dffeas \REGBANK_inst|mem[14][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N15
dffeas \REGBANK_inst|mem[15][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[13]~13_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~384 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~384_combout  = (\REGBANK_inst|read_data1[13]~383_combout  & (((\REGBANK_inst|mem[15][13]~q )) # (!\idata[16]~input_o ))) # (!\REGBANK_inst|read_data1[13]~383_combout  & (\idata[16]~input_o  & (\REGBANK_inst|mem[14][13]~q )))

	.dataa(\REGBANK_inst|read_data1[13]~383_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[14][13]~q ),
	.datad(\REGBANK_inst|mem[15][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~384 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N31
dffeas \REGBANK_inst|mem[3][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N9
dffeas \REGBANK_inst|mem[1][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N3
dffeas \REGBANK_inst|mem[2][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N29
dffeas \REGBANK_inst|mem[0][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~380 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~380_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][13]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][13]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][13]~q ),
	.datad(\REGBANK_inst|mem[0][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~380 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~381 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~381_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[13]~380_combout  & (\REGBANK_inst|mem[3][13]~q )) # (!\REGBANK_inst|read_data1[13]~380_combout  & ((\REGBANK_inst|mem[1][13]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[13]~380_combout ))))

	.dataa(\REGBANK_inst|mem[3][13]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][13]~q ),
	.datad(\REGBANK_inst|read_data1[13]~380_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~381 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|mem[9][13]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][13]~feeder_combout  = \mux_2to1_inst2|salida[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][13]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N29
dffeas \REGBANK_inst|mem[9][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|mem[10][13]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][13]~feeder_combout  = \mux_2to1_inst2|salida[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][13]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N23
dffeas \REGBANK_inst|mem[10][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N29
dffeas \REGBANK_inst|mem[8][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~378 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~378_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|mem[10][13]~q ) # ((\idata[15]~input_o )))) # (!\idata[16]~input_o  & (((!\idata[15]~input_o  & \REGBANK_inst|mem[8][13]~q ))))

	.dataa(\REGBANK_inst|mem[10][13]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\idata[15]~input_o ),
	.datad(\REGBANK_inst|mem[8][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~378 .lut_mask = 16'hCBC8;
defparam \REGBANK_inst|read_data1[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y47_N3
dffeas \REGBANK_inst|mem[11][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~379 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~379_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[13]~378_combout  & ((\REGBANK_inst|mem[11][13]~q ))) # (!\REGBANK_inst|read_data1[13]~378_combout  & (\REGBANK_inst|mem[9][13]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[13]~378_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[9][13]~q ),
	.datac(\REGBANK_inst|read_data1[13]~378_combout ),
	.datad(\REGBANK_inst|mem[11][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~379 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~382 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~382_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|read_data1[13]~379_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & (\REGBANK_inst|read_data1[13]~381_combout )))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[13]~381_combout ),
	.datad(\REGBANK_inst|read_data1[13]~379_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~382 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N11
dffeas \REGBANK_inst|mem[7][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N9
dffeas \REGBANK_inst|mem[6][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N7
dffeas \REGBANK_inst|mem[5][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N13
dffeas \REGBANK_inst|mem[4][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~376 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~376_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][13]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][13]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][13]~q ),
	.datad(\REGBANK_inst|mem[4][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~376_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~376 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[13]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~377 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~377_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[13]~376_combout  & (\REGBANK_inst|mem[7][13]~q )) # (!\REGBANK_inst|read_data1[13]~376_combout  & ((\REGBANK_inst|mem[6][13]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[13]~376_combout ))))

	.dataa(\REGBANK_inst|mem[7][13]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][13]~q ),
	.datad(\REGBANK_inst|read_data1[13]~376_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~377_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~377 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[13]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~385 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~385_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[13]~382_combout  & (\REGBANK_inst|read_data1[13]~384_combout )) # (!\REGBANK_inst|read_data1[13]~382_combout  & ((\REGBANK_inst|read_data1[13]~377_combout ))))) 
// # (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[13]~382_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[13]~384_combout ),
	.datac(\REGBANK_inst|read_data1[13]~382_combout ),
	.datad(\REGBANK_inst|read_data1[13]~377_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~385 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data1[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|mem[21][13]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][13]~feeder_combout  = \mux_2to1_inst2|salida[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[13]~13_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][13]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N1
dffeas \REGBANK_inst|mem[21][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N31
dffeas \REGBANK_inst|mem[29][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|mem[25][13]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][13]~feeder_combout  = \mux_2to1_inst2|salida[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[13]~13_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][13]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N23
dffeas \REGBANK_inst|mem[25][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N17
dffeas \REGBANK_inst|mem[17][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~366 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~366_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[25][13]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][13]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[25][13]~q ),
	.datad(\REGBANK_inst|mem[17][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~366_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~366 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[13]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~367 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~367_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[13]~366_combout  & ((\REGBANK_inst|mem[29][13]~q ))) # (!\REGBANK_inst|read_data1[13]~366_combout  & (\REGBANK_inst|mem[21][13]~q )))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[13]~366_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[21][13]~q ),
	.datac(\REGBANK_inst|mem[29][13]~q ),
	.datad(\REGBANK_inst|read_data1[13]~366_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~367_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~367 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[13]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N19
dffeas \REGBANK_inst|mem[27][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N25
dffeas \REGBANK_inst|mem[19][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~373 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~373_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][13]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][13]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][13]~q ),
	.datad(\REGBANK_inst|mem[19][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~373_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~373 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[13]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N31
dffeas \REGBANK_inst|mem[23][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N7
dffeas \REGBANK_inst|mem[31][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~374 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~374_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[13]~373_combout  & ((\REGBANK_inst|mem[31][13]~q ))) # (!\REGBANK_inst|read_data1[13]~373_combout  & (\REGBANK_inst|mem[23][13]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[13]~373_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[13]~373_combout ),
	.datac(\REGBANK_inst|mem[23][13]~q ),
	.datad(\REGBANK_inst|mem[31][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~374_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~374 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[13]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N13
dffeas \REGBANK_inst|mem[20][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N7
dffeas \REGBANK_inst|mem[16][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~370 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~370_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][13]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][13]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][13]~q ),
	.datad(\REGBANK_inst|mem[16][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~370_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~370 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[13]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N13
dffeas \REGBANK_inst|mem[24][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N11
dffeas \REGBANK_inst|mem[28][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~371 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~371_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[13]~370_combout  & ((\REGBANK_inst|mem[28][13]~q ))) # (!\REGBANK_inst|read_data1[13]~370_combout  & (\REGBANK_inst|mem[24][13]~q )))) # (!\idata[18]~input_o  & 
// (\REGBANK_inst|read_data1[13]~370_combout ))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[13]~370_combout ),
	.datac(\REGBANK_inst|mem[24][13]~q ),
	.datad(\REGBANK_inst|mem[28][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~371_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~371 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[13]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N7
dffeas \REGBANK_inst|mem[30][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \REGBANK_inst|mem[26][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N9
dffeas \REGBANK_inst|mem[18][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~368 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~368_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][13]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][13]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][13]~q ),
	.datad(\REGBANK_inst|mem[18][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~368_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~368 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[13]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~369 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~369_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[13]~368_combout  & (\REGBANK_inst|mem[30][13]~q )) # (!\REGBANK_inst|read_data1[13]~368_combout  & ((\REGBANK_inst|mem[26][13]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[13]~368_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[30][13]~q ),
	.datac(\REGBANK_inst|mem[26][13]~q ),
	.datad(\REGBANK_inst|read_data1[13]~368_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~369_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~369 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[13]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~372 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~372_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o )))) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|read_data1[13]~369_combout ))) # (!\idata[16]~input_o  & 
// (\REGBANK_inst|read_data1[13]~371_combout ))))

	.dataa(\REGBANK_inst|read_data1[13]~371_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|read_data1[13]~369_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~372_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~372 .lut_mask = 16'hF2C2;
defparam \REGBANK_inst|read_data1[13]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~375 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~375_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[13]~372_combout  & ((\REGBANK_inst|read_data1[13]~374_combout ))) # (!\REGBANK_inst|read_data1[13]~372_combout  & (\REGBANK_inst|read_data1[13]~367_combout )))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[13]~372_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|read_data1[13]~367_combout ),
	.datac(\REGBANK_inst|read_data1[13]~374_combout ),
	.datad(\REGBANK_inst|read_data1[13]~372_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~375_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~375 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[13]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[13]~461 (
// Equation(s):
// \REGBANK_inst|read_data1[13]~461_combout  = (\idata[19]~input_o  & ((\REGBANK_inst|read_data1[13]~375_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[13]~385_combout ))

	.dataa(\idata[19]~input_o ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[13]~385_combout ),
	.datad(\REGBANK_inst|read_data1[13]~375_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[13]~461_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[13]~461 .lut_mask = 16'hFA50;
defparam \REGBANK_inst|read_data1[13]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N6
cycloneive_lcell_comb \ALU_inst|ShiftRight0~23 (
// Equation(s):
// \ALU_inst|ShiftRight0~23_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[15]~460_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[13]~461_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[15]~460_combout ),
	.datad(\REGBANK_inst|read_data1[13]~461_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~23 .lut_mask = 16'hF3C0;
defparam \ALU_inst|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N28
cycloneive_lcell_comb \ALU_inst|ShiftRight0~34 (
// Equation(s):
// \ALU_inst|ShiftRight0~34_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~10_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~23_combout ))

	.dataa(\ALU_inst|ShiftRight0~23_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight1~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~34 .lut_mask = 16'hFA0A;
defparam \ALU_inst|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N10
cycloneive_lcell_comb \ALU_inst|Mux18~0 (
// Equation(s):
// \ALU_inst|Mux18~0_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (((\ALU_inst|ShiftRight0~33_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\mux_2to1_inst1|salida[2]~51_combout  & 
// (\ALU_inst|ShiftRight0~32_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~32_combout ),
	.datad(\ALU_inst|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~0 .lut_mask = 16'hEA62;
defparam \ALU_inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N24
cycloneive_lcell_comb \ALU_inst|Mux18~1 (
// Equation(s):
// \ALU_inst|Mux18~1_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|Mux18~0_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|Mux18~0_combout  & ((\ALU_inst|ShiftRight0~31_combout ))) # (!\ALU_inst|Mux18~0_combout  & 
// (\ALU_inst|ShiftRight0~34_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftRight0~34_combout ),
	.datac(\ALU_inst|ShiftRight0~31_combout ),
	.datad(\ALU_inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~1 .lut_mask = 16'hFA44;
defparam \ALU_inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux18~0 (
// Equation(s):
// \mux_4to1_inst1|Mux18~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & ((\REGBANK_inst|read_data1[13]~375_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[13]~385_combout ))))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\REGBANK_inst|read_data1[13]~385_combout ),
	.datad(\REGBANK_inst|read_data1[13]~375_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux18~0 .lut_mask = 16'hC840;
defparam \mux_4to1_inst1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N26
cycloneive_lcell_comb \ALU_inst|RESULTADO~31 (
// Equation(s):
// \ALU_inst|RESULTADO~31_combout  = (\mux_4to1_inst1|Mux18~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[13]~293_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\mux_4to1_inst1|Mux18~0_combout ),
	.datad(\REGBANK_inst|read_data2[13]~293_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~31 .lut_mask = 16'hD0C0;
defparam \ALU_inst|RESULTADO~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight0~76 (
// Equation(s):
// \ALU_inst|ShiftRight0~76_combout  = (\ALU_inst|ShiftLeft0~145_combout  & \ALU_inst|ShiftRight0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~145_combout ),
	.datad(\ALU_inst|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~76 .lut_mask = 16'hF000;
defparam \ALU_inst|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N14
cycloneive_lcell_comb \ALU_inst|Mux29~14 (
// Equation(s):
// \ALU_inst|Mux29~14_combout  = (!\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout ) # ((!\mux_2to1_inst1|salida[4]~49_combout  & !\ALU_inst|ShiftLeft0~21_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~14 .lut_mask = 16'h5051;
defparam \ALU_inst|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \ddata_r[12]~input (
	.i(ddata_r[12]),
	.ibar(gnd),
	.o(\ddata_r[12]~input_o ));
// synopsys translate_off
defparam \ddata_r[12]~input .bus_hold = "false";
defparam \ddata_r[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|mem[27][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[27][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[27][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N7
dffeas \REGBANK_inst|mem[27][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[27][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|mem[23][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][12]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[23][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N21
dffeas \REGBANK_inst|mem[23][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N9
dffeas \REGBANK_inst|mem[19][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~393 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~393_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[23][12]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][12]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[23][12]~q ),
	.datac(\idata[17]~input_o ),
	.datad(\REGBANK_inst|mem[19][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~393_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~393 .lut_mask = 16'hE5E0;
defparam \REGBANK_inst|read_data1[12]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N3
dffeas \REGBANK_inst|mem[31][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~394 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~394_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[12]~393_combout  & ((\REGBANK_inst|mem[31][12]~q ))) # (!\REGBANK_inst|read_data1[12]~393_combout  & (\REGBANK_inst|mem[27][12]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[12]~393_combout ))))

	.dataa(\REGBANK_inst|mem[27][12]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[12]~393_combout ),
	.datad(\REGBANK_inst|mem[31][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~394_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~394 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[12]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N31
dffeas \REGBANK_inst|mem[30][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y51_N15
dffeas \REGBANK_inst|mem[22][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \REGBANK_inst|mem[26][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y51_N25
dffeas \REGBANK_inst|mem[18][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~386 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~386_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][12]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][12]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][12]~q ),
	.datad(\REGBANK_inst|mem[18][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~386_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~386 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[12]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~387 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~387_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[12]~386_combout  & (\REGBANK_inst|mem[30][12]~q )) # (!\REGBANK_inst|read_data1[12]~386_combout  & ((\REGBANK_inst|mem[22][12]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[12]~386_combout ))))

	.dataa(\REGBANK_inst|mem[30][12]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][12]~q ),
	.datad(\REGBANK_inst|read_data1[12]~386_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~387_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~387 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[12]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N3
dffeas \REGBANK_inst|mem[28][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N1
dffeas \REGBANK_inst|mem[20][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N9
dffeas \REGBANK_inst|mem[24][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N7
dffeas \REGBANK_inst|mem[16][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~390 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~390_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[24][12]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][12]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[24][12]~q ),
	.datad(\REGBANK_inst|mem[16][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~390_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~390 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[12]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~391 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~391_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[12]~390_combout  & (\REGBANK_inst|mem[28][12]~q )) # (!\REGBANK_inst|read_data1[12]~390_combout  & ((\REGBANK_inst|mem[20][12]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[12]~390_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][12]~q ),
	.datac(\REGBANK_inst|mem[20][12]~q ),
	.datad(\REGBANK_inst|read_data1[12]~390_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~391_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~391 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[12]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|mem[25][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N9
dffeas \REGBANK_inst|mem[25][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N23
dffeas \REGBANK_inst|mem[29][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N23
dffeas \REGBANK_inst|mem[21][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N1
dffeas \REGBANK_inst|mem[17][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~388 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~388_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][12]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][12]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][12]~q ),
	.datad(\REGBANK_inst|mem[17][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~388_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~388 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[12]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~389 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~389_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[12]~388_combout  & ((\REGBANK_inst|mem[29][12]~q ))) # (!\REGBANK_inst|read_data1[12]~388_combout  & (\REGBANK_inst|mem[25][12]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[12]~388_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[25][12]~q ),
	.datac(\REGBANK_inst|mem[29][12]~q ),
	.datad(\REGBANK_inst|read_data1[12]~388_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~389_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~389 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[12]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~392 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~392_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|read_data1[12]~389_combout ))) # (!\idata[15]~input_o  & (\REGBANK_inst|read_data1[12]~391_combout 
// ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[12]~391_combout ),
	.datad(\REGBANK_inst|read_data1[12]~389_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~392_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~392 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[12]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~395 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~395_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[12]~392_combout  & (\REGBANK_inst|read_data1[12]~394_combout )) # (!\REGBANK_inst|read_data1[12]~392_combout  & ((\REGBANK_inst|read_data1[12]~387_combout ))))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[12]~392_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[12]~394_combout ),
	.datac(\REGBANK_inst|read_data1[12]~387_combout ),
	.datad(\REGBANK_inst|read_data1[12]~392_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~395_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~395 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[12]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|mem[15][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][12]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N19
dffeas \REGBANK_inst|mem[15][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|mem[12][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[12][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[12][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[12][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[12][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N15
dffeas \REGBANK_inst|mem[12][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|mem[14][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N21
dffeas \REGBANK_inst|mem[14][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~403 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~403_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][12]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][12]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][12]~q ),
	.datad(\REGBANK_inst|mem[14][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~403 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~404 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~404_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[12]~403_combout  & ((\REGBANK_inst|mem[15][12]~q ))) # (!\REGBANK_inst|read_data1[12]~403_combout  & (\REGBANK_inst|mem[13][12]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[12]~403_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[13][12]~q ),
	.datac(\REGBANK_inst|mem[15][12]~q ),
	.datad(\REGBANK_inst|read_data1[12]~403_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~404 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N15
dffeas \REGBANK_inst|mem[11][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|mem[10][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N29
dffeas \REGBANK_inst|mem[10][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N17
dffeas \REGBANK_inst|mem[8][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|mem[9][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N27
dffeas \REGBANK_inst|mem[9][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~396 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~396_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[9][12]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & (\REGBANK_inst|mem[8][12]~q )))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[8][12]~q ),
	.datad(\REGBANK_inst|mem[9][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~396_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~396 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[12]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~397 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~397_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[12]~396_combout  & (\REGBANK_inst|mem[11][12]~q )) # (!\REGBANK_inst|read_data1[12]~396_combout  & ((\REGBANK_inst|mem[10][12]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[12]~396_combout ))))

	.dataa(\REGBANK_inst|mem[11][12]~q ),
	.datab(\REGBANK_inst|mem[10][12]~q ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|read_data1[12]~396_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~397_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~397 .lut_mask = 16'hAFC0;
defparam \REGBANK_inst|read_data1[12]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
cycloneive_lcell_comb \REGBANK_inst|mem[4][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[4][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[4][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N5
dffeas \REGBANK_inst|mem[4][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N23
dffeas \REGBANK_inst|mem[6][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~398 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~398_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o )))) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|mem[6][12]~q ))) # (!\idata[16]~input_o  & (\REGBANK_inst|mem[4][12]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[4][12]~q ),
	.datac(\REGBANK_inst|mem[6][12]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~398_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~398 .lut_mask = 16'hFA44;
defparam \REGBANK_inst|read_data1[12]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N13
dffeas \REGBANK_inst|mem[5][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|mem[7][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[7][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[7][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N9
dffeas \REGBANK_inst|mem[7][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~399 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~399_combout  = (\REGBANK_inst|read_data1[12]~398_combout  & (((\REGBANK_inst|mem[7][12]~q )) # (!\idata[15]~input_o ))) # (!\REGBANK_inst|read_data1[12]~398_combout  & (\idata[15]~input_o  & (\REGBANK_inst|mem[5][12]~q )))

	.dataa(\REGBANK_inst|read_data1[12]~398_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][12]~q ),
	.datad(\REGBANK_inst|mem[7][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~399 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y55_N15
dffeas \REGBANK_inst|mem[3][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N13
dffeas \REGBANK_inst|mem[2][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N11
dffeas \REGBANK_inst|mem[1][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y55_N13
dffeas \REGBANK_inst|mem[0][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[12]~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~400 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~400_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][12]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][12]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][12]~q ),
	.datad(\REGBANK_inst|mem[0][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~400 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~401 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~401_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[12]~400_combout  & (\REGBANK_inst|mem[3][12]~q )) # (!\REGBANK_inst|read_data1[12]~400_combout  & ((\REGBANK_inst|mem[2][12]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[12]~400_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][12]~q ),
	.datac(\REGBANK_inst|mem[2][12]~q ),
	.datad(\REGBANK_inst|read_data1[12]~400_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~401 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~402 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~402_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|read_data1[12]~399_combout )) # (!\idata[17]~input_o  & 
// ((\REGBANK_inst|read_data1[12]~401_combout )))))

	.dataa(\REGBANK_inst|read_data1[12]~399_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\idata[17]~input_o ),
	.datad(\REGBANK_inst|read_data1[12]~401_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~402 .lut_mask = 16'hE3E0;
defparam \REGBANK_inst|read_data1[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~405 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~405_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[12]~402_combout  & (\REGBANK_inst|read_data1[12]~404_combout )) # (!\REGBANK_inst|read_data1[12]~402_combout  & ((\REGBANK_inst|read_data1[12]~397_combout ))))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[12]~402_combout ))))

	.dataa(\REGBANK_inst|read_data1[12]~404_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[12]~397_combout ),
	.datad(\REGBANK_inst|read_data1[12]~402_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~405 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[12]~463 (
// Equation(s):
// \REGBANK_inst|read_data1[12]~463_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[12]~395_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[12]~405_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[12]~395_combout ),
	.datad(\REGBANK_inst|read_data1[12]~405_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[12]~463_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[12]~463 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[12]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~24 (
// Equation(s):
// \ALU_inst|ShiftRight0~24_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[14]~462_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[12]~463_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[14]~462_combout ),
	.datad(\REGBANK_inst|read_data1[12]~463_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~24 .lut_mask = 16'hF3C0;
defparam \ALU_inst|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight0~25 (
// Equation(s):
// \ALU_inst|ShiftRight0~25_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~23_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~24_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\ALU_inst|ShiftRight0~23_combout ),
	.datad(\ALU_inst|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~25 .lut_mask = 16'hF3C0;
defparam \ALU_inst|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight0~15 (
// Equation(s):
// \ALU_inst|ShiftRight0~15_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~13_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~14_combout ))

	.dataa(\ALU_inst|ShiftRight0~14_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~15 .lut_mask = 16'hFA0A;
defparam \ALU_inst|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N26
cycloneive_lcell_comb \ALU_inst|Mux19~0 (
// Equation(s):
// \ALU_inst|Mux19~0_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~15_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~25_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~25_combout ),
	.datad(\ALU_inst|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~0 .lut_mask = 16'hFC30;
defparam \ALU_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N12
cycloneive_lcell_comb \ALU_inst|Mux19~1 (
// Equation(s):
// \ALU_inst|Mux19~1_combout  = (\ALU_inst|Mux21~18_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~61_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|Mux19~0_combout ))))

	.dataa(\ALU_inst|Mux19~0_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~61_combout ),
	.datad(\ALU_inst|Mux21~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~1 .lut_mask = 16'hE200;
defparam \ALU_inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux19~0 (
// Equation(s):
// \mux_4to1_inst1|Mux19~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[12]~395_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[12]~405_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[12]~395_combout ),
	.datad(\REGBANK_inst|read_data1[12]~405_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux19~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N26
cycloneive_lcell_comb \ALU_inst|RESULTADO~29 (
// Equation(s):
// \ALU_inst|RESULTADO~29_combout  = (\mux_4to1_inst1|Mux19~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[12]~272_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\mux_4to1_inst1|Mux19~0_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[12]~272_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~29 .lut_mask = 16'h8C88;
defparam \ALU_inst|RESULTADO~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N12
cycloneive_lcell_comb \ALU_inst|Equal0~18 (
// Equation(s):
// \ALU_inst|Equal0~18_combout  = \mux_4to1_inst1|Mux19~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[12]~272_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\REGBANK_inst|read_data2[12]~272_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\mux_4to1_inst1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~18 .lut_mask = 16'h0BF4;
defparam \ALU_inst|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N4
cycloneive_lcell_comb \mux_2to1_inst1|salida[11]~41 (
// Equation(s):
// \mux_2to1_inst1|salida[11]~41_combout  = (\idata[31]~input_o  & (\control_inst|WideOr1~2_combout  & ((!\idata[4]~input_o ) # (!\idata[5]~input_o ))))

	.dataa(\idata[5]~input_o ),
	.datab(\idata[4]~input_o ),
	.datac(\idata[31]~input_o ),
	.datad(\control_inst|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[11]~41 .lut_mask = 16'h7000;
defparam \mux_2to1_inst1|salida[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|mem[14][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N29
dffeas \REGBANK_inst|mem[14][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|mem[12][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[12][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[12][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[12][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[12][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N9
dffeas \REGBANK_inst|mem[12][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|mem[13][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N15
dffeas \REGBANK_inst|mem[13][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~248 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~248_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[13][11]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[12][11]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[12][11]~q ),
	.datad(\REGBANK_inst|mem[13][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~248_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~248 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[11]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~249 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~249_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[11]~248_combout  & ((\REGBANK_inst|mem[15][11]~q ))) # (!\REGBANK_inst|read_data2[11]~248_combout  & (\REGBANK_inst|mem[14][11]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[11]~248_combout ))))

	.dataa(\REGBANK_inst|mem[14][11]~q ),
	.datab(\REGBANK_inst|mem[15][11]~q ),
	.datac(\idata[21]~input_o ),
	.datad(\REGBANK_inst|read_data2[11]~248_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~249_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~249 .lut_mask = 16'hCFA0;
defparam \REGBANK_inst|read_data2[11]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N29
dffeas \REGBANK_inst|mem[4][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N23
dffeas \REGBANK_inst|mem[5][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~241 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~241_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][11]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][11]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][11]~q ),
	.datad(\REGBANK_inst|mem[5][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~241_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~241 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[11]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N15
dffeas \REGBANK_inst|mem[7][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y53_N31
dffeas \REGBANK_inst|mem[6][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~242 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~242_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[11]~241_combout  & (\REGBANK_inst|mem[7][11]~q )) # (!\REGBANK_inst|read_data2[11]~241_combout  & ((\REGBANK_inst|mem[6][11]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[11]~241_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[11]~241_combout ),
	.datac(\REGBANK_inst|mem[7][11]~q ),
	.datad(\REGBANK_inst|mem[6][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~242_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~242 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[11]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|mem[9][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][11]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N13
dffeas \REGBANK_inst|mem[9][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N23
dffeas \REGBANK_inst|mem[11][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N1
dffeas \REGBANK_inst|mem[8][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|mem[10][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][11]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N19
dffeas \REGBANK_inst|mem[10][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~243 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~243_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][11]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][11]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][11]~q ),
	.datad(\REGBANK_inst|mem[10][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~243_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~243 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[11]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~244 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~244_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[11]~243_combout  & ((\REGBANK_inst|mem[11][11]~q ))) # (!\REGBANK_inst|read_data2[11]~243_combout  & (\REGBANK_inst|mem[9][11]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[11]~243_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[9][11]~q ),
	.datac(\REGBANK_inst|mem[11][11]~q ),
	.datad(\REGBANK_inst|read_data2[11]~243_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~244_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~244 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[11]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N29
dffeas \REGBANK_inst|mem[1][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|mem[3][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[3][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[3][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N1
dffeas \REGBANK_inst|mem[3][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y56_N8
cycloneive_lcell_comb \REGBANK_inst|mem[2][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[2][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[2][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y56_N9
dffeas \REGBANK_inst|mem[2][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y56_N18
cycloneive_lcell_comb \REGBANK_inst|mem[0][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[0][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[0][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y56_N19
dffeas \REGBANK_inst|mem[0][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y56_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~245 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~245_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][11]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|mem[0][11]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[2][11]~q ),
	.datad(\REGBANK_inst|mem[0][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~245_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~245 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[11]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~246 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~246_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[11]~245_combout  & ((\REGBANK_inst|mem[3][11]~q ))) # (!\REGBANK_inst|read_data2[11]~245_combout  & (\REGBANK_inst|mem[1][11]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[11]~245_combout ))))

	.dataa(\REGBANK_inst|mem[1][11]~q ),
	.datab(\REGBANK_inst|mem[3][11]~q ),
	.datac(\idata[20]~input_o ),
	.datad(\REGBANK_inst|read_data2[11]~245_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~246_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~246 .lut_mask = 16'hCFA0;
defparam \REGBANK_inst|read_data2[11]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~247 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~247_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|read_data2[11]~244_combout )) # (!\idata[23]~input_o  & ((\REGBANK_inst|read_data2[11]~246_combout 
// )))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[11]~244_combout ),
	.datad(\REGBANK_inst|read_data2[11]~246_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~247_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~247 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[11]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~250 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~250_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[11]~247_combout  & (\REGBANK_inst|read_data2[11]~249_combout )) # (!\REGBANK_inst|read_data2[11]~247_combout  & ((\REGBANK_inst|read_data2[11]~242_combout ))))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[11]~247_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[11]~249_combout ),
	.datac(\REGBANK_inst|read_data2[11]~242_combout ),
	.datad(\REGBANK_inst|read_data2[11]~247_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~250_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~250 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[11]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N25
dffeas \REGBANK_inst|mem[23][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N11
dffeas \REGBANK_inst|mem[31][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N17
dffeas \REGBANK_inst|mem[19][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N9
dffeas \REGBANK_inst|mem[27][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~238 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~238_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][11]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][11]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][11]~q ),
	.datad(\REGBANK_inst|mem[27][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~238_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~238 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[11]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~239 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~239_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[11]~238_combout  & ((\REGBANK_inst|mem[31][11]~q ))) # (!\REGBANK_inst|read_data2[11]~238_combout  & (\REGBANK_inst|mem[23][11]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[11]~238_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[23][11]~q ),
	.datac(\REGBANK_inst|mem[31][11]~q ),
	.datad(\REGBANK_inst|read_data2[11]~238_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~239_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~239 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[11]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N3
dffeas \REGBANK_inst|mem[26][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N15
dffeas \REGBANK_inst|mem[30][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N29
dffeas \REGBANK_inst|mem[18][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|mem[22][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][11]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[22][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N9
dffeas \REGBANK_inst|mem[22][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~233 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~233_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[22][11]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][11]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][11]~q ),
	.datad(\REGBANK_inst|mem[22][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~233_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~233 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[11]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~234 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~234_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[11]~233_combout  & ((\REGBANK_inst|mem[30][11]~q ))) # (!\REGBANK_inst|read_data2[11]~233_combout  & (\REGBANK_inst|mem[26][11]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[11]~233_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[26][11]~q ),
	.datac(\REGBANK_inst|mem[30][11]~q ),
	.datad(\REGBANK_inst|read_data2[11]~233_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~234_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~234 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[11]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N15
dffeas \REGBANK_inst|mem[24][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N17
dffeas \REGBANK_inst|mem[28][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneive_lcell_comb \REGBANK_inst|mem[16][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N9
dffeas \REGBANK_inst|mem[16][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|mem[20][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[20][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[11]~11_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[20][11]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N15
dffeas \REGBANK_inst|mem[20][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~235 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~235_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][11]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][11]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][11]~q ),
	.datad(\REGBANK_inst|mem[20][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~235_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~235 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[11]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~236 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~236_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[11]~235_combout  & ((\REGBANK_inst|mem[28][11]~q ))) # (!\REGBANK_inst|read_data2[11]~235_combout  & (\REGBANK_inst|mem[24][11]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[11]~235_combout ))))

	.dataa(\REGBANK_inst|mem[24][11]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[28][11]~q ),
	.datad(\REGBANK_inst|read_data2[11]~235_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~236_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~236 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[11]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~237 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~237_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[11]~234_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|read_data2[11]~236_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[11]~234_combout ),
	.datad(\REGBANK_inst|read_data2[11]~236_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~237_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~237 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[11]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N1
dffeas \REGBANK_inst|mem[21][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N19
dffeas \REGBANK_inst|mem[29][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N29
dffeas \REGBANK_inst|mem[17][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N5
dffeas \REGBANK_inst|mem[25][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[11]~11_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~231 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~231_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][11]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][11]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][11]~q ),
	.datad(\REGBANK_inst|mem[25][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~231_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~231 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[11]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~232 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~232_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[11]~231_combout  & ((\REGBANK_inst|mem[29][11]~q ))) # (!\REGBANK_inst|read_data2[11]~231_combout  & (\REGBANK_inst|mem[21][11]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[11]~231_combout ))))

	.dataa(\REGBANK_inst|mem[21][11]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[29][11]~q ),
	.datad(\REGBANK_inst|read_data2[11]~231_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~232_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~232 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[11]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~240 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~240_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[11]~237_combout  & (\REGBANK_inst|read_data2[11]~239_combout )) # (!\REGBANK_inst|read_data2[11]~237_combout  & ((\REGBANK_inst|read_data2[11]~232_combout ))))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[11]~237_combout ))))

	.dataa(\REGBANK_inst|read_data2[11]~239_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[11]~237_combout ),
	.datad(\REGBANK_inst|read_data2[11]~232_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~240_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~240 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[11]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[11]~251 (
// Equation(s):
// \REGBANK_inst|read_data2[11]~251_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[11]~240_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[11]~250_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[11]~250_combout ),
	.datad(\REGBANK_inst|read_data2[11]~240_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[11]~251_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[11]~251 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[11]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
cycloneive_lcell_comb \mux_2to1_inst1|salida[11]~42 (
// Equation(s):
// \mux_2to1_inst1|salida[11]~42_combout  = (\mux_2to1_inst1|salida[11]~41_combout  & ((\control_inst|ALUOp[1]~2_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[11]~251_combout )))) # (!\mux_2to1_inst1|salida[11]~41_combout  & 
// (((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[11]~251_combout ))))

	.dataa(\mux_2to1_inst1|salida[11]~41_combout ),
	.datab(\control_inst|ALUOp[1]~2_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[11]~251_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[11]~42 .lut_mask = 16'h8F88;
defparam \mux_2to1_inst1|salida[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~413 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~413_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][11]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][11]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][11]~q ),
	.datad(\REGBANK_inst|mem[19][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~413_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~413 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[11]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~414 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~414_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[11]~413_combout  & ((\REGBANK_inst|mem[31][11]~q ))) # (!\REGBANK_inst|read_data1[11]~413_combout  & (\REGBANK_inst|mem[23][11]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[11]~413_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[11]~413_combout ),
	.datac(\REGBANK_inst|mem[23][11]~q ),
	.datad(\REGBANK_inst|mem[31][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~414_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~414 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[11]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~406 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~406_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[25][11]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][11]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][11]~q ),
	.datad(\REGBANK_inst|mem[17][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~406_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~406 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[11]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~407 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~407_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[11]~406_combout  & (\REGBANK_inst|mem[29][11]~q )) # (!\REGBANK_inst|read_data1[11]~406_combout  & ((\REGBANK_inst|mem[21][11]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[11]~406_combout ))))

	.dataa(\REGBANK_inst|mem[29][11]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][11]~q ),
	.datad(\REGBANK_inst|read_data1[11]~406_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~407_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~407 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[11]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~408 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~408_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[22][11]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[18][11]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[22][11]~q ),
	.datad(\REGBANK_inst|mem[18][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~408_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~408 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[11]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~409 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~409_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[11]~408_combout  & (\REGBANK_inst|mem[30][11]~q )) # (!\REGBANK_inst|read_data1[11]~408_combout  & ((\REGBANK_inst|mem[26][11]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[11]~408_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[30][11]~q ),
	.datac(\REGBANK_inst|mem[26][11]~q ),
	.datad(\REGBANK_inst|read_data1[11]~408_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~409_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~409 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[11]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~410 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~410_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][11]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][11]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][11]~q ),
	.datad(\REGBANK_inst|mem[16][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~410_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~410 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[11]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~411 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~411_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[11]~410_combout  & (\REGBANK_inst|mem[28][11]~q )) # (!\REGBANK_inst|read_data1[11]~410_combout  & ((\REGBANK_inst|mem[24][11]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[11]~410_combout ))))

	.dataa(\REGBANK_inst|mem[28][11]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][11]~q ),
	.datad(\REGBANK_inst|read_data1[11]~410_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~411_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~411 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[11]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~412 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~412_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[11]~409_combout ) # ((\idata[15]~input_o )))) # (!\idata[16]~input_o  & (((!\idata[15]~input_o  & \REGBANK_inst|read_data1[11]~411_combout ))))

	.dataa(\REGBANK_inst|read_data1[11]~409_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\idata[15]~input_o ),
	.datad(\REGBANK_inst|read_data1[11]~411_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~412_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~412 .lut_mask = 16'hCBC8;
defparam \REGBANK_inst|read_data1[11]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~415 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~415_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[11]~412_combout  & (\REGBANK_inst|read_data1[11]~414_combout )) # (!\REGBANK_inst|read_data1[11]~412_combout  & ((\REGBANK_inst|read_data1[11]~407_combout ))))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[11]~412_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|read_data1[11]~414_combout ),
	.datac(\REGBANK_inst|read_data1[11]~407_combout ),
	.datad(\REGBANK_inst|read_data1[11]~412_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~415_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~415 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[11]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux20~0 (
// Equation(s):
// \mux_4to1_inst1|Mux20~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & ((\REGBANK_inst|read_data1[11]~415_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[11]~425_combout ))))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\REGBANK_inst|read_data1[11]~425_combout ),
	.datad(\REGBANK_inst|read_data1[11]~415_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux20~0 .lut_mask = 16'hC840;
defparam \mux_4to1_inst1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \ddata_r[10]~input (
	.i(ddata_r[10]),
	.ibar(gnd),
	.o(\ddata_r[10]~input_o ));
// synopsys translate_off
defparam \ddata_r[10]~input .bus_hold = "false";
defparam \ddata_r[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y51_N23
dffeas \REGBANK_inst|mem[26][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~426 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~426_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][10]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][10]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][10]~q ),
	.datad(\REGBANK_inst|mem[18][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~426_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~426 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[10]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N9
dffeas \REGBANK_inst|mem[22][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N1
dffeas \REGBANK_inst|mem[30][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~427 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~427_combout  = (\REGBANK_inst|read_data1[10]~426_combout  & (((\REGBANK_inst|mem[30][10]~q )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[10]~426_combout  & (\idata[17]~input_o  & (\REGBANK_inst|mem[22][10]~q )))

	.dataa(\REGBANK_inst|read_data1[10]~426_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][10]~q ),
	.datad(\REGBANK_inst|mem[30][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~427_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~427 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[10]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N23
dffeas \REGBANK_inst|mem[23][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \REGBANK_inst|mem[19][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~433 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~433_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[23][10]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][10]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][10]~q ),
	.datad(\REGBANK_inst|mem[19][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~433_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~433 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[10]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N5
dffeas \REGBANK_inst|mem[27][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N23
dffeas \REGBANK_inst|mem[31][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~434 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~434_combout  = (\REGBANK_inst|read_data1[10]~433_combout  & (((\REGBANK_inst|mem[31][10]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[10]~433_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[27][10]~q )))

	.dataa(\REGBANK_inst|read_data1[10]~433_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][10]~q ),
	.datad(\REGBANK_inst|mem[31][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~434_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~434 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[10]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|mem[20][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[20][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[20][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[20][10]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[20][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N29
dffeas \REGBANK_inst|mem[20][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneive_lcell_comb \REGBANK_inst|mem[16][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N5
dffeas \REGBANK_inst|mem[16][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|mem[24][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[24][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[24][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N29
dffeas \REGBANK_inst|mem[24][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~430 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~430_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[24][10]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[16][10]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[16][10]~q ),
	.datad(\REGBANK_inst|mem[24][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~430_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~430 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[10]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|mem[28][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N1
dffeas \REGBANK_inst|mem[28][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~431 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~431_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[10]~430_combout  & ((\REGBANK_inst|mem[28][10]~q ))) # (!\REGBANK_inst|read_data1[10]~430_combout  & (\REGBANK_inst|mem[20][10]~q )))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[10]~430_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[20][10]~q ),
	.datac(\REGBANK_inst|read_data1[10]~430_combout ),
	.datad(\REGBANK_inst|mem[28][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~431_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~431 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[10]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N19
dffeas \REGBANK_inst|mem[21][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N13
dffeas \REGBANK_inst|mem[17][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~428 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~428_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][10]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][10]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][10]~q ),
	.datad(\REGBANK_inst|mem[17][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~428_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~428 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[10]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N15
dffeas \REGBANK_inst|mem[29][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|mem[25][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][10]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[25][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N21
dffeas \REGBANK_inst|mem[25][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~429 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~429_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[10]~428_combout  & (\REGBANK_inst|mem[29][10]~q )) # (!\REGBANK_inst|read_data1[10]~428_combout  & ((\REGBANK_inst|mem[25][10]~q ))))) # (!\idata[18]~input_o  & 
// (\REGBANK_inst|read_data1[10]~428_combout ))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[10]~428_combout ),
	.datac(\REGBANK_inst|mem[29][10]~q ),
	.datad(\REGBANK_inst|mem[25][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~429_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~429 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data1[10]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~432 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~432_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|read_data1[10]~429_combout ))) # (!\idata[15]~input_o  & (\REGBANK_inst|read_data1[10]~431_combout 
// ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[10]~431_combout ),
	.datad(\REGBANK_inst|read_data1[10]~429_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~432_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~432 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[10]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~435 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~435_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[10]~432_combout  & ((\REGBANK_inst|read_data1[10]~434_combout ))) # (!\REGBANK_inst|read_data1[10]~432_combout  & (\REGBANK_inst|read_data1[10]~427_combout )))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[10]~432_combout ))))

	.dataa(\REGBANK_inst|read_data1[10]~427_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[10]~434_combout ),
	.datad(\REGBANK_inst|read_data1[10]~432_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~435_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~435 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[10]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N1
dffeas \REGBANK_inst|mem[12][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|mem[14][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N19
dffeas \REGBANK_inst|mem[14][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~443 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~443_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][10]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][10]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][10]~q ),
	.datad(\REGBANK_inst|mem[14][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~443 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N20
cycloneive_lcell_comb \REGBANK_inst|mem[15][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N21
dffeas \REGBANK_inst|mem[15][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|mem[13][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[10]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][10]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[13][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N31
dffeas \REGBANK_inst|mem[13][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~444 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~444_combout  = (\REGBANK_inst|read_data1[10]~443_combout  & ((\REGBANK_inst|mem[15][10]~q ) # ((!\idata[15]~input_o )))) # (!\REGBANK_inst|read_data1[10]~443_combout  & (((\REGBANK_inst|mem[13][10]~q  & \idata[15]~input_o ))))

	.dataa(\REGBANK_inst|read_data1[10]~443_combout ),
	.datab(\REGBANK_inst|mem[15][10]~q ),
	.datac(\REGBANK_inst|mem[13][10]~q ),
	.datad(\idata[15]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~444 .lut_mask = 16'hD8AA;
defparam \REGBANK_inst|read_data1[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N11
dffeas \REGBANK_inst|mem[11][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|mem[9][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N31
dffeas \REGBANK_inst|mem[9][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N9
dffeas \REGBANK_inst|mem[8][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~436 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~436_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[9][10]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][10]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[9][10]~q ),
	.datad(\REGBANK_inst|mem[8][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~436_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~436 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[10]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|mem[10][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N17
dffeas \REGBANK_inst|mem[10][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~437 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~437_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[10]~436_combout  & (\REGBANK_inst|mem[11][10]~q )) # (!\REGBANK_inst|read_data1[10]~436_combout  & ((\REGBANK_inst|mem[10][10]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[10]~436_combout ))))

	.dataa(\REGBANK_inst|mem[11][10]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[10]~436_combout ),
	.datad(\REGBANK_inst|mem[10][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~437_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~437 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[10]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N23
dffeas \REGBANK_inst|mem[3][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N29
dffeas \REGBANK_inst|mem[2][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N29
dffeas \REGBANK_inst|mem[1][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|mem[0][10]~feeder (
// Equation(s):
// \REGBANK_inst|mem[0][10]~feeder_combout  = \mux_2to1_inst2|salida[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[10]~10_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[0][10]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N23
dffeas \REGBANK_inst|mem[0][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~440 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~440_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][10]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][10]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][10]~q ),
	.datad(\REGBANK_inst|mem[0][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~440_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~440 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[10]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~441 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~441_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[10]~440_combout  & (\REGBANK_inst|mem[3][10]~q )) # (!\REGBANK_inst|read_data1[10]~440_combout  & ((\REGBANK_inst|mem[2][10]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[10]~440_combout ))))

	.dataa(\REGBANK_inst|mem[3][10]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][10]~q ),
	.datad(\REGBANK_inst|read_data1[10]~440_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~441 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N31
dffeas \REGBANK_inst|mem[7][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N27
dffeas \REGBANK_inst|mem[5][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N13
dffeas \REGBANK_inst|mem[6][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N3
dffeas \REGBANK_inst|mem[4][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~438 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~438_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][10]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][10]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][10]~q ),
	.datad(\REGBANK_inst|mem[4][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~438_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~438 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[10]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~439 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~439_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[10]~438_combout  & (\REGBANK_inst|mem[7][10]~q )) # (!\REGBANK_inst|read_data1[10]~438_combout  & ((\REGBANK_inst|mem[5][10]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[10]~438_combout ))))

	.dataa(\REGBANK_inst|mem[7][10]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][10]~q ),
	.datad(\REGBANK_inst|read_data1[10]~438_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~439_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~439 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[10]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~442 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~442_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|read_data1[10]~439_combout ))) # (!\idata[17]~input_o  & (\REGBANK_inst|read_data1[10]~441_combout 
// ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[10]~441_combout ),
	.datad(\REGBANK_inst|read_data1[10]~439_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~442 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~445 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~445_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[10]~442_combout  & (\REGBANK_inst|read_data1[10]~444_combout )) # (!\REGBANK_inst|read_data1[10]~442_combout  & ((\REGBANK_inst|read_data1[10]~437_combout ))))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[10]~442_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[10]~444_combout ),
	.datac(\REGBANK_inst|read_data1[10]~437_combout ),
	.datad(\REGBANK_inst|read_data1[10]~442_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~445 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[10]~465 (
// Equation(s):
// \REGBANK_inst|read_data1[10]~465_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[10]~435_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[10]~445_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[10]~435_combout ),
	.datad(\REGBANK_inst|read_data1[10]~445_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[10]~465_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[10]~465 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[10]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight1~21 (
// Equation(s):
// \ALU_inst|ShiftRight1~21_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[12]~463_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[10]~465_combout 
// ))))

	.dataa(\REGBANK_inst|read_data1[10]~465_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\REGBANK_inst|read_data1[12]~463_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~21 .lut_mask = 16'h0E02;
defparam \ALU_inst|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight1~23 (
// Equation(s):
// \ALU_inst|ShiftRight1~23_combout  = (\ALU_inst|ShiftRight1~21_combout ) # ((\mux_2to1_inst1|salida[0]~54_combout  & \ALU_inst|ShiftRight1~22_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\ALU_inst|ShiftRight1~21_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~23 .lut_mask = 16'hEECC;
defparam \ALU_inst|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N18
cycloneive_lcell_comb \ALU_inst|Mux21~8 (
// Equation(s):
// \ALU_inst|Mux21~8_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight1~25_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight1~20_combout ))))) # 
// (!\mux_2to1_inst1|salida[2]~51_combout  & (\mux_2to1_inst1|salida[3]~50_combout ))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight1~25_combout ),
	.datad(\ALU_inst|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~8 .lut_mask = 16'hE6C4;
defparam \ALU_inst|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N4
cycloneive_lcell_comb \ALU_inst|Mux21~9 (
// Equation(s):
// \ALU_inst|Mux21~9_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|Mux21~8_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|Mux21~8_combout  & ((\ALU_inst|ShiftRight1~27_combout ))) # (!\ALU_inst|Mux21~8_combout  & 
// (\ALU_inst|ShiftRight1~23_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftRight1~23_combout ),
	.datac(\ALU_inst|ShiftRight1~27_combout ),
	.datad(\ALU_inst|Mux21~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~9 .lut_mask = 16'hFA44;
defparam \ALU_inst|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N26
cycloneive_lcell_comb \ALU_inst|Mux22~13 (
// Equation(s):
// \ALU_inst|Mux22~13_combout  = (\ALUcontrol_inst|Mux1~2_combout  & (((\ALU_inst|Mux29~12_combout )))) # (!\ALUcontrol_inst|Mux1~2_combout  & (\ALUcontrol_inst|Mux2~1_combout  & (\ALUcontrol_inst|Mux0~1_combout )))

	.dataa(\ALUcontrol_inst|Mux1~2_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALU_inst|Mux29~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~13 .lut_mask = 16'hEA40;
defparam \ALU_inst|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux21~0 (
// Equation(s):
// \mux_4to1_inst1|Mux21~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[10]~435_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[10]~445_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[10]~435_combout ),
	.datad(\REGBANK_inst|read_data1[10]~445_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux21~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \ddata_r[9]~input (
	.i(ddata_r[9]),
	.ibar(gnd),
	.o(\ddata_r[9]~input_o ));
// synopsys translate_off
defparam \ddata_r[9]~input .bus_hold = "false";
defparam \ddata_r[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight0~35 (
// Equation(s):
// \ALU_inst|ShiftRight0~35_combout  = (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux21~0_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux22~21_combout )))))

	.dataa(\mux_4to1_inst1|Mux21~0_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux22~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~35 .lut_mask = 16'h2320;
defparam \ALU_inst|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~36 (
// Equation(s):
// \ALU_inst|ShiftRight0~36_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[12]~463_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[11]~464_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[11]~464_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\REGBANK_inst|read_data1[12]~463_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~36 .lut_mask = 16'hFC0C;
defparam \ALU_inst|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight0~37 (
// Equation(s):
// \ALU_inst|ShiftRight0~37_combout  = (\ALU_inst|ShiftRight0~35_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftRight0~36_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|ShiftRight0~35_combout ),
	.datad(\ALU_inst|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~37 .lut_mask = 16'hF8F0;
defparam \ALU_inst|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N18
cycloneive_lcell_comb \ALU_inst|ShiftRight0~38 (
// Equation(s):
// \ALU_inst|ShiftRight0~38_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight0~34_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftRight0~37_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight0~37_combout ),
	.datad(\ALU_inst|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~38 .lut_mask = 16'hD850;
defparam \ALU_inst|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N16
cycloneive_lcell_comb \ALU_inst|Mux22~11 (
// Equation(s):
// \ALU_inst|Mux22~11_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight0~44_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~38_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~44_combout ),
	.datad(\ALU_inst|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~11 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \idata[29]~input (
	.i(idata[29]),
	.ibar(gnd),
	.o(\idata[29]~input_o ));
// synopsys translate_off
defparam \idata[29]~input .bus_hold = "false";
defparam \idata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y52_N7
dffeas \REGBANK_inst|mem[15][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[9]~9_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N29
dffeas \REGBANK_inst|mem[14][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|mem[12][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[12][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[12][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[12][9]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[12][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N27
dffeas \REGBANK_inst|mem[12][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|mem[13][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[9]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][9]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N29
dffeas \REGBANK_inst|mem[13][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~206 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~206_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[13][9]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][9]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][9]~q ),
	.datad(\REGBANK_inst|mem[13][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~206 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~207 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~207_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[9]~206_combout  & (\REGBANK_inst|mem[15][9]~q )) # (!\REGBANK_inst|read_data2[9]~206_combout  & ((\REGBANK_inst|mem[14][9]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[9]~206_combout ))))

	.dataa(\REGBANK_inst|mem[15][9]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][9]~q ),
	.datad(\REGBANK_inst|read_data2[9]~206_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~207_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~207 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[9]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N13
dffeas \REGBANK_inst|mem[5][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N23
dffeas \REGBANK_inst|mem[4][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~199 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~199_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|mem[5][9]~q ) # ((\idata[21]~input_o )))) # (!\idata[20]~input_o  & (((\REGBANK_inst|mem[4][9]~q  & !\idata[21]~input_o ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[5][9]~q ),
	.datac(\REGBANK_inst|mem[4][9]~q ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~199_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~199 .lut_mask = 16'hAAD8;
defparam \REGBANK_inst|read_data2[9]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N17
dffeas \REGBANK_inst|mem[7][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N31
dffeas \REGBANK_inst|mem[6][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~200 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~200_combout  = (\REGBANK_inst|read_data2[9]~199_combout  & (((\REGBANK_inst|mem[7][9]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[9]~199_combout  & (\idata[21]~input_o  & ((\REGBANK_inst|mem[6][9]~q ))))

	.dataa(\REGBANK_inst|read_data2[9]~199_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[7][9]~q ),
	.datad(\REGBANK_inst|mem[6][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~200_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~200 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[9]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y50_N3
dffeas \REGBANK_inst|mem[2][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N29
dffeas \REGBANK_inst|mem[0][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~203 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~203_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][9]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|mem[0][9]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[2][9]~q ),
	.datad(\REGBANK_inst|mem[0][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~203_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~203 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[9]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N31
dffeas \REGBANK_inst|mem[1][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|mem[3][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[3][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[9]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[3][9]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N21
dffeas \REGBANK_inst|mem[3][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~204 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~204_combout  = (\REGBANK_inst|read_data2[9]~203_combout  & (((\REGBANK_inst|mem[3][9]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[9]~203_combout  & (\idata[20]~input_o  & (\REGBANK_inst|mem[1][9]~q )))

	.dataa(\REGBANK_inst|read_data2[9]~203_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[1][9]~q ),
	.datad(\REGBANK_inst|mem[3][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~204 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data2[9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N5
dffeas \REGBANK_inst|mem[8][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|mem[10][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[9]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][9]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N25
dffeas \REGBANK_inst|mem[10][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~201 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~201_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][9]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][9]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][9]~q ),
	.datad(\REGBANK_inst|mem[10][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~201_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~201 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[9]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N13
dffeas \REGBANK_inst|mem[9][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~202 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~202_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[9]~201_combout  & (\REGBANK_inst|mem[11][9]~q )) # (!\REGBANK_inst|read_data2[9]~201_combout  & ((\REGBANK_inst|mem[9][9]~q ))))) # (!\idata[20]~input_o  & 
// (\REGBANK_inst|read_data2[9]~201_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[9]~201_combout ),
	.datac(\REGBANK_inst|mem[11][9]~q ),
	.datad(\REGBANK_inst|mem[9][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~202_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~202 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[9]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~205 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~205_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|read_data2[9]~202_combout )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[9]~204_combout )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[9]~204_combout ),
	.datad(\REGBANK_inst|read_data2[9]~202_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~205 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~208 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~208_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[9]~205_combout  & (\REGBANK_inst|read_data2[9]~207_combout )) # (!\REGBANK_inst|read_data2[9]~205_combout  & ((\REGBANK_inst|read_data2[9]~200_combout ))))) # 
// (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[9]~205_combout ))))

	.dataa(\REGBANK_inst|read_data2[9]~207_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[9]~200_combout ),
	.datad(\REGBANK_inst|read_data2[9]~205_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~208_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~208 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[9]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N9
dffeas \REGBANK_inst|mem[17][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N31
dffeas \REGBANK_inst|mem[25][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~189 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~189_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][9]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][9]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][9]~q ),
	.datad(\REGBANK_inst|mem[25][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~189_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~189 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[9]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N11
dffeas \REGBANK_inst|mem[29][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|mem[21][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[9]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][9]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N23
dffeas \REGBANK_inst|mem[21][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~190 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~190_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[9]~189_combout  & (\REGBANK_inst|mem[29][9]~q )) # (!\REGBANK_inst|read_data2[9]~189_combout  & ((\REGBANK_inst|mem[21][9]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[9]~189_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[9]~189_combout ),
	.datac(\REGBANK_inst|mem[29][9]~q ),
	.datad(\REGBANK_inst|mem[21][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~190_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~190 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[9]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N5
dffeas \REGBANK_inst|mem[19][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N11
dffeas \REGBANK_inst|mem[27][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~196 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~196_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][9]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][9]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][9]~q ),
	.datad(\REGBANK_inst|mem[27][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~196_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~196 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[9]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N15
dffeas \REGBANK_inst|mem[31][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N13
dffeas \REGBANK_inst|mem[23][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~197 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~197_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[9]~196_combout  & (\REGBANK_inst|mem[31][9]~q )) # (!\REGBANK_inst|read_data2[9]~196_combout  & ((\REGBANK_inst|mem[23][9]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[9]~196_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[9]~196_combout ),
	.datac(\REGBANK_inst|mem[31][9]~q ),
	.datad(\REGBANK_inst|mem[23][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~197 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneive_lcell_comb \REGBANK_inst|mem[28][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[9]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][9]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N13
dffeas \REGBANK_inst|mem[28][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|mem[16][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[9]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][9]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N29
dffeas \REGBANK_inst|mem[16][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N31
dffeas \REGBANK_inst|mem[20][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~193 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~193_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o )))) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][9]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][9]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[16][9]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|mem[20][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~193_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~193 .lut_mask = 16'hF4A4;
defparam \REGBANK_inst|read_data2[9]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N21
dffeas \REGBANK_inst|mem[24][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~194 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~194_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[9]~193_combout  & (\REGBANK_inst|mem[28][9]~q )) # (!\REGBANK_inst|read_data2[9]~193_combout  & ((\REGBANK_inst|mem[24][9]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[9]~193_combout ))))

	.dataa(\REGBANK_inst|mem[28][9]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[9]~193_combout ),
	.datad(\REGBANK_inst|mem[24][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~194_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~194 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[9]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|mem[26][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[9]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][9]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[26][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N7
dffeas \REGBANK_inst|mem[26][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N13
dffeas \REGBANK_inst|mem[30][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N7
dffeas \REGBANK_inst|mem[18][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|mem[22][9]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][9]~feeder_combout  = \mux_2to1_inst2|salida[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[9]~9_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][9]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N13
dffeas \REGBANK_inst|mem[22][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~191 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~191_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[22][9]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][9]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][9]~q ),
	.datad(\REGBANK_inst|mem[22][9]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~191_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~191 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[9]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~192 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~192_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[9]~191_combout  & ((\REGBANK_inst|mem[30][9]~q ))) # (!\REGBANK_inst|read_data2[9]~191_combout  & (\REGBANK_inst|mem[26][9]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[9]~191_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[26][9]~q ),
	.datac(\REGBANK_inst|mem[30][9]~q ),
	.datad(\REGBANK_inst|read_data2[9]~191_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~192_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~192 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[9]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~195 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~195_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[9]~192_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[9]~194_combout )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[9]~194_combout ),
	.datad(\REGBANK_inst|read_data2[9]~192_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~195_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~195 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[9]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~198 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~198_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[9]~195_combout  & ((\REGBANK_inst|read_data2[9]~197_combout ))) # (!\REGBANK_inst|read_data2[9]~195_combout  & (\REGBANK_inst|read_data2[9]~190_combout )))) # 
// (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[9]~195_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[9]~190_combout ),
	.datac(\REGBANK_inst|read_data2[9]~197_combout ),
	.datad(\REGBANK_inst|read_data2[9]~195_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~198_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~198 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[9]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[9]~209 (
// Equation(s):
// \REGBANK_inst|read_data2[9]~209_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[9]~198_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[9]~208_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[9]~208_combout ),
	.datad(\REGBANK_inst|read_data2[9]~198_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[9]~209_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[9]~209 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[9]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
cycloneive_lcell_comb \mux_2to1_inst1|salida[9]~44 (
// Equation(s):
// \mux_2to1_inst1|salida[9]~44_combout  = (\control_inst|WideOr1~3_combout  & (\idata[29]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[9]~209_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\idata[29]~input_o ),
	.datac(\Imm_Gen_inst|WideOr0~3_combout ),
	.datad(\REGBANK_inst|read_data2[9]~209_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[9]~44 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|mem[10][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N21
dffeas \REGBANK_inst|mem[10][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N27
dffeas \REGBANK_inst|mem[11][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|mem[9][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N23
dffeas \REGBANK_inst|mem[9][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N21
dffeas \REGBANK_inst|mem[8][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~11 (
// Equation(s):
// \mux_4to1_inst1|Mux23~11_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[9][8]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][8]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[9][8]~q ),
	.datad(\REGBANK_inst|mem[8][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~11 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~12 (
// Equation(s):
// \mux_4to1_inst1|Mux23~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux23~11_combout  & ((\REGBANK_inst|mem[11][8]~q ))) # (!\mux_4to1_inst1|Mux23~11_combout  & (\REGBANK_inst|mem[10][8]~q )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux23~11_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[10][8]~q ),
	.datac(\REGBANK_inst|mem[11][8]~q ),
	.datad(\mux_4to1_inst1|Mux23~11_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~12 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|mem[14][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N19
dffeas \REGBANK_inst|mem[14][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
cycloneive_lcell_comb \REGBANK_inst|mem[12][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[12][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[12][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[12][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[12][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N1
dffeas \REGBANK_inst|mem[12][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~18 (
// Equation(s):
// \mux_4to1_inst1|Mux23~18_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o )))) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[14][8]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[12][8]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[14][8]~q ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|mem[12][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~18 .lut_mask = 16'hE5E0;
defparam \mux_4to1_inst1|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|mem[15][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N1
dffeas \REGBANK_inst|mem[15][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~19 (
// Equation(s):
// \mux_4to1_inst1|Mux23~19_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux23~18_combout  & ((\REGBANK_inst|mem[15][8]~q ))) # (!\mux_4to1_inst1|Mux23~18_combout  & (\REGBANK_inst|mem[13][8]~q )))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux23~18_combout ))))

	.dataa(\REGBANK_inst|mem[13][8]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux23~18_combout ),
	.datad(\REGBANK_inst|mem[15][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~19 .lut_mask = 16'hF838;
defparam \mux_4to1_inst1|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N13
dffeas \REGBANK_inst|mem[3][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N31
dffeas \REGBANK_inst|mem[2][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N19
dffeas \REGBANK_inst|mem[0][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N1
dffeas \REGBANK_inst|mem[1][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~15 (
// Equation(s):
// \mux_4to1_inst1|Mux23~15_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[1][8]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[0][8]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[0][8]~q ),
	.datad(\REGBANK_inst|mem[1][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~15 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~16 (
// Equation(s):
// \mux_4to1_inst1|Mux23~16_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux23~15_combout  & (\REGBANK_inst|mem[3][8]~q )) # (!\mux_4to1_inst1|Mux23~15_combout  & ((\REGBANK_inst|mem[2][8]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux23~15_combout ))))

	.dataa(\REGBANK_inst|mem[3][8]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][8]~q ),
	.datad(\mux_4to1_inst1|Mux23~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~16 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N21
dffeas \REGBANK_inst|mem[7][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N21
dffeas \REGBANK_inst|mem[5][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y49_N3
dffeas \REGBANK_inst|mem[6][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N19
dffeas \REGBANK_inst|mem[4][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~13 (
// Equation(s):
// \mux_4to1_inst1|Mux23~13_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[6][8]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][8]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][8]~q ),
	.datad(\REGBANK_inst|mem[4][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~13 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~14 (
// Equation(s):
// \mux_4to1_inst1|Mux23~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux23~13_combout  & (\REGBANK_inst|mem[7][8]~q )) # (!\mux_4to1_inst1|Mux23~13_combout  & ((\REGBANK_inst|mem[5][8]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux23~13_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[7][8]~q ),
	.datac(\REGBANK_inst|mem[5][8]~q ),
	.datad(\mux_4to1_inst1|Mux23~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~14 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~17 (
// Equation(s):
// \mux_4to1_inst1|Mux23~17_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\mux_4to1_inst1|Mux23~14_combout )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & (\mux_4to1_inst1|Mux23~16_combout )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux23~16_combout ),
	.datad(\mux_4to1_inst1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~17 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~20 (
// Equation(s):
// \mux_4to1_inst1|Mux23~20_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux23~17_combout  & ((\mux_4to1_inst1|Mux23~19_combout ))) # (!\mux_4to1_inst1|Mux23~17_combout  & (\mux_4to1_inst1|Mux23~12_combout )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux23~17_combout ))))

	.dataa(\mux_4to1_inst1|Mux23~12_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux23~19_combout ),
	.datad(\mux_4to1_inst1|Mux23~17_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~20 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N12
cycloneive_lcell_comb \PC_inst|PC_reg[2]~8 (
// Equation(s):
// \PC_inst|PC_reg[2]~8_combout  = \PC_inst|PC_reg [2] $ (VCC)
// \PC_inst|PC_reg[2]~9  = CARRY(\PC_inst|PC_reg [2])

	.dataa(gnd),
	.datab(\PC_inst|PC_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC_inst|PC_reg[2]~8_combout ),
	.cout(\PC_inst|PC_reg[2]~9 ));
// synopsys translate_off
defparam \PC_inst|PC_reg[2]~8 .lut_mask = 16'h33CC;
defparam \PC_inst|PC_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N14
cycloneive_lcell_comb \sumador_inst2|Add0~4 (
// Equation(s):
// \sumador_inst2|Add0~4_combout  = ((\Imm_Gen_inst|Selector3~0_combout  $ (\PC_inst|PC_reg [2] $ (!\sumador_inst2|Add0~3 )))) # (GND)
// \sumador_inst2|Add0~5  = CARRY((\Imm_Gen_inst|Selector3~0_combout  & ((\PC_inst|PC_reg [2]) # (!\sumador_inst2|Add0~3 ))) # (!\Imm_Gen_inst|Selector3~0_combout  & (\PC_inst|PC_reg [2] & !\sumador_inst2|Add0~3 )))

	.dataa(\Imm_Gen_inst|Selector3~0_combout ),
	.datab(\PC_inst|PC_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~3 ),
	.combout(\sumador_inst2|Add0~4_combout ),
	.cout(\sumador_inst2|Add0~5 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~4 .lut_mask = 16'h698E;
defparam \sumador_inst2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N13
dffeas \PC_inst|PC_reg[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[2]~8_combout ),
	.asdata(\sumador_inst2|Add0~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[2] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N14
cycloneive_lcell_comb \PC_inst|PC_reg[3]~10 (
// Equation(s):
// \PC_inst|PC_reg[3]~10_combout  = (\PC_inst|PC_reg [3] & (!\PC_inst|PC_reg[2]~9 )) # (!\PC_inst|PC_reg [3] & ((\PC_inst|PC_reg[2]~9 ) # (GND)))
// \PC_inst|PC_reg[3]~11  = CARRY((!\PC_inst|PC_reg[2]~9 ) # (!\PC_inst|PC_reg [3]))

	.dataa(gnd),
	.datab(\PC_inst|PC_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_inst|PC_reg[2]~9 ),
	.combout(\PC_inst|PC_reg[3]~10_combout ),
	.cout(\PC_inst|PC_reg[3]~11 ));
// synopsys translate_off
defparam \PC_inst|PC_reg[3]~10 .lut_mask = 16'h3C3F;
defparam \PC_inst|PC_reg[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N16
cycloneive_lcell_comb \sumador_inst2|Add0~6 (
// Equation(s):
// \sumador_inst2|Add0~6_combout  = (\PC_inst|PC_reg [3] & ((\Imm_Gen_inst|Selector2~0_combout  & (\sumador_inst2|Add0~5  & VCC)) # (!\Imm_Gen_inst|Selector2~0_combout  & (!\sumador_inst2|Add0~5 )))) # (!\PC_inst|PC_reg [3] & 
// ((\Imm_Gen_inst|Selector2~0_combout  & (!\sumador_inst2|Add0~5 )) # (!\Imm_Gen_inst|Selector2~0_combout  & ((\sumador_inst2|Add0~5 ) # (GND)))))
// \sumador_inst2|Add0~7  = CARRY((\PC_inst|PC_reg [3] & (!\Imm_Gen_inst|Selector2~0_combout  & !\sumador_inst2|Add0~5 )) # (!\PC_inst|PC_reg [3] & ((!\sumador_inst2|Add0~5 ) # (!\Imm_Gen_inst|Selector2~0_combout ))))

	.dataa(\PC_inst|PC_reg [3]),
	.datab(\Imm_Gen_inst|Selector2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~5 ),
	.combout(\sumador_inst2|Add0~6_combout ),
	.cout(\sumador_inst2|Add0~7 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~6 .lut_mask = 16'h9617;
defparam \sumador_inst2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N15
dffeas \PC_inst|PC_reg[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[3]~10_combout ),
	.asdata(\sumador_inst2|Add0~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[3] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N16
cycloneive_lcell_comb \PC_inst|PC_reg[4]~12 (
// Equation(s):
// \PC_inst|PC_reg[4]~12_combout  = (\PC_inst|PC_reg [4] & (\PC_inst|PC_reg[3]~11  $ (GND))) # (!\PC_inst|PC_reg [4] & (!\PC_inst|PC_reg[3]~11  & VCC))
// \PC_inst|PC_reg[4]~13  = CARRY((\PC_inst|PC_reg [4] & !\PC_inst|PC_reg[3]~11 ))

	.dataa(gnd),
	.datab(\PC_inst|PC_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_inst|PC_reg[3]~11 ),
	.combout(\PC_inst|PC_reg[4]~12_combout ),
	.cout(\PC_inst|PC_reg[4]~13 ));
// synopsys translate_off
defparam \PC_inst|PC_reg[4]~12 .lut_mask = 16'hC30C;
defparam \PC_inst|PC_reg[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N18
cycloneive_lcell_comb \sumador_inst2|Add0~8 (
// Equation(s):
// \sumador_inst2|Add0~8_combout  = ((\PC_inst|PC_reg [4] $ (\Imm_Gen_inst|Selector1~1_combout  $ (!\sumador_inst2|Add0~7 )))) # (GND)
// \sumador_inst2|Add0~9  = CARRY((\PC_inst|PC_reg [4] & ((\Imm_Gen_inst|Selector1~1_combout ) # (!\sumador_inst2|Add0~7 ))) # (!\PC_inst|PC_reg [4] & (\Imm_Gen_inst|Selector1~1_combout  & !\sumador_inst2|Add0~7 )))

	.dataa(\PC_inst|PC_reg [4]),
	.datab(\Imm_Gen_inst|Selector1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~7 ),
	.combout(\sumador_inst2|Add0~8_combout ),
	.cout(\sumador_inst2|Add0~9 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~8 .lut_mask = 16'h698E;
defparam \sumador_inst2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N17
dffeas \PC_inst|PC_reg[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[4]~12_combout ),
	.asdata(\sumador_inst2|Add0~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[4] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N18
cycloneive_lcell_comb \PC_inst|PC_reg[5]~14 (
// Equation(s):
// \PC_inst|PC_reg[5]~14_combout  = (\PC_inst|PC_reg [5] & (!\PC_inst|PC_reg[4]~13 )) # (!\PC_inst|PC_reg [5] & ((\PC_inst|PC_reg[4]~13 ) # (GND)))
// \PC_inst|PC_reg[5]~15  = CARRY((!\PC_inst|PC_reg[4]~13 ) # (!\PC_inst|PC_reg [5]))

	.dataa(gnd),
	.datab(\PC_inst|PC_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_inst|PC_reg[4]~13 ),
	.combout(\PC_inst|PC_reg[5]~14_combout ),
	.cout(\PC_inst|PC_reg[5]~15 ));
// synopsys translate_off
defparam \PC_inst|PC_reg[5]~14 .lut_mask = 16'h3C3F;
defparam \PC_inst|PC_reg[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \idata[25]~input (
	.i(idata[25]),
	.ibar(gnd),
	.o(\idata[25]~input_o ));
// synopsys translate_off
defparam \idata[25]~input .bus_hold = "false";
defparam \idata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N4
cycloneive_lcell_comb \Imm_Gen_inst|imm[5]~0 (
// Equation(s):
// \Imm_Gen_inst|imm[5]~0_combout  = (\control_inst|WideOr3~2_combout  & (\Imm_Gen_inst|WideOr0~2_combout  & (\idata[25]~input_o  & \idata[1]~input_o )))

	.dataa(\control_inst|WideOr3~2_combout ),
	.datab(\Imm_Gen_inst|WideOr0~2_combout ),
	.datac(\idata[25]~input_o ),
	.datad(\idata[1]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|imm[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|imm[5]~0 .lut_mask = 16'h8000;
defparam \Imm_Gen_inst|imm[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N20
cycloneive_lcell_comb \sumador_inst2|Add0~10 (
// Equation(s):
// \sumador_inst2|Add0~10_combout  = (\PC_inst|PC_reg [5] & ((\Imm_Gen_inst|imm[5]~0_combout  & (\sumador_inst2|Add0~9  & VCC)) # (!\Imm_Gen_inst|imm[5]~0_combout  & (!\sumador_inst2|Add0~9 )))) # (!\PC_inst|PC_reg [5] & ((\Imm_Gen_inst|imm[5]~0_combout  & 
// (!\sumador_inst2|Add0~9 )) # (!\Imm_Gen_inst|imm[5]~0_combout  & ((\sumador_inst2|Add0~9 ) # (GND)))))
// \sumador_inst2|Add0~11  = CARRY((\PC_inst|PC_reg [5] & (!\Imm_Gen_inst|imm[5]~0_combout  & !\sumador_inst2|Add0~9 )) # (!\PC_inst|PC_reg [5] & ((!\sumador_inst2|Add0~9 ) # (!\Imm_Gen_inst|imm[5]~0_combout ))))

	.dataa(\PC_inst|PC_reg [5]),
	.datab(\Imm_Gen_inst|imm[5]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~9 ),
	.combout(\sumador_inst2|Add0~10_combout ),
	.cout(\sumador_inst2|Add0~11 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~10 .lut_mask = 16'h9617;
defparam \sumador_inst2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N19
dffeas \PC_inst|PC_reg[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[5]~14_combout ),
	.asdata(\sumador_inst2|Add0~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[5] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N20
cycloneive_lcell_comb \PC_inst|PC_reg[6]~16 (
// Equation(s):
// \PC_inst|PC_reg[6]~16_combout  = (\PC_inst|PC_reg [6] & (\PC_inst|PC_reg[5]~15  $ (GND))) # (!\PC_inst|PC_reg [6] & (!\PC_inst|PC_reg[5]~15  & VCC))
// \PC_inst|PC_reg[6]~17  = CARRY((\PC_inst|PC_reg [6] & !\PC_inst|PC_reg[5]~15 ))

	.dataa(gnd),
	.datab(\PC_inst|PC_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_inst|PC_reg[5]~15 ),
	.combout(\PC_inst|PC_reg[6]~16_combout ),
	.cout(\PC_inst|PC_reg[6]~17 ));
// synopsys translate_off
defparam \PC_inst|PC_reg[6]~16 .lut_mask = 16'hC30C;
defparam \PC_inst|PC_reg[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \idata[26]~input (
	.i(idata[26]),
	.ibar(gnd),
	.o(\idata[26]~input_o ));
// synopsys translate_off
defparam \idata[26]~input .bus_hold = "false";
defparam \idata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N6
cycloneive_lcell_comb \Imm_Gen_inst|imm[6]~1 (
// Equation(s):
// \Imm_Gen_inst|imm[6]~1_combout  = (\control_inst|WideOr3~2_combout  & (\Imm_Gen_inst|WideOr0~2_combout  & (\idata[26]~input_o  & \idata[1]~input_o )))

	.dataa(\control_inst|WideOr3~2_combout ),
	.datab(\Imm_Gen_inst|WideOr0~2_combout ),
	.datac(\idata[26]~input_o ),
	.datad(\idata[1]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|imm[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|imm[6]~1 .lut_mask = 16'h8000;
defparam \Imm_Gen_inst|imm[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N22
cycloneive_lcell_comb \sumador_inst2|Add0~12 (
// Equation(s):
// \sumador_inst2|Add0~12_combout  = ((\Imm_Gen_inst|imm[6]~1_combout  $ (\PC_inst|PC_reg [6] $ (!\sumador_inst2|Add0~11 )))) # (GND)
// \sumador_inst2|Add0~13  = CARRY((\Imm_Gen_inst|imm[6]~1_combout  & ((\PC_inst|PC_reg [6]) # (!\sumador_inst2|Add0~11 ))) # (!\Imm_Gen_inst|imm[6]~1_combout  & (\PC_inst|PC_reg [6] & !\sumador_inst2|Add0~11 )))

	.dataa(\Imm_Gen_inst|imm[6]~1_combout ),
	.datab(\PC_inst|PC_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~11 ),
	.combout(\sumador_inst2|Add0~12_combout ),
	.cout(\sumador_inst2|Add0~13 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~12 .lut_mask = 16'h698E;
defparam \sumador_inst2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N21
dffeas \PC_inst|PC_reg[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[6]~16_combout ),
	.asdata(\sumador_inst2|Add0~12_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[6] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N22
cycloneive_lcell_comb \PC_inst|PC_reg[7]~18 (
// Equation(s):
// \PC_inst|PC_reg[7]~18_combout  = (\PC_inst|PC_reg [7] & (!\PC_inst|PC_reg[6]~17 )) # (!\PC_inst|PC_reg [7] & ((\PC_inst|PC_reg[6]~17 ) # (GND)))
// \PC_inst|PC_reg[7]~19  = CARRY((!\PC_inst|PC_reg[6]~17 ) # (!\PC_inst|PC_reg [7]))

	.dataa(\PC_inst|PC_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_inst|PC_reg[6]~17 ),
	.combout(\PC_inst|PC_reg[7]~18_combout ),
	.cout(\PC_inst|PC_reg[7]~19 ));
// synopsys translate_off
defparam \PC_inst|PC_reg[7]~18 .lut_mask = 16'h5A5F;
defparam \PC_inst|PC_reg[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N1
cycloneive_io_ibuf \idata[27]~input (
	.i(idata[27]),
	.ibar(gnd),
	.o(\idata[27]~input_o ));
// synopsys translate_off
defparam \idata[27]~input .bus_hold = "false";
defparam \idata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneive_lcell_comb \Imm_Gen_inst|imm[7]~2 (
// Equation(s):
// \Imm_Gen_inst|imm[7]~2_combout  = (\idata[1]~input_o  & (\idata[27]~input_o  & (\Imm_Gen_inst|WideOr0~2_combout  & \control_inst|WideOr3~2_combout )))

	.dataa(\idata[1]~input_o ),
	.datab(\idata[27]~input_o ),
	.datac(\Imm_Gen_inst|WideOr0~2_combout ),
	.datad(\control_inst|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|imm[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|imm[7]~2 .lut_mask = 16'h8000;
defparam \Imm_Gen_inst|imm[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N24
cycloneive_lcell_comb \sumador_inst2|Add0~14 (
// Equation(s):
// \sumador_inst2|Add0~14_combout  = (\Imm_Gen_inst|imm[7]~2_combout  & ((\PC_inst|PC_reg [7] & (\sumador_inst2|Add0~13  & VCC)) # (!\PC_inst|PC_reg [7] & (!\sumador_inst2|Add0~13 )))) # (!\Imm_Gen_inst|imm[7]~2_combout  & ((\PC_inst|PC_reg [7] & 
// (!\sumador_inst2|Add0~13 )) # (!\PC_inst|PC_reg [7] & ((\sumador_inst2|Add0~13 ) # (GND)))))
// \sumador_inst2|Add0~15  = CARRY((\Imm_Gen_inst|imm[7]~2_combout  & (!\PC_inst|PC_reg [7] & !\sumador_inst2|Add0~13 )) # (!\Imm_Gen_inst|imm[7]~2_combout  & ((!\sumador_inst2|Add0~13 ) # (!\PC_inst|PC_reg [7]))))

	.dataa(\Imm_Gen_inst|imm[7]~2_combout ),
	.datab(\PC_inst|PC_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~13 ),
	.combout(\sumador_inst2|Add0~14_combout ),
	.cout(\sumador_inst2|Add0~15 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~14 .lut_mask = 16'h9617;
defparam \sumador_inst2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N23
dffeas \PC_inst|PC_reg[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[7]~18_combout ),
	.asdata(\sumador_inst2|Add0~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[7] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N24
cycloneive_lcell_comb \PC_inst|PC_reg[8]~20 (
// Equation(s):
// \PC_inst|PC_reg[8]~20_combout  = (\PC_inst|PC_reg [8] & (\PC_inst|PC_reg[7]~19  $ (GND))) # (!\PC_inst|PC_reg [8] & (!\PC_inst|PC_reg[7]~19  & VCC))
// \PC_inst|PC_reg[8]~21  = CARRY((\PC_inst|PC_reg [8] & !\PC_inst|PC_reg[7]~19 ))

	.dataa(gnd),
	.datab(\PC_inst|PC_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC_inst|PC_reg[7]~19 ),
	.combout(\PC_inst|PC_reg[8]~20_combout ),
	.cout(\PC_inst|PC_reg[8]~21 ));
// synopsys translate_off
defparam \PC_inst|PC_reg[8]~20 .lut_mask = 16'hC30C;
defparam \PC_inst|PC_reg[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N0
cycloneive_lcell_comb \Imm_Gen_inst|imm[8]~3 (
// Equation(s):
// \Imm_Gen_inst|imm[8]~3_combout  = (\control_inst|WideOr3~2_combout  & (\Imm_Gen_inst|WideOr0~2_combout  & (\idata[28]~input_o  & \idata[1]~input_o )))

	.dataa(\control_inst|WideOr3~2_combout ),
	.datab(\Imm_Gen_inst|WideOr0~2_combout ),
	.datac(\idata[28]~input_o ),
	.datad(\idata[1]~input_o ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|imm[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|imm[8]~3 .lut_mask = 16'h8000;
defparam \Imm_Gen_inst|imm[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N26
cycloneive_lcell_comb \sumador_inst2|Add0~16 (
// Equation(s):
// \sumador_inst2|Add0~16_combout  = ((\PC_inst|PC_reg [8] $ (\Imm_Gen_inst|imm[8]~3_combout  $ (!\sumador_inst2|Add0~15 )))) # (GND)
// \sumador_inst2|Add0~17  = CARRY((\PC_inst|PC_reg [8] & ((\Imm_Gen_inst|imm[8]~3_combout ) # (!\sumador_inst2|Add0~15 ))) # (!\PC_inst|PC_reg [8] & (\Imm_Gen_inst|imm[8]~3_combout  & !\sumador_inst2|Add0~15 )))

	.dataa(\PC_inst|PC_reg [8]),
	.datab(\Imm_Gen_inst|imm[8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sumador_inst2|Add0~15 ),
	.combout(\sumador_inst2|Add0~16_combout ),
	.cout(\sumador_inst2|Add0~17 ));
// synopsys translate_off
defparam \sumador_inst2|Add0~16 .lut_mask = 16'h698E;
defparam \sumador_inst2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N25
dffeas \PC_inst|PC_reg[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[8]~20_combout ),
	.asdata(\sumador_inst2|Add0~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[8] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|mem[22][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \REGBANK_inst|mem[22][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \REGBANK_inst|mem[30][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N9
dffeas \REGBANK_inst|mem[18][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|mem[26][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[26][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N23
dffeas \REGBANK_inst|mem[26][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~0 (
// Equation(s):
// \mux_4to1_inst1|Mux23~0_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[26][8]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[18][8]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[18][8]~q ),
	.datad(\REGBANK_inst|mem[26][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~0 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~1 (
// Equation(s):
// \mux_4to1_inst1|Mux23~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux23~0_combout  & ((\REGBANK_inst|mem[30][8]~q ))) # (!\mux_4to1_inst1|Mux23~0_combout  & (\REGBANK_inst|mem[22][8]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux23~0_combout ))))

	.dataa(\REGBANK_inst|mem[22][8]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[30][8]~q ),
	.datad(\mux_4to1_inst1|Mux23~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~1 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|mem[27][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[27][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][8]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[27][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N19
dffeas \REGBANK_inst|mem[27][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[27][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N31
dffeas \REGBANK_inst|mem[31][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N9
dffeas \REGBANK_inst|mem[23][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y50_N21
dffeas \REGBANK_inst|mem[19][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~7 (
// Equation(s):
// \mux_4to1_inst1|Mux23~7_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[23][8]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][8]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][8]~q ),
	.datad(\REGBANK_inst|mem[19][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~7 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~8 (
// Equation(s):
// \mux_4to1_inst1|Mux23~8_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux23~7_combout  & ((\REGBANK_inst|mem[31][8]~q ))) # (!\mux_4to1_inst1|Mux23~7_combout  & (\REGBANK_inst|mem[27][8]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux23~7_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[27][8]~q ),
	.datac(\REGBANK_inst|mem[31][8]~q ),
	.datad(\mux_4to1_inst1|Mux23~7_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~8 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneive_lcell_comb \REGBANK_inst|mem[28][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[28][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[28][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[28][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[28][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N25
dffeas \REGBANK_inst|mem[28][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[28][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N17
dffeas \REGBANK_inst|mem[20][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N25
dffeas \REGBANK_inst|mem[24][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneive_lcell_comb \REGBANK_inst|mem[16][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[16][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N21
dffeas \REGBANK_inst|mem[16][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~4 (
// Equation(s):
// \mux_4to1_inst1|Mux23~4_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[24][8]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][8]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[24][8]~q ),
	.datad(\REGBANK_inst|mem[16][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~4 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~5 (
// Equation(s):
// \mux_4to1_inst1|Mux23~5_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux23~4_combout  & (\REGBANK_inst|mem[28][8]~q )) # (!\mux_4to1_inst1|Mux23~4_combout  & ((\REGBANK_inst|mem[20][8]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux23~4_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][8]~q ),
	.datac(\REGBANK_inst|mem[20][8]~q ),
	.datad(\mux_4to1_inst1|Mux23~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~5 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N27
dffeas \REGBANK_inst|mem[29][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|mem[17][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[17][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[17][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[17][8]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[17][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N7
dffeas \REGBANK_inst|mem[17][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N3
dffeas \REGBANK_inst|mem[21][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[8]~8_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~2 (
// Equation(s):
// \mux_4to1_inst1|Mux23~2_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|mem[21][8]~q ))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[17][8]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[17][8]~q ),
	.datad(\REGBANK_inst|mem[21][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~2 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|mem[25][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][8]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[25][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N17
dffeas \REGBANK_inst|mem[25][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~3 (
// Equation(s):
// \mux_4to1_inst1|Mux23~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux23~2_combout  & (\REGBANK_inst|mem[29][8]~q )) # (!\mux_4to1_inst1|Mux23~2_combout  & ((\REGBANK_inst|mem[25][8]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux23~2_combout ))))

	.dataa(\REGBANK_inst|mem[29][8]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux23~2_combout ),
	.datad(\REGBANK_inst|mem[25][8]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~3 .lut_mask = 16'hBCB0;
defparam \mux_4to1_inst1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~6 (
// Equation(s):
// \mux_4to1_inst1|Mux23~6_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\mux_4to1_inst1|Mux23~3_combout ))) # (!\idata[15]~input_o  & (\mux_4to1_inst1|Mux23~5_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux23~5_combout ),
	.datad(\mux_4to1_inst1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~6 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~9 (
// Equation(s):
// \mux_4to1_inst1|Mux23~9_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux23~6_combout  & ((\mux_4to1_inst1|Mux23~8_combout ))) # (!\mux_4to1_inst1|Mux23~6_combout  & (\mux_4to1_inst1|Mux23~1_combout )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux23~6_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\mux_4to1_inst1|Mux23~1_combout ),
	.datac(\mux_4to1_inst1|Mux23~8_combout ),
	.datad(\mux_4to1_inst1|Mux23~6_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~9 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~10 (
// Equation(s):
// \mux_4to1_inst1|Mux23~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux23~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [8]))))

	.dataa(\idata[19]~input_o ),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\PC_inst|PC_reg [8]),
	.datad(\mux_4to1_inst1|Mux23~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~10 .lut_mask = 16'hB830;
defparam \mux_4to1_inst1|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux23~21 (
// Equation(s):
// \mux_4to1_inst1|Mux23~21_combout  = (\mux_4to1_inst1|Mux23~10_combout ) # ((!\idata[19]~input_o  & (\ALU_inst|ShiftLeft0~12_combout  & \mux_4to1_inst1|Mux23~20_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_4to1_inst1|Mux23~20_combout ),
	.datad(\mux_4to1_inst1|Mux23~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux23~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux23~21 .lut_mask = 16'hFF40;
defparam \mux_4to1_inst1|Mux23~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N19
dffeas \REGBANK_inst|mem[17][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N9
dffeas \REGBANK_inst|mem[25][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~147 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~147_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][7]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][7]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][7]~q ),
	.datad(\REGBANK_inst|mem[25][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~147 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N1
dffeas \REGBANK_inst|mem[29][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|mem[21][7]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][7]~feeder_combout  = \mux_2to1_inst2|salida[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][7]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N15
dffeas \REGBANK_inst|mem[21][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~148 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~148_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[7]~147_combout  & (\REGBANK_inst|mem[29][7]~q )) # (!\REGBANK_inst|read_data2[7]~147_combout  & ((\REGBANK_inst|mem[21][7]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[7]~147_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[7]~147_combout ),
	.datac(\REGBANK_inst|mem[29][7]~q ),
	.datad(\REGBANK_inst|mem[21][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~148 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N31
dffeas \REGBANK_inst|mem[16][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N27
dffeas \REGBANK_inst|mem[20][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~151 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~151_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][7]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][7]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][7]~q ),
	.datad(\REGBANK_inst|mem[20][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~151 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N17
dffeas \REGBANK_inst|mem[28][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N27
dffeas \REGBANK_inst|mem[24][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~152 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~152_combout  = (\REGBANK_inst|read_data2[7]~151_combout  & (((\REGBANK_inst|mem[28][7]~q )) # (!\idata[23]~input_o ))) # (!\REGBANK_inst|read_data2[7]~151_combout  & (\idata[23]~input_o  & ((\REGBANK_inst|mem[24][7]~q ))))

	.dataa(\REGBANK_inst|read_data2[7]~151_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[28][7]~q ),
	.datad(\REGBANK_inst|mem[24][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~152 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N31
dffeas \REGBANK_inst|mem[26][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N25
dffeas \REGBANK_inst|mem[30][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
cycloneive_lcell_comb \REGBANK_inst|mem[18][7]~feeder (
// Equation(s):
// \REGBANK_inst|mem[18][7]~feeder_combout  = \mux_2to1_inst2|salida[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[18][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[18][7]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[18][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N11
dffeas \REGBANK_inst|mem[18][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|mem[22][7]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][7]~feeder_combout  = \mux_2to1_inst2|salida[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[7]~7_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][7]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N25
dffeas \REGBANK_inst|mem[22][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~149 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~149_combout  = (\idata[22]~input_o  & (((\REGBANK_inst|mem[22][7]~q ) # (\idata[23]~input_o )))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][7]~q  & ((!\idata[23]~input_o ))))

	.dataa(\REGBANK_inst|mem[18][7]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[22][7]~q ),
	.datad(\idata[23]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~149 .lut_mask = 16'hCCE2;
defparam \REGBANK_inst|read_data2[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~150 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~150_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[7]~149_combout  & ((\REGBANK_inst|mem[30][7]~q ))) # (!\REGBANK_inst|read_data2[7]~149_combout  & (\REGBANK_inst|mem[26][7]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[7]~149_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[26][7]~q ),
	.datac(\REGBANK_inst|mem[30][7]~q ),
	.datad(\REGBANK_inst|read_data2[7]~149_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~150 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~153 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~153_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|read_data2[7]~150_combout ))) # (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[7]~152_combout 
// ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[7]~152_combout ),
	.datad(\REGBANK_inst|read_data2[7]~150_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~153 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|mem[23][7]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][7]~feeder_combout  = \mux_2to1_inst2|salida[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][7]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N9
dffeas \REGBANK_inst|mem[23][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N31
dffeas \REGBANK_inst|mem[31][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N25
dffeas \REGBANK_inst|mem[19][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N3
dffeas \REGBANK_inst|mem[27][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~154 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~154_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][7]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][7]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][7]~q ),
	.datad(\REGBANK_inst|mem[27][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~154 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~155 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~155_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[7]~154_combout  & ((\REGBANK_inst|mem[31][7]~q ))) # (!\REGBANK_inst|read_data2[7]~154_combout  & (\REGBANK_inst|mem[23][7]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[7]~154_combout ))))

	.dataa(\REGBANK_inst|mem[23][7]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[31][7]~q ),
	.datad(\REGBANK_inst|read_data2[7]~154_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~155 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~156 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~156_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[7]~153_combout  & ((\REGBANK_inst|read_data2[7]~155_combout ))) # (!\REGBANK_inst|read_data2[7]~153_combout  & (\REGBANK_inst|read_data2[7]~148_combout )))) # 
// (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[7]~153_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[7]~148_combout ),
	.datac(\REGBANK_inst|read_data2[7]~153_combout ),
	.datad(\REGBANK_inst|read_data2[7]~155_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~156 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|mem[14][7]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][7]~feeder_combout  = \mux_2to1_inst2|salida[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][7]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N13
dffeas \REGBANK_inst|mem[14][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N25
dffeas \REGBANK_inst|mem[15][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[7]~7_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N13
dffeas \REGBANK_inst|mem[13][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N3
dffeas \REGBANK_inst|mem[12][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~164 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~164_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|mem[13][7]~q )) # (!\idata[20]~input_o  & ((\REGBANK_inst|mem[12][7]~q )))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[13][7]~q ),
	.datad(\REGBANK_inst|mem[12][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~164_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~164 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[7]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~165 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~165_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[7]~164_combout  & ((\REGBANK_inst|mem[15][7]~q ))) # (!\REGBANK_inst|read_data2[7]~164_combout  & (\REGBANK_inst|mem[14][7]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[7]~164_combout ))))

	.dataa(\REGBANK_inst|mem[14][7]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[15][7]~q ),
	.datad(\REGBANK_inst|read_data2[7]~164_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~165 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N7
dffeas \REGBANK_inst|mem[9][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N3
dffeas \REGBANK_inst|mem[11][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N17
dffeas \REGBANK_inst|mem[10][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N13
dffeas \REGBANK_inst|mem[8][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~159 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~159_combout  = (\idata[20]~input_o  & (((\idata[21]~input_o )))) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[10][7]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[8][7]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[10][7]~q ),
	.datac(\REGBANK_inst|mem[8][7]~q ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~159 .lut_mask = 16'hEE50;
defparam \REGBANK_inst|read_data2[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~160 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~160_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[7]~159_combout  & ((\REGBANK_inst|mem[11][7]~q ))) # (!\REGBANK_inst|read_data2[7]~159_combout  & (\REGBANK_inst|mem[9][7]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[7]~159_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[9][7]~q ),
	.datac(\REGBANK_inst|mem[11][7]~q ),
	.datad(\REGBANK_inst|read_data2[7]~159_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~160 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N7
dffeas \REGBANK_inst|mem[1][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N19
dffeas \REGBANK_inst|mem[3][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N27
dffeas \REGBANK_inst|mem[2][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N25
dffeas \REGBANK_inst|mem[0][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~161 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~161_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][7]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|mem[0][7]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[2][7]~q ),
	.datad(\REGBANK_inst|mem[0][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~161 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~162 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~162_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[7]~161_combout  & ((\REGBANK_inst|mem[3][7]~q ))) # (!\REGBANK_inst|read_data2[7]~161_combout  & (\REGBANK_inst|mem[1][7]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[7]~161_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[1][7]~q ),
	.datac(\REGBANK_inst|mem[3][7]~q ),
	.datad(\REGBANK_inst|read_data2[7]~161_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~162 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~163 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~163_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|read_data2[7]~160_combout )) # (!\idata[23]~input_o  & ((\REGBANK_inst|read_data2[7]~162_combout 
// )))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[7]~160_combout ),
	.datad(\REGBANK_inst|read_data2[7]~162_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~163 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N9
dffeas \REGBANK_inst|mem[6][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N11
dffeas \REGBANK_inst|mem[4][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N23
dffeas \REGBANK_inst|mem[5][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~157 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~157_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][7]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][7]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][7]~q ),
	.datad(\REGBANK_inst|mem[5][7]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~157 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~158 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~158_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[7]~157_combout  & ((\REGBANK_inst|mem[7][7]~q ))) # (!\REGBANK_inst|read_data2[7]~157_combout  & (\REGBANK_inst|mem[6][7]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[7]~157_combout ))))

	.dataa(\REGBANK_inst|mem[6][7]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[7][7]~q ),
	.datad(\REGBANK_inst|read_data2[7]~157_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~158 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~166 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~166_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[7]~163_combout  & (\REGBANK_inst|read_data2[7]~165_combout )) # (!\REGBANK_inst|read_data2[7]~163_combout  & ((\REGBANK_inst|read_data2[7]~158_combout ))))) # 
// (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[7]~163_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[7]~165_combout ),
	.datac(\REGBANK_inst|read_data2[7]~163_combout ),
	.datad(\REGBANK_inst|read_data2[7]~158_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~166 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[7]~167 (
// Equation(s):
// \REGBANK_inst|read_data2[7]~167_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[7]~156_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[7]~166_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[7]~156_combout ),
	.datad(\REGBANK_inst|read_data2[7]~166_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[7]~167 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
cycloneive_lcell_comb \mux_2to1_inst1|salida[7]~46 (
// Equation(s):
// \mux_2to1_inst1|salida[7]~46_combout  = (\control_inst|WideOr1~3_combout  & (\idata[27]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[7]~167_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\idata[27]~input_o ),
	.datac(\Imm_Gen_inst|WideOr0~3_combout ),
	.datad(\REGBANK_inst|read_data2[7]~167_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[7]~46 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \ddata_r[6]~input (
	.i(ddata_r[6]),
	.ibar(gnd),
	.o(\ddata_r[6]~input_o ));
// synopsys translate_off
defparam \ddata_r[6]~input .bus_hold = "false";
defparam \ddata_r[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight1~17 (
// Equation(s):
// \ALU_inst|ShiftRight1~17_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux22~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux24~21_combout )))

	.dataa(gnd),
	.datab(\mux_4to1_inst1|Mux22~21_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_4to1_inst1|Mux24~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~17 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N21
dffeas \REGBANK_inst|mem[15][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[6]~6_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|mem[14][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N5
dffeas \REGBANK_inst|mem[14][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|mem[12][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[12][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[12][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N9
dffeas \REGBANK_inst|mem[12][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~18 (
// Equation(s):
// \mux_4to1_inst1|Mux25~18_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][6]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][6]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][6]~q ),
	.datad(\REGBANK_inst|mem[12][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~18 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N31
dffeas \REGBANK_inst|mem[13][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~19 (
// Equation(s):
// \mux_4to1_inst1|Mux25~19_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux25~18_combout  & (\REGBANK_inst|mem[15][6]~q )) # (!\mux_4to1_inst1|Mux25~18_combout  & ((\REGBANK_inst|mem[13][6]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux25~18_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[15][6]~q ),
	.datac(\mux_4to1_inst1|Mux25~18_combout ),
	.datad(\REGBANK_inst|mem[13][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~19 .lut_mask = 16'hDAD0;
defparam \mux_4to1_inst1|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \REGBANK_inst|mem[7][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N1
dffeas \REGBANK_inst|mem[5][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N7
dffeas \REGBANK_inst|mem[6][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N3
dffeas \REGBANK_inst|mem[4][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~13 (
// Equation(s):
// \mux_4to1_inst1|Mux25~13_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][6]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][6]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][6]~q ),
	.datad(\REGBANK_inst|mem[4][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~13 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~14 (
// Equation(s):
// \mux_4to1_inst1|Mux25~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux25~13_combout  & (\REGBANK_inst|mem[7][6]~q )) # (!\mux_4to1_inst1|Mux25~13_combout  & ((\REGBANK_inst|mem[5][6]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux25~13_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[7][6]~q ),
	.datac(\REGBANK_inst|mem[5][6]~q ),
	.datad(\mux_4to1_inst1|Mux25~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~14 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N9
dffeas \REGBANK_inst|mem[3][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N21
dffeas \REGBANK_inst|mem[2][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N3
dffeas \REGBANK_inst|mem[1][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N3
dffeas \REGBANK_inst|mem[0][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~15 (
// Equation(s):
// \mux_4to1_inst1|Mux25~15_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][6]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][6]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][6]~q ),
	.datad(\REGBANK_inst|mem[0][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~15 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~16 (
// Equation(s):
// \mux_4to1_inst1|Mux25~16_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux25~15_combout  & (\REGBANK_inst|mem[3][6]~q )) # (!\mux_4to1_inst1|Mux25~15_combout  & ((\REGBANK_inst|mem[2][6]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux25~15_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][6]~q ),
	.datac(\REGBANK_inst|mem[2][6]~q ),
	.datad(\mux_4to1_inst1|Mux25~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~16 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~17 (
// Equation(s):
// \mux_4to1_inst1|Mux25~17_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\mux_4to1_inst1|Mux25~14_combout )) # (!\idata[17]~input_o  & ((\mux_4to1_inst1|Mux25~16_combout )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux25~14_combout ),
	.datad(\mux_4to1_inst1|Mux25~16_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~17 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|mem[10][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[10][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[10][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N17
dffeas \REGBANK_inst|mem[10][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N31
dffeas \REGBANK_inst|mem[11][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|mem[9][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[9][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[9][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N31
dffeas \REGBANK_inst|mem[9][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N29
dffeas \REGBANK_inst|mem[8][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~11 (
// Equation(s):
// \mux_4to1_inst1|Mux25~11_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[9][6]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][6]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][6]~q ),
	.datad(\REGBANK_inst|mem[8][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~11 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~12 (
// Equation(s):
// \mux_4to1_inst1|Mux25~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux25~11_combout  & ((\REGBANK_inst|mem[11][6]~q ))) # (!\mux_4to1_inst1|Mux25~11_combout  & (\REGBANK_inst|mem[10][6]~q )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux25~11_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[10][6]~q ),
	.datac(\REGBANK_inst|mem[11][6]~q ),
	.datad(\mux_4to1_inst1|Mux25~11_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~12 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~20 (
// Equation(s):
// \mux_4to1_inst1|Mux25~20_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux25~17_combout  & (\mux_4to1_inst1|Mux25~19_combout )) # (!\mux_4to1_inst1|Mux25~17_combout  & ((\mux_4to1_inst1|Mux25~12_combout ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux25~17_combout ))))

	.dataa(\mux_4to1_inst1|Mux25~19_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux25~17_combout ),
	.datad(\mux_4to1_inst1|Mux25~12_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~20 .lut_mask = 16'hBCB0;
defparam \mux_4to1_inst1|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|mem[27][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[27][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][6]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N17
dffeas \REGBANK_inst|mem[27][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
cycloneive_lcell_comb \REGBANK_inst|mem[23][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N27
dffeas \REGBANK_inst|mem[23][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N1
dffeas \REGBANK_inst|mem[19][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~7 (
// Equation(s):
// \mux_4to1_inst1|Mux25~7_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[23][6]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][6]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][6]~q ),
	.datad(\REGBANK_inst|mem[19][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~7 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N15
dffeas \REGBANK_inst|mem[31][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~8 (
// Equation(s):
// \mux_4to1_inst1|Mux25~8_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux25~7_combout  & ((\REGBANK_inst|mem[31][6]~q ))) # (!\mux_4to1_inst1|Mux25~7_combout  & (\REGBANK_inst|mem[27][6]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux25~7_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[27][6]~q ),
	.datac(\mux_4to1_inst1|Mux25~7_combout ),
	.datad(\REGBANK_inst|mem[31][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~8 .lut_mask = 16'hF858;
defparam \mux_4to1_inst1|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N1
dffeas \REGBANK_inst|mem[28][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N25
dffeas \REGBANK_inst|mem[20][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N7
dffeas \REGBANK_inst|mem[16][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N18
cycloneive_lcell_comb \REGBANK_inst|mem[24][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[24][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N19
dffeas \REGBANK_inst|mem[24][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~4 (
// Equation(s):
// \mux_4to1_inst1|Mux25~4_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[24][6]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[16][6]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[16][6]~q ),
	.datad(\REGBANK_inst|mem[24][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~4 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~5 (
// Equation(s):
// \mux_4to1_inst1|Mux25~5_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux25~4_combout  & (\REGBANK_inst|mem[28][6]~q )) # (!\mux_4to1_inst1|Mux25~4_combout  & ((\REGBANK_inst|mem[20][6]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux25~4_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][6]~q ),
	.datac(\REGBANK_inst|mem[20][6]~q ),
	.datad(\mux_4to1_inst1|Mux25~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~5 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N5
dffeas \REGBANK_inst|mem[21][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N15
dffeas \REGBANK_inst|mem[17][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~2 (
// Equation(s):
// \mux_4to1_inst1|Mux25~2_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][6]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][6]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][6]~q ),
	.datad(\REGBANK_inst|mem[17][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~2 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N7
dffeas \REGBANK_inst|mem[25][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N25
dffeas \REGBANK_inst|mem[29][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[6]~6_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~3 (
// Equation(s):
// \mux_4to1_inst1|Mux25~3_combout  = (\mux_4to1_inst1|Mux25~2_combout  & (((\REGBANK_inst|mem[29][6]~q )) # (!\idata[18]~input_o ))) # (!\mux_4to1_inst1|Mux25~2_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[25][6]~q )))

	.dataa(\mux_4to1_inst1|Mux25~2_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][6]~q ),
	.datad(\REGBANK_inst|mem[29][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~3 .lut_mask = 16'hEA62;
defparam \mux_4to1_inst1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~6 (
// Equation(s):
// \mux_4to1_inst1|Mux25~6_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\mux_4to1_inst1|Mux25~3_combout )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & (\mux_4to1_inst1|Mux25~5_combout )))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\mux_4to1_inst1|Mux25~5_combout ),
	.datad(\mux_4to1_inst1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~6 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|mem[22][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N9
dffeas \REGBANK_inst|mem[22][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|mem[26][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[26][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[26][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N9
dffeas \REGBANK_inst|mem[26][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|mem[18][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[18][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[18][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[18][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[18][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N19
dffeas \REGBANK_inst|mem[18][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~0 (
// Equation(s):
// \mux_4to1_inst1|Mux25~0_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[26][6]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[18][6]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[26][6]~q ),
	.datad(\REGBANK_inst|mem[18][6]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~0 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~1 (
// Equation(s):
// \mux_4to1_inst1|Mux25~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux25~0_combout  & (\REGBANK_inst|mem[30][6]~q )) # (!\mux_4to1_inst1|Mux25~0_combout  & ((\REGBANK_inst|mem[22][6]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux25~0_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[30][6]~q ),
	.datac(\REGBANK_inst|mem[22][6]~q ),
	.datad(\mux_4to1_inst1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~1 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~9 (
// Equation(s):
// \mux_4to1_inst1|Mux25~9_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux25~6_combout  & (\mux_4to1_inst1|Mux25~8_combout )) # (!\mux_4to1_inst1|Mux25~6_combout  & ((\mux_4to1_inst1|Mux25~1_combout ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux25~6_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\mux_4to1_inst1|Mux25~8_combout ),
	.datac(\mux_4to1_inst1|Mux25~6_combout ),
	.datad(\mux_4to1_inst1|Mux25~1_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~9 .lut_mask = 16'hDAD0;
defparam \mux_4to1_inst1|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~10 (
// Equation(s):
// \mux_4to1_inst1|Mux25~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux25~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [6]))))

	.dataa(\idata[19]~input_o ),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\PC_inst|PC_reg [6]),
	.datad(\mux_4to1_inst1|Mux25~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~10 .lut_mask = 16'hB830;
defparam \mux_4to1_inst1|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux25~21 (
// Equation(s):
// \mux_4to1_inst1|Mux25~21_combout  = (\mux_4to1_inst1|Mux25~10_combout ) # ((!\idata[19]~input_o  & (\ALU_inst|ShiftLeft0~12_combout  & \mux_4to1_inst1|Mux25~20_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_4to1_inst1|Mux25~20_combout ),
	.datad(\mux_4to1_inst1|Mux25~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux25~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux25~21 .lut_mask = 16'hFF40;
defparam \mux_4to1_inst1|Mux25~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight1~16 (
// Equation(s):
// \ALU_inst|ShiftRight1~16_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux23~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux25~21_combout )))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux25~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~16 .lut_mask = 16'h0D08;
defparam \ALU_inst|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N6
cycloneive_lcell_comb \ALU_inst|ShiftRight1~18 (
// Equation(s):
// \ALU_inst|ShiftRight1~18_combout  = (\ALU_inst|ShiftRight1~16_combout ) # ((\ALU_inst|ShiftRight1~17_combout  & \mux_2to1_inst1|salida[0]~54_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight1~17_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~18 .lut_mask = 16'hFFC0;
defparam \ALU_inst|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N8
cycloneive_lcell_comb \ALU_inst|Mux27~14 (
// Equation(s):
// \ALU_inst|Mux27~14_combout  = ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector2~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[3]~83_combout )))) # (!\ALU_inst|Mux29~20_combout )

	.dataa(\Imm_Gen_inst|Selector2~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[3]~83_combout ),
	.datad(\ALU_inst|Mux29~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~14 .lut_mask = 16'hB8FF;
defparam \ALU_inst|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight1~48 (
// Equation(s):
// \ALU_inst|ShiftRight1~48_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight1~21_combout ) # ((\ALU_inst|ShiftRight1~22_combout  & \mux_2to1_inst1|salida[0]~54_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftRight1~22_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~48 .lut_mask = 16'hAA80;
defparam \ALU_inst|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N28
cycloneive_lcell_comb \ALU_inst|Mux27~11 (
// Equation(s):
// \ALU_inst|Mux27~11_combout  = (\ALU_inst|Mux29~20_combout  & ((\mux_2to1_inst1|salida[2]~51_combout ) # (\mux_2to1_inst1|salida[3]~50_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\mux_2to1_inst1|salida[3]~50_combout ),
	.datad(\ALU_inst|Mux29~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~11 .lut_mask = 16'hFC00;
defparam \ALU_inst|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N22
cycloneive_lcell_comb \ALU_inst|Mux27~12 (
// Equation(s):
// \ALU_inst|Mux27~12_combout  = (\ALU_inst|Mux27~14_combout  & (((\ALU_inst|Mux27~11_combout ) # (!\ALU_inst|Mux29~7_combout )) # (!\ALUcontrol_inst|Mux3~2_combout )))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALU_inst|Mux29~7_combout ),
	.datac(\ALU_inst|Mux27~14_combout ),
	.datad(\ALU_inst|Mux27~11_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~12 .lut_mask = 16'hF070;
defparam \ALU_inst|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight0~69 (
// Equation(s):
// \ALU_inst|ShiftRight0~69_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~27_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~20_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight1~27_combout ),
	.datad(\ALU_inst|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~69 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N20
cycloneive_lcell_comb \ALU_inst|RESULTADO~20 (
// Equation(s):
// \ALU_inst|RESULTADO~20_combout  = (\mux_4to1_inst1|Mux25~21_combout  & \mux_2to1_inst1|salida[6]~47_combout )

	.dataa(gnd),
	.datab(\mux_4to1_inst1|Mux25~21_combout ),
	.datac(gnd),
	.datad(\mux_2to1_inst1|salida[6]~47_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~20 .lut_mask = 16'hCC00;
defparam \ALU_inst|RESULTADO~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N15
dffeas \REGBANK_inst|mem[26][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N13
dffeas \REGBANK_inst|mem[18][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~0 (
// Equation(s):
// \mux_4to1_inst1|Mux29~0_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][2]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][2]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][2]~q ),
	.datad(\REGBANK_inst|mem[18][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~0 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N7
dffeas \REGBANK_inst|mem[30][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|mem[22][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[2]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][2]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N25
dffeas \REGBANK_inst|mem[22][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~1 (
// Equation(s):
// \mux_4to1_inst1|Mux29~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux29~0_combout  & (\REGBANK_inst|mem[30][2]~q )) # (!\mux_4to1_inst1|Mux29~0_combout  & ((\REGBANK_inst|mem[22][2]~q ))))) # (!\idata[17]~input_o  & 
// (\mux_4to1_inst1|Mux29~0_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\mux_4to1_inst1|Mux29~0_combout ),
	.datac(\REGBANK_inst|mem[30][2]~q ),
	.datad(\REGBANK_inst|mem[22][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~1 .lut_mask = 16'hE6C4;
defparam \mux_4to1_inst1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N21
dffeas \REGBANK_inst|mem[20][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N3
dffeas \REGBANK_inst|mem[28][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N2
cycloneive_lcell_comb \REGBANK_inst|mem[24][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[24][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[2]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][2]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N3
dffeas \REGBANK_inst|mem[24][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N13
dffeas \REGBANK_inst|mem[16][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~4 (
// Equation(s):
// \mux_4to1_inst1|Mux29~4_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[24][2]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][2]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[24][2]~q ),
	.datac(\idata[18]~input_o ),
	.datad(\REGBANK_inst|mem[16][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~4 .lut_mask = 16'hE5E0;
defparam \mux_4to1_inst1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~5 (
// Equation(s):
// \mux_4to1_inst1|Mux29~5_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux29~4_combout  & ((\REGBANK_inst|mem[28][2]~q ))) # (!\mux_4to1_inst1|Mux29~4_combout  & (\REGBANK_inst|mem[20][2]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux29~4_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[20][2]~q ),
	.datac(\REGBANK_inst|mem[28][2]~q ),
	.datad(\mux_4to1_inst1|Mux29~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~5 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N23
dffeas \REGBANK_inst|mem[29][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N17
dffeas \REGBANK_inst|mem[25][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|mem[21][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[2]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][2]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N15
dffeas \REGBANK_inst|mem[21][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N21
dffeas \REGBANK_inst|mem[17][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~2 (
// Equation(s):
// \mux_4to1_inst1|Mux29~2_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][2]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][2]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][2]~q ),
	.datad(\REGBANK_inst|mem[17][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~2 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~3 (
// Equation(s):
// \mux_4to1_inst1|Mux29~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux29~2_combout  & (\REGBANK_inst|mem[29][2]~q )) # (!\mux_4to1_inst1|Mux29~2_combout  & ((\REGBANK_inst|mem[25][2]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux29~2_combout ))))

	.dataa(\REGBANK_inst|mem[29][2]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][2]~q ),
	.datad(\mux_4to1_inst1|Mux29~2_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~3 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~6 (
// Equation(s):
// \mux_4to1_inst1|Mux29~6_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o ) # (\mux_4to1_inst1|Mux29~3_combout )))) # (!\idata[15]~input_o  & (\mux_4to1_inst1|Mux29~5_combout  & (!\idata[16]~input_o )))

	.dataa(\mux_4to1_inst1|Mux29~5_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\mux_4to1_inst1|Mux29~3_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~6 .lut_mask = 16'hCEC2;
defparam \mux_4to1_inst1|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|mem[27][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[27][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[2]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][2]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N29
dffeas \REGBANK_inst|mem[27][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|mem[31][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[31][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[31][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[31][2]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[31][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N25
dffeas \REGBANK_inst|mem[31][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|mem[23][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[2]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][2]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N31
dffeas \REGBANK_inst|mem[23][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|mem[19][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[19][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[19][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[19][2]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[19][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N1
dffeas \REGBANK_inst|mem[19][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~7 (
// Equation(s):
// \mux_4to1_inst1|Mux29~7_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[23][2]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][2]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][2]~q ),
	.datad(\REGBANK_inst|mem[19][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~7 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~8 (
// Equation(s):
// \mux_4to1_inst1|Mux29~8_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux29~7_combout  & ((\REGBANK_inst|mem[31][2]~q ))) # (!\mux_4to1_inst1|Mux29~7_combout  & (\REGBANK_inst|mem[27][2]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux29~7_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[27][2]~q ),
	.datac(\REGBANK_inst|mem[31][2]~q ),
	.datad(\mux_4to1_inst1|Mux29~7_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~8 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~9 (
// Equation(s):
// \mux_4to1_inst1|Mux29~9_combout  = (\mux_4to1_inst1|Mux29~6_combout  & (((\mux_4to1_inst1|Mux29~8_combout ) # (!\idata[16]~input_o )))) # (!\mux_4to1_inst1|Mux29~6_combout  & (\mux_4to1_inst1|Mux29~1_combout  & (\idata[16]~input_o )))

	.dataa(\mux_4to1_inst1|Mux29~1_combout ),
	.datab(\mux_4to1_inst1|Mux29~6_combout ),
	.datac(\idata[16]~input_o ),
	.datad(\mux_4to1_inst1|Mux29~8_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~9 .lut_mask = 16'hEC2C;
defparam \mux_4to1_inst1|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~10 (
// Equation(s):
// \mux_4to1_inst1|Mux29~10_combout  = (\control_inst|WideOr3~4_combout  & (((\idata[19]~input_o  & \mux_4to1_inst1|Mux29~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (\PC_inst|PC_reg [2]))

	.dataa(\PC_inst|PC_reg [2]),
	.datab(\idata[19]~input_o ),
	.datac(\control_inst|WideOr3~4_combout ),
	.datad(\mux_4to1_inst1|Mux29~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~10 .lut_mask = 16'hCA0A;
defparam \mux_4to1_inst1|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|mem[15][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[2]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][2]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N31
dffeas \REGBANK_inst|mem[15][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N23
dffeas \REGBANK_inst|mem[14][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N1
dffeas \REGBANK_inst|mem[12][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~18 (
// Equation(s):
// \mux_4to1_inst1|Mux29~18_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o )))) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[14][2]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[12][2]~q )))))

	.dataa(\REGBANK_inst|mem[14][2]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][2]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~18 .lut_mask = 16'hEE30;
defparam \mux_4to1_inst1|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~19 (
// Equation(s):
// \mux_4to1_inst1|Mux29~19_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux29~18_combout  & ((\REGBANK_inst|mem[15][2]~q ))) # (!\mux_4to1_inst1|Mux29~18_combout  & (\REGBANK_inst|mem[13][2]~q )))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux29~18_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[13][2]~q ),
	.datac(\REGBANK_inst|mem[15][2]~q ),
	.datad(\mux_4to1_inst1|Mux29~18_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~19 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N27
dffeas \REGBANK_inst|mem[7][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N31
dffeas \REGBANK_inst|mem[5][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N29
dffeas \REGBANK_inst|mem[6][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N13
dffeas \REGBANK_inst|mem[4][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~13 (
// Equation(s):
// \mux_4to1_inst1|Mux29~13_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][2]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][2]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][2]~q ),
	.datad(\REGBANK_inst|mem[4][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~13 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~14 (
// Equation(s):
// \mux_4to1_inst1|Mux29~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux29~13_combout  & (\REGBANK_inst|mem[7][2]~q )) # (!\mux_4to1_inst1|Mux29~13_combout  & ((\REGBANK_inst|mem[5][2]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux29~13_combout ))))

	.dataa(\REGBANK_inst|mem[7][2]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][2]~q ),
	.datad(\mux_4to1_inst1|Mux29~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~14 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N27
dffeas \REGBANK_inst|mem[3][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y50_N5
dffeas \REGBANK_inst|mem[2][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N3
dffeas \REGBANK_inst|mem[1][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N29
dffeas \REGBANK_inst|mem[0][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~15 (
// Equation(s):
// \mux_4to1_inst1|Mux29~15_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][2]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][2]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][2]~q ),
	.datad(\REGBANK_inst|mem[0][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~15 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~16 (
// Equation(s):
// \mux_4to1_inst1|Mux29~16_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux29~15_combout  & (\REGBANK_inst|mem[3][2]~q )) # (!\mux_4to1_inst1|Mux29~15_combout  & ((\REGBANK_inst|mem[2][2]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux29~15_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][2]~q ),
	.datac(\REGBANK_inst|mem[2][2]~q ),
	.datad(\mux_4to1_inst1|Mux29~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~16 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~17 (
// Equation(s):
// \mux_4to1_inst1|Mux29~17_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\mux_4to1_inst1|Mux29~14_combout )) # (!\idata[17]~input_o  & ((\mux_4to1_inst1|Mux29~16_combout )))))

	.dataa(\mux_4to1_inst1|Mux29~14_combout ),
	.datab(\mux_4to1_inst1|Mux29~16_combout ),
	.datac(\idata[18]~input_o ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~17 .lut_mask = 16'hFA0C;
defparam \mux_4to1_inst1|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N1
dffeas \REGBANK_inst|mem[8][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N13
dffeas \REGBANK_inst|mem[9][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~11 (
// Equation(s):
// \mux_4to1_inst1|Mux29~11_combout  = (\idata[15]~input_o  & (((\REGBANK_inst|mem[9][2]~q ) # (\idata[16]~input_o )))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[8][2]~q  & ((!\idata[16]~input_o ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[8][2]~q ),
	.datac(\REGBANK_inst|mem[9][2]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~11 .lut_mask = 16'hAAE4;
defparam \mux_4to1_inst1|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N27
dffeas \REGBANK_inst|mem[10][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N23
dffeas \REGBANK_inst|mem[11][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[2]~2_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~12 (
// Equation(s):
// \mux_4to1_inst1|Mux29~12_combout  = (\mux_4to1_inst1|Mux29~11_combout  & (((\REGBANK_inst|mem[11][2]~q )) # (!\idata[16]~input_o ))) # (!\mux_4to1_inst1|Mux29~11_combout  & (\idata[16]~input_o  & (\REGBANK_inst|mem[10][2]~q )))

	.dataa(\mux_4to1_inst1|Mux29~11_combout ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][2]~q ),
	.datad(\REGBANK_inst|mem[11][2]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~12 .lut_mask = 16'hEA62;
defparam \mux_4to1_inst1|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~20 (
// Equation(s):
// \mux_4to1_inst1|Mux29~20_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux29~17_combout  & (\mux_4to1_inst1|Mux29~19_combout )) # (!\mux_4to1_inst1|Mux29~17_combout  & ((\mux_4to1_inst1|Mux29~12_combout ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux29~17_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\mux_4to1_inst1|Mux29~19_combout ),
	.datac(\mux_4to1_inst1|Mux29~17_combout ),
	.datad(\mux_4to1_inst1|Mux29~12_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~20 .lut_mask = 16'hDAD0;
defparam \mux_4to1_inst1|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux29~21 (
// Equation(s):
// \mux_4to1_inst1|Mux29~21_combout  = (\mux_4to1_inst1|Mux29~10_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\idata[19]~input_o  & \mux_4to1_inst1|Mux29~20_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\mux_4to1_inst1|Mux29~10_combout ),
	.datad(\mux_4to1_inst1|Mux29~20_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux29~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux29~21 .lut_mask = 16'hF2F0;
defparam \mux_4to1_inst1|Mux29~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~24 (
// Equation(s):
// \ALU_inst|ShiftLeft0~24_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux31~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux29~21_combout )))))

	.dataa(\mux_4to1_inst1|Mux31~21_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux29~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~24 .lut_mask = 16'h0B08;
defparam \ALU_inst|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N22
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~25 (
// Equation(s):
// \ALU_inst|ShiftLeft0~25_combout  = (\ALU_inst|ShiftLeft0~24_combout ) # ((\mux_4to1_inst1|Mux30~21_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & \mux_2to1_inst1|salida[0]~54_combout )))

	.dataa(\mux_4to1_inst1|Mux30~21_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~25 .lut_mask = 16'hFF20;
defparam \ALU_inst|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N25
dffeas \REGBANK_inst|mem[9][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N13
dffeas \REGBANK_inst|mem[8][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~11 (
// Equation(s):
// \mux_4to1_inst1|Mux27~11_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[9][4]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][4]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[9][4]~q ),
	.datad(\REGBANK_inst|mem[8][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~11 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N31
dffeas \REGBANK_inst|mem[10][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N31
dffeas \REGBANK_inst|mem[11][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~12 (
// Equation(s):
// \mux_4to1_inst1|Mux27~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux27~11_combout  & ((\REGBANK_inst|mem[11][4]~q ))) # (!\mux_4to1_inst1|Mux27~11_combout  & (\REGBANK_inst|mem[10][4]~q )))) # (!\idata[16]~input_o  & 
// (\mux_4to1_inst1|Mux27~11_combout ))

	.dataa(\idata[16]~input_o ),
	.datab(\mux_4to1_inst1|Mux27~11_combout ),
	.datac(\REGBANK_inst|mem[10][4]~q ),
	.datad(\REGBANK_inst|mem[11][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~12 .lut_mask = 16'hEC64;
defparam \mux_4to1_inst1|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N13
dffeas \REGBANK_inst|mem[15][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[4]~4_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N11
dffeas \REGBANK_inst|mem[14][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N29
dffeas \REGBANK_inst|mem[12][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~18 (
// Equation(s):
// \mux_4to1_inst1|Mux27~18_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][4]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][4]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][4]~q ),
	.datad(\REGBANK_inst|mem[12][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~18 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~19 (
// Equation(s):
// \mux_4to1_inst1|Mux27~19_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux27~18_combout  & (\REGBANK_inst|mem[15][4]~q )) # (!\mux_4to1_inst1|Mux27~18_combout  & ((\REGBANK_inst|mem[13][4]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux27~18_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[15][4]~q ),
	.datac(\mux_4to1_inst1|Mux27~18_combout ),
	.datad(\REGBANK_inst|mem[13][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~19 .lut_mask = 16'hDAD0;
defparam \mux_4to1_inst1|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N15
dffeas \REGBANK_inst|mem[3][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N19
dffeas \REGBANK_inst|mem[2][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N21
dffeas \REGBANK_inst|mem[1][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N29
dffeas \REGBANK_inst|mem[0][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~15 (
// Equation(s):
// \mux_4to1_inst1|Mux27~15_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][4]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][4]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][4]~q ),
	.datad(\REGBANK_inst|mem[0][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~15 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~16 (
// Equation(s):
// \mux_4to1_inst1|Mux27~16_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux27~15_combout  & (\REGBANK_inst|mem[3][4]~q )) # (!\mux_4to1_inst1|Mux27~15_combout  & ((\REGBANK_inst|mem[2][4]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux27~15_combout ))))

	.dataa(\REGBANK_inst|mem[3][4]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][4]~q ),
	.datad(\mux_4to1_inst1|Mux27~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~16 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N15
dffeas \REGBANK_inst|mem[6][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N23
dffeas \REGBANK_inst|mem[4][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~13 (
// Equation(s):
// \mux_4to1_inst1|Mux27~13_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][4]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][4]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[6][4]~q ),
	.datad(\REGBANK_inst|mem[4][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~13 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N9
dffeas \REGBANK_inst|mem[5][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N9
dffeas \REGBANK_inst|mem[7][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~14 (
// Equation(s):
// \mux_4to1_inst1|Mux27~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux27~13_combout  & ((\REGBANK_inst|mem[7][4]~q ))) # (!\mux_4to1_inst1|Mux27~13_combout  & (\REGBANK_inst|mem[5][4]~q )))) # (!\idata[15]~input_o  & 
// (\mux_4to1_inst1|Mux27~13_combout ))

	.dataa(\idata[15]~input_o ),
	.datab(\mux_4to1_inst1|Mux27~13_combout ),
	.datac(\REGBANK_inst|mem[5][4]~q ),
	.datad(\REGBANK_inst|mem[7][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~14 .lut_mask = 16'hEC64;
defparam \mux_4to1_inst1|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~17 (
// Equation(s):
// \mux_4to1_inst1|Mux27~17_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\mux_4to1_inst1|Mux27~14_combout ))) # (!\idata[17]~input_o  & (\mux_4to1_inst1|Mux27~16_combout ))))

	.dataa(\mux_4to1_inst1|Mux27~16_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux27~14_combout ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~17 .lut_mask = 16'hFC22;
defparam \mux_4to1_inst1|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~20 (
// Equation(s):
// \mux_4to1_inst1|Mux27~20_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux27~17_combout  & ((\mux_4to1_inst1|Mux27~19_combout ))) # (!\mux_4to1_inst1|Mux27~17_combout  & (\mux_4to1_inst1|Mux27~12_combout )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux27~17_combout ))))

	.dataa(\mux_4to1_inst1|Mux27~12_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux27~19_combout ),
	.datad(\mux_4to1_inst1|Mux27~17_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~20 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N1
dffeas \REGBANK_inst|mem[22][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N5
dffeas \REGBANK_inst|mem[30][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N13
dffeas \REGBANK_inst|mem[26][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
cycloneive_lcell_comb \REGBANK_inst|mem[18][4]~feeder (
// Equation(s):
// \REGBANK_inst|mem[18][4]~feeder_combout  = \mux_2to1_inst2|salida[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[18][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[18][4]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[18][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N25
dffeas \REGBANK_inst|mem[18][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~0 (
// Equation(s):
// \mux_4to1_inst1|Mux27~0_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][4]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][4]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][4]~q ),
	.datad(\REGBANK_inst|mem[18][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~0 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~1 (
// Equation(s):
// \mux_4to1_inst1|Mux27~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux27~0_combout  & ((\REGBANK_inst|mem[30][4]~q ))) # (!\mux_4to1_inst1|Mux27~0_combout  & (\REGBANK_inst|mem[22][4]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux27~0_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[22][4]~q ),
	.datac(\REGBANK_inst|mem[30][4]~q ),
	.datad(\mux_4to1_inst1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~1 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N26
cycloneive_lcell_comb \REGBANK_inst|mem[27][4]~feeder (
// Equation(s):
// \REGBANK_inst|mem[27][4]~feeder_combout  = \mux_2to1_inst2|salida[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[4]~4_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][4]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N27
dffeas \REGBANK_inst|mem[27][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N19
dffeas \REGBANK_inst|mem[31][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N17
dffeas \REGBANK_inst|mem[19][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
cycloneive_lcell_comb \REGBANK_inst|mem[23][4]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][4]~feeder_combout  = \mux_2to1_inst2|salida[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[4]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][4]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N13
dffeas \REGBANK_inst|mem[23][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~7 (
// Equation(s):
// \mux_4to1_inst1|Mux27~7_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|mem[23][4]~q ))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[19][4]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[19][4]~q ),
	.datad(\REGBANK_inst|mem[23][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~7 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~8 (
// Equation(s):
// \mux_4to1_inst1|Mux27~8_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux27~7_combout  & ((\REGBANK_inst|mem[31][4]~q ))) # (!\mux_4to1_inst1|Mux27~7_combout  & (\REGBANK_inst|mem[27][4]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux27~7_combout ))))

	.dataa(\REGBANK_inst|mem[27][4]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[31][4]~q ),
	.datad(\mux_4to1_inst1|Mux27~7_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~8 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|mem[25][4]~feeder (
// Equation(s):
// \REGBANK_inst|mem[25][4]~feeder_combout  = \mux_2to1_inst2|salida[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[4]~4_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[25][4]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N1
dffeas \REGBANK_inst|mem[25][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N9
dffeas \REGBANK_inst|mem[29][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N27
dffeas \REGBANK_inst|mem[17][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N7
dffeas \REGBANK_inst|mem[21][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~2 (
// Equation(s):
// \mux_4to1_inst1|Mux27~2_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|mem[21][4]~q ))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[17][4]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[17][4]~q ),
	.datad(\REGBANK_inst|mem[21][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~2 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~3 (
// Equation(s):
// \mux_4to1_inst1|Mux27~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux27~2_combout  & ((\REGBANK_inst|mem[29][4]~q ))) # (!\mux_4to1_inst1|Mux27~2_combout  & (\REGBANK_inst|mem[25][4]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux27~2_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[25][4]~q ),
	.datac(\REGBANK_inst|mem[29][4]~q ),
	.datad(\mux_4to1_inst1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~3 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N4
cycloneive_lcell_comb \REGBANK_inst|mem[24][4]~feeder (
// Equation(s):
// \REGBANK_inst|mem[24][4]~feeder_combout  = \mux_2to1_inst2|salida[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[4]~4_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][4]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[24][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N5
dffeas \REGBANK_inst|mem[24][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N25
dffeas \REGBANK_inst|mem[16][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~4 (
// Equation(s):
// \mux_4to1_inst1|Mux27~4_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[24][4]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][4]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][4]~q ),
	.datad(\REGBANK_inst|mem[16][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~4 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N29
dffeas \REGBANK_inst|mem[20][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N19
dffeas \REGBANK_inst|mem[28][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[4]~4_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~5 (
// Equation(s):
// \mux_4to1_inst1|Mux27~5_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux27~4_combout  & ((\REGBANK_inst|mem[28][4]~q ))) # (!\mux_4to1_inst1|Mux27~4_combout  & (\REGBANK_inst|mem[20][4]~q )))) # (!\idata[17]~input_o  & 
// (\mux_4to1_inst1|Mux27~4_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\mux_4to1_inst1|Mux27~4_combout ),
	.datac(\REGBANK_inst|mem[20][4]~q ),
	.datad(\REGBANK_inst|mem[28][4]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~5 .lut_mask = 16'hEC64;
defparam \mux_4to1_inst1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~6 (
// Equation(s):
// \mux_4to1_inst1|Mux27~6_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\mux_4to1_inst1|Mux27~3_combout )) # (!\idata[15]~input_o  & ((\mux_4to1_inst1|Mux27~5_combout )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux27~3_combout ),
	.datad(\mux_4to1_inst1|Mux27~5_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~6 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~9 (
// Equation(s):
// \mux_4to1_inst1|Mux27~9_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux27~6_combout  & ((\mux_4to1_inst1|Mux27~8_combout ))) # (!\mux_4to1_inst1|Mux27~6_combout  & (\mux_4to1_inst1|Mux27~1_combout )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux27~6_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\mux_4to1_inst1|Mux27~1_combout ),
	.datac(\mux_4to1_inst1|Mux27~8_combout ),
	.datad(\mux_4to1_inst1|Mux27~6_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~9 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~10 (
// Equation(s):
// \mux_4to1_inst1|Mux27~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux27~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [4]))))

	.dataa(\idata[19]~input_o ),
	.datab(\PC_inst|PC_reg [4]),
	.datac(\control_inst|WideOr3~4_combout ),
	.datad(\mux_4to1_inst1|Mux27~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~10 .lut_mask = 16'hAC0C;
defparam \mux_4to1_inst1|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux27~21 (
// Equation(s):
// \mux_4to1_inst1|Mux27~21_combout  = (\mux_4to1_inst1|Mux27~10_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\idata[19]~input_o  & \mux_4to1_inst1|Mux27~20_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\mux_4to1_inst1|Mux27~20_combout ),
	.datad(\mux_4to1_inst1|Mux27~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux27~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux27~21 .lut_mask = 16'hFF20;
defparam \mux_4to1_inst1|Mux27~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~39 (
// Equation(s):
// \ALU_inst|ShiftLeft0~39_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux27~21_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux25~21_combout ))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux25~21_combout ),
	.datad(\mux_4to1_inst1|Mux27~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~39 .lut_mask = 16'hFA50;
defparam \ALU_inst|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N13
dffeas \REGBANK_inst|mem[3][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N5
dffeas \REGBANK_inst|mem[1][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N9
dffeas \REGBANK_inst|mem[2][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N17
dffeas \REGBANK_inst|mem[0][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~15 (
// Equation(s):
// \mux_4to1_inst1|Mux28~15_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[2][3]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][3]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[2][3]~q ),
	.datad(\REGBANK_inst|mem[0][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~15 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~16 (
// Equation(s):
// \mux_4to1_inst1|Mux28~16_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux28~15_combout  & (\REGBANK_inst|mem[3][3]~q )) # (!\mux_4to1_inst1|Mux28~15_combout  & ((\REGBANK_inst|mem[1][3]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux28~15_combout ))))

	.dataa(\REGBANK_inst|mem[3][3]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][3]~q ),
	.datad(\mux_4to1_inst1|Mux28~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~16 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N11
dffeas \REGBANK_inst|mem[11][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N15
dffeas \REGBANK_inst|mem[9][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N21
dffeas \REGBANK_inst|mem[10][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N21
dffeas \REGBANK_inst|mem[8][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~13 (
// Equation(s):
// \mux_4to1_inst1|Mux28~13_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][3]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][3]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][3]~q ),
	.datad(\REGBANK_inst|mem[8][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~13 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~14 (
// Equation(s):
// \mux_4to1_inst1|Mux28~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux28~13_combout  & (\REGBANK_inst|mem[11][3]~q )) # (!\mux_4to1_inst1|Mux28~13_combout  & ((\REGBANK_inst|mem[9][3]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux28~13_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[11][3]~q ),
	.datac(\REGBANK_inst|mem[9][3]~q ),
	.datad(\mux_4to1_inst1|Mux28~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~14 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~17 (
// Equation(s):
// \mux_4to1_inst1|Mux28~17_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\mux_4to1_inst1|Mux28~14_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & (\mux_4to1_inst1|Mux28~16_combout )))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux28~16_combout ),
	.datad(\mux_4to1_inst1|Mux28~14_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~17 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
cycloneive_lcell_comb \REGBANK_inst|mem[15][3]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][3]~feeder_combout  = \mux_2to1_inst2|salida[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[3]~3_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][3]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N5
dffeas \REGBANK_inst|mem[15][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N31
dffeas \REGBANK_inst|mem[14][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|mem[13][3]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][3]~feeder_combout  = \mux_2to1_inst2|salida[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[3]~3_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][3]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N11
dffeas \REGBANK_inst|mem[13][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N25
dffeas \REGBANK_inst|mem[12][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~18 (
// Equation(s):
// \mux_4to1_inst1|Mux28~18_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|mem[13][3]~q ) # ((\idata[16]~input_o )))) # (!\idata[15]~input_o  & (((!\idata[16]~input_o  & \REGBANK_inst|mem[12][3]~q ))))

	.dataa(\REGBANK_inst|mem[13][3]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|mem[12][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~18 .lut_mask = 16'hCBC8;
defparam \mux_4to1_inst1|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~19 (
// Equation(s):
// \mux_4to1_inst1|Mux28~19_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux28~18_combout  & (\REGBANK_inst|mem[15][3]~q )) # (!\mux_4to1_inst1|Mux28~18_combout  & ((\REGBANK_inst|mem[14][3]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux28~18_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[15][3]~q ),
	.datac(\REGBANK_inst|mem[14][3]~q ),
	.datad(\mux_4to1_inst1|Mux28~18_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~19 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N15
dffeas \REGBANK_inst|mem[6][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N5
dffeas \REGBANK_inst|mem[7][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N19
dffeas \REGBANK_inst|mem[5][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N5
dffeas \REGBANK_inst|mem[4][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~11 (
// Equation(s):
// \mux_4to1_inst1|Mux28~11_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][3]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][3]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][3]~q ),
	.datad(\REGBANK_inst|mem[4][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~11 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~12 (
// Equation(s):
// \mux_4to1_inst1|Mux28~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux28~11_combout  & ((\REGBANK_inst|mem[7][3]~q ))) # (!\mux_4to1_inst1|Mux28~11_combout  & (\REGBANK_inst|mem[6][3]~q )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux28~11_combout ))))

	.dataa(\REGBANK_inst|mem[6][3]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[7][3]~q ),
	.datad(\mux_4to1_inst1|Mux28~11_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~12 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~20 (
// Equation(s):
// \mux_4to1_inst1|Mux28~20_combout  = (\mux_4to1_inst1|Mux28~17_combout  & (((\mux_4to1_inst1|Mux28~19_combout )) # (!\idata[17]~input_o ))) # (!\mux_4to1_inst1|Mux28~17_combout  & (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux28~12_combout ))))

	.dataa(\mux_4to1_inst1|Mux28~17_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux28~19_combout ),
	.datad(\mux_4to1_inst1|Mux28~12_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~20 .lut_mask = 16'hE6A2;
defparam \mux_4to1_inst1|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N7
dffeas \REGBANK_inst|mem[27][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N21
dffeas \REGBANK_inst|mem[19][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~7 (
// Equation(s):
// \mux_4to1_inst1|Mux28~7_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][3]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][3]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][3]~q ),
	.datad(\REGBANK_inst|mem[19][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~7 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N23
dffeas \REGBANK_inst|mem[31][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~8 (
// Equation(s):
// \mux_4to1_inst1|Mux28~8_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux28~7_combout  & ((\REGBANK_inst|mem[31][3]~q ))) # (!\mux_4to1_inst1|Mux28~7_combout  & (\REGBANK_inst|mem[23][3]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux28~7_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[23][3]~q ),
	.datac(\mux_4to1_inst1|Mux28~7_combout ),
	.datad(\REGBANK_inst|mem[31][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~8 .lut_mask = 16'hF858;
defparam \mux_4to1_inst1|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N13
dffeas \REGBANK_inst|mem[21][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N5
dffeas \REGBANK_inst|mem[29][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N19
dffeas \REGBANK_inst|mem[25][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N29
dffeas \REGBANK_inst|mem[17][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~0 (
// Equation(s):
// \mux_4to1_inst1|Mux28~0_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[25][3]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][3]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][3]~q ),
	.datad(\REGBANK_inst|mem[17][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~0 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~1 (
// Equation(s):
// \mux_4to1_inst1|Mux28~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux28~0_combout  & ((\REGBANK_inst|mem[29][3]~q ))) # (!\mux_4to1_inst1|Mux28~0_combout  & (\REGBANK_inst|mem[21][3]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux28~0_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[21][3]~q ),
	.datac(\REGBANK_inst|mem[29][3]~q ),
	.datad(\mux_4to1_inst1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~1 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N31
dffeas \REGBANK_inst|mem[30][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N9
dffeas \REGBANK_inst|mem[26][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneive_lcell_comb \REGBANK_inst|mem[22][3]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][3]~feeder_combout  = \mux_2to1_inst2|salida[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[3]~3_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][3]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N15
dffeas \REGBANK_inst|mem[22][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N25
dffeas \REGBANK_inst|mem[18][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~2 (
// Equation(s):
// \mux_4to1_inst1|Mux28~2_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[22][3]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[18][3]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[22][3]~q ),
	.datad(\REGBANK_inst|mem[18][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~2 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~3 (
// Equation(s):
// \mux_4to1_inst1|Mux28~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux28~2_combout  & (\REGBANK_inst|mem[30][3]~q )) # (!\mux_4to1_inst1|Mux28~2_combout  & ((\REGBANK_inst|mem[26][3]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux28~2_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[30][3]~q ),
	.datac(\REGBANK_inst|mem[26][3]~q ),
	.datad(\mux_4to1_inst1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~3 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N23
dffeas \REGBANK_inst|mem[28][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N7
dffeas \REGBANK_inst|mem[24][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N23
dffeas \REGBANK_inst|mem[20][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N21
dffeas \REGBANK_inst|mem[16][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[3]~3_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~4 (
// Equation(s):
// \mux_4to1_inst1|Mux28~4_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][3]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][3]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][3]~q ),
	.datad(\REGBANK_inst|mem[16][3]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~4 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~5 (
// Equation(s):
// \mux_4to1_inst1|Mux28~5_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux28~4_combout  & (\REGBANK_inst|mem[28][3]~q )) # (!\mux_4to1_inst1|Mux28~4_combout  & ((\REGBANK_inst|mem[24][3]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux28~4_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[28][3]~q ),
	.datac(\REGBANK_inst|mem[24][3]~q ),
	.datad(\mux_4to1_inst1|Mux28~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~5 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~6 (
// Equation(s):
// \mux_4to1_inst1|Mux28~6_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\mux_4to1_inst1|Mux28~3_combout )) # (!\idata[16]~input_o  & ((\mux_4to1_inst1|Mux28~5_combout )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\mux_4to1_inst1|Mux28~3_combout ),
	.datad(\mux_4to1_inst1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~6 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~9 (
// Equation(s):
// \mux_4to1_inst1|Mux28~9_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux28~6_combout  & (\mux_4to1_inst1|Mux28~8_combout )) # (!\mux_4to1_inst1|Mux28~6_combout  & ((\mux_4to1_inst1|Mux28~1_combout ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux28~6_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\mux_4to1_inst1|Mux28~8_combout ),
	.datac(\mux_4to1_inst1|Mux28~1_combout ),
	.datad(\mux_4to1_inst1|Mux28~6_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~9 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~10 (
// Equation(s):
// \mux_4to1_inst1|Mux28~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux28~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [3]))))

	.dataa(\idata[19]~input_o ),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\PC_inst|PC_reg [3]),
	.datad(\mux_4to1_inst1|Mux28~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~10 .lut_mask = 16'hB830;
defparam \mux_4to1_inst1|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux28~21 (
// Equation(s):
// \mux_4to1_inst1|Mux28~21_combout  = (\mux_4to1_inst1|Mux28~10_combout ) # ((!\idata[19]~input_o  & (\ALU_inst|ShiftLeft0~12_combout  & \mux_4to1_inst1|Mux28~20_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_4to1_inst1|Mux28~20_combout ),
	.datad(\mux_4to1_inst1|Mux28~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux28~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux28~21 .lut_mask = 16'hFF40;
defparam \mux_4to1_inst1|Mux28~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~35 (
// Equation(s):
// \ALU_inst|ShiftLeft0~35_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux28~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux26~21_combout )))

	.dataa(\mux_4to1_inst1|Mux28~21_combout ),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux26~21_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~35 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~40 (
// Equation(s):
// \ALU_inst|ShiftLeft0~40_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~35_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~39_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~39_combout ),
	.datad(\ALU_inst|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~40 .lut_mask = 16'hFA50;
defparam \ALU_inst|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~41 (
// Equation(s):
// \ALU_inst|ShiftLeft0~41_combout  = (!\mux_2to1_inst1|salida[3]~50_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~25_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~40_combout )))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~25_combout ),
	.datad(\ALU_inst|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~41 .lut_mask = 16'h3120;
defparam \ALU_inst|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N18
cycloneive_lcell_comb \ALU_inst|Equal0~8 (
// Equation(s):
// \ALU_inst|Equal0~8_combout  = \mux_2to1_inst1|salida[6]~47_combout  $ (\mux_4to1_inst1|Mux25~21_combout )

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[6]~47_combout ),
	.datac(gnd),
	.datad(\mux_4to1_inst1|Mux25~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~8 .lut_mask = 16'h33CC;
defparam \ALU_inst|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|mem[21][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[21][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[5]~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[21][5]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N27
dffeas \REGBANK_inst|mem[21][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N13
dffeas \REGBANK_inst|mem[29][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N3
dffeas \REGBANK_inst|mem[17][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[17][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[17][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N29
dffeas \REGBANK_inst|mem[25][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[25][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[25][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~105 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~105_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][5]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][5]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][5]~q ),
	.datad(\REGBANK_inst|mem[25][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~105 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~106 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~106_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[5]~105_combout  & ((\REGBANK_inst|mem[29][5]~q ))) # (!\REGBANK_inst|read_data2[5]~105_combout  & (\REGBANK_inst|mem[21][5]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[5]~105_combout ))))

	.dataa(\REGBANK_inst|mem[21][5]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[29][5]~q ),
	.datad(\REGBANK_inst|read_data2[5]~105_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~106 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|mem[23][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[5]~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][5]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N17
dffeas \REGBANK_inst|mem[23][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N27
dffeas \REGBANK_inst|mem[31][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N13
dffeas \REGBANK_inst|mem[19][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N29
dffeas \REGBANK_inst|mem[27][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~112 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~112_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][5]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][5]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][5]~q ),
	.datad(\REGBANK_inst|mem[27][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~112 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~113 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~113_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[5]~112_combout  & ((\REGBANK_inst|mem[31][5]~q ))) # (!\REGBANK_inst|read_data2[5]~112_combout  & (\REGBANK_inst|mem[23][5]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[5]~112_combout ))))

	.dataa(\REGBANK_inst|mem[23][5]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[31][5]~q ),
	.datad(\REGBANK_inst|read_data2[5]~112_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~113 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N11
dffeas \REGBANK_inst|mem[26][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[26][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[26][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N11
dffeas \REGBANK_inst|mem[30][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneive_lcell_comb \REGBANK_inst|mem[22][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[22][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[5]~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[22][5]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N9
dffeas \REGBANK_inst|mem[22][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N1
dffeas \REGBANK_inst|mem[18][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~107 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~107_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o )))) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[22][5]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[18][5]~q )))))

	.dataa(\REGBANK_inst|mem[22][5]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][5]~q ),
	.datad(\idata[22]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~107 .lut_mask = 16'hEE30;
defparam \REGBANK_inst|read_data2[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~108 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~108_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[5]~107_combout  & ((\REGBANK_inst|mem[30][5]~q ))) # (!\REGBANK_inst|read_data2[5]~107_combout  & (\REGBANK_inst|mem[26][5]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[5]~107_combout ))))

	.dataa(\REGBANK_inst|mem[26][5]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[30][5]~q ),
	.datad(\REGBANK_inst|read_data2[5]~107_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~108 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|mem[24][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[24][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[24][5]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N17
dffeas \REGBANK_inst|mem[24][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[24][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[24][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N5
dffeas \REGBANK_inst|mem[28][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[28][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[28][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N15
dffeas \REGBANK_inst|mem[20][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[20][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[20][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|mem[16][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[16][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[16][5]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N29
dffeas \REGBANK_inst|mem[16][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[16][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[16][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~109 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~109_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[20][5]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[16][5]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[20][5]~q ),
	.datad(\REGBANK_inst|mem[16][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~109 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~110 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~110_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[5]~109_combout  & ((\REGBANK_inst|mem[28][5]~q ))) # (!\REGBANK_inst|read_data2[5]~109_combout  & (\REGBANK_inst|mem[24][5]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[5]~109_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[24][5]~q ),
	.datac(\REGBANK_inst|mem[28][5]~q ),
	.datad(\REGBANK_inst|read_data2[5]~109_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~110 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~111 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~111_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|read_data2[5]~108_combout )) # (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[5]~110_combout 
// )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[5]~108_combout ),
	.datad(\REGBANK_inst|read_data2[5]~110_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~111 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~114 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~114_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[5]~111_combout  & ((\REGBANK_inst|read_data2[5]~113_combout ))) # (!\REGBANK_inst|read_data2[5]~111_combout  & (\REGBANK_inst|read_data2[5]~106_combout )))) # 
// (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[5]~111_combout ))))

	.dataa(\REGBANK_inst|read_data2[5]~106_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[5]~113_combout ),
	.datad(\REGBANK_inst|read_data2[5]~111_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~114 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N31
dffeas \REGBANK_inst|mem[4][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N27
dffeas \REGBANK_inst|mem[5][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~115 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~115_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][5]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][5]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][5]~q ),
	.datad(\REGBANK_inst|mem[5][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~115 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N25
dffeas \REGBANK_inst|mem[7][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N17
dffeas \REGBANK_inst|mem[6][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~116 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~116_combout  = (\REGBANK_inst|read_data2[5]~115_combout  & (((\REGBANK_inst|mem[7][5]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[5]~115_combout  & (\idata[21]~input_o  & ((\REGBANK_inst|mem[6][5]~q ))))

	.dataa(\REGBANK_inst|read_data2[5]~115_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[7][5]~q ),
	.datad(\REGBANK_inst|mem[6][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~116 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|mem[15][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][5]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N9
dffeas \REGBANK_inst|mem[15][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|mem[13][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[5]~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][5]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N25
dffeas \REGBANK_inst|mem[13][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N11
dffeas \REGBANK_inst|mem[12][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~122 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~122_combout  = (\idata[21]~input_o  & (((\idata[20]~input_o )))) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|mem[13][5]~q )) # (!\idata[20]~input_o  & ((\REGBANK_inst|mem[12][5]~q )))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[13][5]~q ),
	.datac(\idata[20]~input_o ),
	.datad(\REGBANK_inst|mem[12][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~122 .lut_mask = 16'hE5E0;
defparam \REGBANK_inst|read_data2[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~123 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~123_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[5]~122_combout  & (\REGBANK_inst|mem[15][5]~q )) # (!\REGBANK_inst|read_data2[5]~122_combout  & ((\REGBANK_inst|mem[14][5]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[5]~122_combout ))))

	.dataa(\REGBANK_inst|mem[15][5]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][5]~q ),
	.datad(\REGBANK_inst|read_data2[5]~122_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~123 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N3
dffeas \REGBANK_inst|mem[9][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N27
dffeas \REGBANK_inst|mem[11][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N17
dffeas \REGBANK_inst|mem[8][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N9
dffeas \REGBANK_inst|mem[10][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~117 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~117_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][5]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][5]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][5]~q ),
	.datad(\REGBANK_inst|mem[10][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~117 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~118 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~118_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[5]~117_combout  & ((\REGBANK_inst|mem[11][5]~q ))) # (!\REGBANK_inst|read_data2[5]~117_combout  & (\REGBANK_inst|mem[9][5]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[5]~117_combout ))))

	.dataa(\REGBANK_inst|mem[9][5]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[11][5]~q ),
	.datad(\REGBANK_inst|read_data2[5]~117_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~118 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|mem[3][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[3][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[5]~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[3][5]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N19
dffeas \REGBANK_inst|mem[3][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N3
dffeas \REGBANK_inst|mem[0][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N13
dffeas \REGBANK_inst|mem[2][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~119 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~119_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][5]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][5]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][5]~q ),
	.datad(\REGBANK_inst|mem[2][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~119 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|mem[1][5]~feeder (
// Equation(s):
// \REGBANK_inst|mem[1][5]~feeder_combout  = \mux_2to1_inst2|salida[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[5]~5_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][5]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N31
dffeas \REGBANK_inst|mem[1][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~120 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~120_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[5]~119_combout  & (\REGBANK_inst|mem[3][5]~q )) # (!\REGBANK_inst|read_data2[5]~119_combout  & ((\REGBANK_inst|mem[1][5]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[5]~119_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[3][5]~q ),
	.datac(\REGBANK_inst|read_data2[5]~119_combout ),
	.datad(\REGBANK_inst|mem[1][5]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~120 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~121 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~121_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|read_data2[5]~118_combout )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|read_data2[5]~120_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[5]~118_combout ),
	.datad(\REGBANK_inst|read_data2[5]~120_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~121 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~124 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~124_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[5]~121_combout  & ((\REGBANK_inst|read_data2[5]~123_combout ))) # (!\REGBANK_inst|read_data2[5]~121_combout  & (\REGBANK_inst|read_data2[5]~116_combout )))) # 
// (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[5]~121_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[5]~116_combout ),
	.datac(\REGBANK_inst|read_data2[5]~123_combout ),
	.datad(\REGBANK_inst|read_data2[5]~121_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~124 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[5]~125 (
// Equation(s):
// \REGBANK_inst|read_data2[5]~125_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[5]~114_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[5]~124_combout ))))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[5]~114_combout ),
	.datad(\REGBANK_inst|read_data2[5]~124_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[5]~125 .lut_mask = 16'hB1A0;
defparam \REGBANK_inst|read_data2[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
cycloneive_lcell_comb \mux_2to1_inst1|salida[5]~48 (
// Equation(s):
// \mux_2to1_inst1|salida[5]~48_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[25]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[5]~125_combout ))))

	.dataa(\Imm_Gen_inst|WideOr0~3_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\idata[25]~input_o ),
	.datad(\REGBANK_inst|read_data2[5]~125_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[5]~48 .lut_mask = 16'hB380;
defparam \mux_2to1_inst1|salida[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N0
cycloneive_lcell_comb \ALU_inst|Add0~0 (
// Equation(s):
// \ALU_inst|Add0~0_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux31~21_combout  $ (VCC))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux31~21_combout  & VCC))
// \ALU_inst|Add0~1  = CARRY((\mux_2to1_inst1|salida[0]~54_combout  & \mux_4to1_inst1|Mux31~21_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_4to1_inst1|Mux31~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_inst|Add0~0_combout ),
	.cout(\ALU_inst|Add0~1 ));
// synopsys translate_off
defparam \ALU_inst|Add0~0 .lut_mask = 16'h6688;
defparam \ALU_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N2
cycloneive_lcell_comb \ALU_inst|Add0~2 (
// Equation(s):
// \ALU_inst|Add0~2_combout  = (\mux_4to1_inst1|Mux30~21_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\ALU_inst|Add0~1  & VCC)) # (!\mux_2to1_inst1|salida[1]~53_combout  & (!\ALU_inst|Add0~1 )))) # (!\mux_4to1_inst1|Mux30~21_combout  & 
// ((\mux_2to1_inst1|salida[1]~53_combout  & (!\ALU_inst|Add0~1 )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\ALU_inst|Add0~1 ) # (GND)))))
// \ALU_inst|Add0~3  = CARRY((\mux_4to1_inst1|Mux30~21_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & !\ALU_inst|Add0~1 )) # (!\mux_4to1_inst1|Mux30~21_combout  & ((!\ALU_inst|Add0~1 ) # (!\mux_2to1_inst1|salida[1]~53_combout ))))

	.dataa(\mux_4to1_inst1|Mux30~21_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~1 ),
	.combout(\ALU_inst|Add0~2_combout ),
	.cout(\ALU_inst|Add0~3 ));
// synopsys translate_off
defparam \ALU_inst|Add0~2 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N4
cycloneive_lcell_comb \ALU_inst|Add0~4 (
// Equation(s):
// \ALU_inst|Add0~4_combout  = ((\mux_4to1_inst1|Mux29~21_combout  $ (\mux_2to1_inst1|salida[2]~51_combout  $ (!\ALU_inst|Add0~3 )))) # (GND)
// \ALU_inst|Add0~5  = CARRY((\mux_4to1_inst1|Mux29~21_combout  & ((\mux_2to1_inst1|salida[2]~51_combout ) # (!\ALU_inst|Add0~3 ))) # (!\mux_4to1_inst1|Mux29~21_combout  & (\mux_2to1_inst1|salida[2]~51_combout  & !\ALU_inst|Add0~3 )))

	.dataa(\mux_4to1_inst1|Mux29~21_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~3 ),
	.combout(\ALU_inst|Add0~4_combout ),
	.cout(\ALU_inst|Add0~5 ));
// synopsys translate_off
defparam \ALU_inst|Add0~4 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N6
cycloneive_lcell_comb \ALU_inst|Add0~6 (
// Equation(s):
// \ALU_inst|Add0~6_combout  = (\mux_4to1_inst1|Mux28~21_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|Add0~5  & VCC)) # (!\mux_2to1_inst1|salida[3]~50_combout  & (!\ALU_inst|Add0~5 )))) # (!\mux_4to1_inst1|Mux28~21_combout  & 
// ((\mux_2to1_inst1|salida[3]~50_combout  & (!\ALU_inst|Add0~5 )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|Add0~5 ) # (GND)))))
// \ALU_inst|Add0~7  = CARRY((\mux_4to1_inst1|Mux28~21_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & !\ALU_inst|Add0~5 )) # (!\mux_4to1_inst1|Mux28~21_combout  & ((!\ALU_inst|Add0~5 ) # (!\mux_2to1_inst1|salida[3]~50_combout ))))

	.dataa(\mux_4to1_inst1|Mux28~21_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~5 ),
	.combout(\ALU_inst|Add0~6_combout ),
	.cout(\ALU_inst|Add0~7 ));
// synopsys translate_off
defparam \ALU_inst|Add0~6 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N8
cycloneive_lcell_comb \ALU_inst|Add0~8 (
// Equation(s):
// \ALU_inst|Add0~8_combout  = ((\mux_2to1_inst1|salida[4]~49_combout  $ (\mux_4to1_inst1|Mux27~21_combout  $ (!\ALU_inst|Add0~7 )))) # (GND)
// \ALU_inst|Add0~9  = CARRY((\mux_2to1_inst1|salida[4]~49_combout  & ((\mux_4to1_inst1|Mux27~21_combout ) # (!\ALU_inst|Add0~7 ))) # (!\mux_2to1_inst1|salida[4]~49_combout  & (\mux_4to1_inst1|Mux27~21_combout  & !\ALU_inst|Add0~7 )))

	.dataa(\mux_2to1_inst1|salida[4]~49_combout ),
	.datab(\mux_4to1_inst1|Mux27~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~7 ),
	.combout(\ALU_inst|Add0~8_combout ),
	.cout(\ALU_inst|Add0~9 ));
// synopsys translate_off
defparam \ALU_inst|Add0~8 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N10
cycloneive_lcell_comb \ALU_inst|Add0~10 (
// Equation(s):
// \ALU_inst|Add0~10_combout  = (\mux_2to1_inst1|salida[5]~48_combout  & ((\mux_4to1_inst1|Mux26~21_combout  & (\ALU_inst|Add0~9  & VCC)) # (!\mux_4to1_inst1|Mux26~21_combout  & (!\ALU_inst|Add0~9 )))) # (!\mux_2to1_inst1|salida[5]~48_combout  & 
// ((\mux_4to1_inst1|Mux26~21_combout  & (!\ALU_inst|Add0~9 )) # (!\mux_4to1_inst1|Mux26~21_combout  & ((\ALU_inst|Add0~9 ) # (GND)))))
// \ALU_inst|Add0~11  = CARRY((\mux_2to1_inst1|salida[5]~48_combout  & (!\mux_4to1_inst1|Mux26~21_combout  & !\ALU_inst|Add0~9 )) # (!\mux_2to1_inst1|salida[5]~48_combout  & ((!\ALU_inst|Add0~9 ) # (!\mux_4to1_inst1|Mux26~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[5]~48_combout ),
	.datab(\mux_4to1_inst1|Mux26~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~9 ),
	.combout(\ALU_inst|Add0~10_combout ),
	.cout(\ALU_inst|Add0~11 ));
// synopsys translate_off
defparam \ALU_inst|Add0~10 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N12
cycloneive_lcell_comb \ALU_inst|Add0~12 (
// Equation(s):
// \ALU_inst|Add0~12_combout  = ((\mux_2to1_inst1|salida[6]~47_combout  $ (\mux_4to1_inst1|Mux25~21_combout  $ (!\ALU_inst|Add0~11 )))) # (GND)
// \ALU_inst|Add0~13  = CARRY((\mux_2to1_inst1|salida[6]~47_combout  & ((\mux_4to1_inst1|Mux25~21_combout ) # (!\ALU_inst|Add0~11 ))) # (!\mux_2to1_inst1|salida[6]~47_combout  & (\mux_4to1_inst1|Mux25~21_combout  & !\ALU_inst|Add0~11 )))

	.dataa(\mux_2to1_inst1|salida[6]~47_combout ),
	.datab(\mux_4to1_inst1|Mux25~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~11 ),
	.combout(\ALU_inst|Add0~12_combout ),
	.cout(\ALU_inst|Add0~13 ));
// synopsys translate_off
defparam \ALU_inst|Add0~12 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N20
cycloneive_lcell_comb \ALU_inst|RESULTADO~21 (
// Equation(s):
// \ALU_inst|RESULTADO~21_combout  = (\mux_2to1_inst1|salida[6]~47_combout ) # (\mux_4to1_inst1|Mux25~21_combout )

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[6]~47_combout ),
	.datac(gnd),
	.datad(\mux_4to1_inst1|Mux25~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~21 .lut_mask = 16'hFFCC;
defparam \ALU_inst|RESULTADO~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N6
cycloneive_lcell_comb \ALU_inst|Mux25~3 (
// Equation(s):
// \ALU_inst|Mux25~3_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|RESULTADO~21_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|Add0~12_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALUcontrol_inst|Mux3~2_combout ))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\ALU_inst|Add0~12_combout ),
	.datad(\ALU_inst|RESULTADO~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~3 .lut_mask = 16'hEC64;
defparam \ALU_inst|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N24
cycloneive_lcell_comb \ALU_inst|Mux25~4 (
// Equation(s):
// \ALU_inst|Mux25~4_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux25~3_combout  & ((\ALU_inst|Equal0~8_combout ))) # (!\ALU_inst|Mux25~3_combout  & (\ALU_inst|ShiftLeft0~41_combout )))) # (!\ALU_inst|Mux29~14_combout  & 
// (((\ALU_inst|Mux25~3_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~41_combout ),
	.datab(\ALU_inst|Equal0~8_combout ),
	.datac(\ALU_inst|Mux29~14_combout ),
	.datad(\ALU_inst|Mux25~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~4 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N2
cycloneive_lcell_comb \ALU_inst|Add1~2 (
// Equation(s):
// \ALU_inst|Add1~2_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux30~21_combout  & (!\ALU_inst|Add1~1 )) # (!\mux_4to1_inst1|Mux30~21_combout  & ((\ALU_inst|Add1~1 ) # (GND))))) # (!\mux_2to1_inst1|salida[1]~53_combout  & 
// ((\mux_4to1_inst1|Mux30~21_combout  & (\ALU_inst|Add1~1  & VCC)) # (!\mux_4to1_inst1|Mux30~21_combout  & (!\ALU_inst|Add1~1 ))))
// \ALU_inst|Add1~3  = CARRY((\mux_2to1_inst1|salida[1]~53_combout  & ((!\ALU_inst|Add1~1 ) # (!\mux_4to1_inst1|Mux30~21_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (!\mux_4to1_inst1|Mux30~21_combout  & !\ALU_inst|Add1~1 )))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux30~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~1 ),
	.combout(\ALU_inst|Add1~2_combout ),
	.cout(\ALU_inst|Add1~3 ));
// synopsys translate_off
defparam \ALU_inst|Add1~2 .lut_mask = 16'h692B;
defparam \ALU_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N4
cycloneive_lcell_comb \ALU_inst|Add1~4 (
// Equation(s):
// \ALU_inst|Add1~4_combout  = ((\mux_2to1_inst1|salida[2]~51_combout  $ (\mux_4to1_inst1|Mux29~21_combout  $ (\ALU_inst|Add1~3 )))) # (GND)
// \ALU_inst|Add1~5  = CARRY((\mux_2to1_inst1|salida[2]~51_combout  & (\mux_4to1_inst1|Mux29~21_combout  & !\ALU_inst|Add1~3 )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\mux_4to1_inst1|Mux29~21_combout ) # (!\ALU_inst|Add1~3 ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_4to1_inst1|Mux29~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~3 ),
	.combout(\ALU_inst|Add1~4_combout ),
	.cout(\ALU_inst|Add1~5 ));
// synopsys translate_off
defparam \ALU_inst|Add1~4 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N6
cycloneive_lcell_comb \ALU_inst|Add1~6 (
// Equation(s):
// \ALU_inst|Add1~6_combout  = (\mux_4to1_inst1|Mux28~21_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (!\ALU_inst|Add1~5 )) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|Add1~5  & VCC)))) # (!\mux_4to1_inst1|Mux28~21_combout  & 
// ((\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|Add1~5 ) # (GND))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (!\ALU_inst|Add1~5 ))))
// \ALU_inst|Add1~7  = CARRY((\mux_4to1_inst1|Mux28~21_combout  & (\mux_2to1_inst1|salida[3]~50_combout  & !\ALU_inst|Add1~5 )) # (!\mux_4to1_inst1|Mux28~21_combout  & ((\mux_2to1_inst1|salida[3]~50_combout ) # (!\ALU_inst|Add1~5 ))))

	.dataa(\mux_4to1_inst1|Mux28~21_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~5 ),
	.combout(\ALU_inst|Add1~6_combout ),
	.cout(\ALU_inst|Add1~7 ));
// synopsys translate_off
defparam \ALU_inst|Add1~6 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N8
cycloneive_lcell_comb \ALU_inst|Add1~8 (
// Equation(s):
// \ALU_inst|Add1~8_combout  = ((\mux_2to1_inst1|salida[4]~49_combout  $ (\mux_4to1_inst1|Mux27~21_combout  $ (\ALU_inst|Add1~7 )))) # (GND)
// \ALU_inst|Add1~9  = CARRY((\mux_2to1_inst1|salida[4]~49_combout  & (\mux_4to1_inst1|Mux27~21_combout  & !\ALU_inst|Add1~7 )) # (!\mux_2to1_inst1|salida[4]~49_combout  & ((\mux_4to1_inst1|Mux27~21_combout ) # (!\ALU_inst|Add1~7 ))))

	.dataa(\mux_2to1_inst1|salida[4]~49_combout ),
	.datab(\mux_4to1_inst1|Mux27~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~7 ),
	.combout(\ALU_inst|Add1~8_combout ),
	.cout(\ALU_inst|Add1~9 ));
// synopsys translate_off
defparam \ALU_inst|Add1~8 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N10
cycloneive_lcell_comb \ALU_inst|Add1~10 (
// Equation(s):
// \ALU_inst|Add1~10_combout  = (\mux_2to1_inst1|salida[5]~48_combout  & ((\mux_4to1_inst1|Mux26~21_combout  & (!\ALU_inst|Add1~9 )) # (!\mux_4to1_inst1|Mux26~21_combout  & ((\ALU_inst|Add1~9 ) # (GND))))) # (!\mux_2to1_inst1|salida[5]~48_combout  & 
// ((\mux_4to1_inst1|Mux26~21_combout  & (\ALU_inst|Add1~9  & VCC)) # (!\mux_4to1_inst1|Mux26~21_combout  & (!\ALU_inst|Add1~9 ))))
// \ALU_inst|Add1~11  = CARRY((\mux_2to1_inst1|salida[5]~48_combout  & ((!\ALU_inst|Add1~9 ) # (!\mux_4to1_inst1|Mux26~21_combout ))) # (!\mux_2to1_inst1|salida[5]~48_combout  & (!\mux_4to1_inst1|Mux26~21_combout  & !\ALU_inst|Add1~9 )))

	.dataa(\mux_2to1_inst1|salida[5]~48_combout ),
	.datab(\mux_4to1_inst1|Mux26~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~9 ),
	.combout(\ALU_inst|Add1~10_combout ),
	.cout(\ALU_inst|Add1~11 ));
// synopsys translate_off
defparam \ALU_inst|Add1~10 .lut_mask = 16'h692B;
defparam \ALU_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N12
cycloneive_lcell_comb \ALU_inst|Add1~12 (
// Equation(s):
// \ALU_inst|Add1~12_combout  = ((\mux_2to1_inst1|salida[6]~47_combout  $ (\mux_4to1_inst1|Mux25~21_combout  $ (\ALU_inst|Add1~11 )))) # (GND)
// \ALU_inst|Add1~13  = CARRY((\mux_2to1_inst1|salida[6]~47_combout  & (\mux_4to1_inst1|Mux25~21_combout  & !\ALU_inst|Add1~11 )) # (!\mux_2to1_inst1|salida[6]~47_combout  & ((\mux_4to1_inst1|Mux25~21_combout ) # (!\ALU_inst|Add1~11 ))))

	.dataa(\mux_2to1_inst1|salida[6]~47_combout ),
	.datab(\mux_4to1_inst1|Mux25~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~11 ),
	.combout(\ALU_inst|Add1~12_combout ),
	.cout(\ALU_inst|Add1~13 ));
// synopsys translate_off
defparam \ALU_inst|Add1~12 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N12
cycloneive_lcell_comb \ALU_inst|Mux25~0 (
// Equation(s):
// \ALU_inst|Mux25~0_combout  = (\ALU_inst|Mux29~9_combout  & (((\ALUcontrol_inst|Mux0~1_combout )))) # (!\ALU_inst|Mux29~9_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & (\mux_2to1_inst1|salida[6]~47_combout )) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// ((\ALU_inst|ShiftRight1~50_combout )))))

	.dataa(\mux_2to1_inst1|salida[6]~47_combout ),
	.datab(\ALU_inst|Mux29~9_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALU_inst|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~0 .lut_mask = 16'hE3E0;
defparam \ALU_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N2
cycloneive_lcell_comb \ALU_inst|Mux25~1 (
// Equation(s):
// \ALU_inst|Mux25~1_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux25~0_combout  & ((\ALU_inst|Add1~12_combout ))) # (!\ALU_inst|Mux25~0_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux25~0_combout 
// ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Mux29~9_combout ),
	.datac(\ALU_inst|Add1~12_combout ),
	.datad(\ALU_inst|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~1 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N20
cycloneive_lcell_comb \ALU_inst|Mux25~2 (
// Equation(s):
// \ALU_inst|Mux25~2_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux25~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_inst|Mux29~12_combout ),
	.datad(\ALU_inst|Mux25~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~2 .lut_mask = 16'hF000;
defparam \ALU_inst|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N6
cycloneive_lcell_comb \ALU_inst|Mux25~5 (
// Equation(s):
// \ALU_inst|Mux25~5_combout  = (\ALU_inst|Mux29~8_combout  & (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux25~2_combout )))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux29~7_combout ) # ((\ALU_inst|Mux25~4_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux29~7_combout ),
	.datac(\ALU_inst|Mux25~4_combout ),
	.datad(\ALU_inst|Mux25~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~5 .lut_mask = 16'h7654;
defparam \ALU_inst|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N24
cycloneive_lcell_comb \ALU_inst|Mux25~6 (
// Equation(s):
// \ALU_inst|Mux25~6_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux25~5_combout  & ((\ALU_inst|RESULTADO~20_combout ))) # (!\ALU_inst|Mux25~5_combout  & (\ALU_inst|ShiftRight0~68_combout )))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux25~5_combout ))))

	.dataa(\ALU_inst|Mux29~22_combout ),
	.datab(\ALU_inst|ShiftRight0~68_combout ),
	.datac(\ALU_inst|RESULTADO~20_combout ),
	.datad(\ALU_inst|Mux25~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~6 .lut_mask = 16'hF588;
defparam \ALU_inst|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N10
cycloneive_lcell_comb \ALU_inst|Mux25~7 (
// Equation(s):
// \ALU_inst|Mux25~7_combout  = (\ALU_inst|Mux27~12_combout  & ((\ALU_inst|Mux27~11_combout  & (\ALU_inst|ShiftRight0~69_combout )) # (!\ALU_inst|Mux27~11_combout  & ((\ALU_inst|Mux25~6_combout ))))) # (!\ALU_inst|Mux27~12_combout  & 
// (((\ALU_inst|Mux27~11_combout ))))

	.dataa(\ALU_inst|Mux27~12_combout ),
	.datab(\ALU_inst|ShiftRight0~69_combout ),
	.datac(\ALU_inst|Mux27~11_combout ),
	.datad(\ALU_inst|Mux25~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25~7 .lut_mask = 16'hDAD0;
defparam \ALU_inst|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N28
cycloneive_lcell_comb \ALU_inst|Mux25 (
// Equation(s):
// \ALU_inst|Mux25~combout  = (\ALU_inst|Mux27~14_combout  & (((\ALU_inst|Mux25~7_combout )))) # (!\ALU_inst|Mux27~14_combout  & ((\ALU_inst|Mux25~7_combout  & ((\ALU_inst|ShiftRight1~48_combout ))) # (!\ALU_inst|Mux25~7_combout  & 
// (\ALU_inst|ShiftRight1~18_combout ))))

	.dataa(\ALU_inst|ShiftRight1~18_combout ),
	.datab(\ALU_inst|Mux27~14_combout ),
	.datac(\ALU_inst|ShiftRight1~48_combout ),
	.datad(\ALU_inst|Mux25~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux25~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux25 .lut_mask = 16'hFC22;
defparam \ALU_inst|Mux25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N20
cycloneive_lcell_comb \mux_2to1_inst2|salida[6]~6 (
// Equation(s):
// \mux_2to1_inst2|salida[6]~6_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux25~combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[6]~input_o ))

	.dataa(\ddata_r[6]~input_o ),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ALU_inst|Mux25~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[6]~6 .lut_mask = 16'hE2E2;
defparam \mux_2to1_inst2|salida[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|mem[30][6]~feeder (
// Equation(s):
// \REGBANK_inst|mem[30][6]~feeder_combout  = \mux_2to1_inst2|salida[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[6]~6_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[30][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[30][6]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[30][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N19
dffeas \REGBANK_inst|mem[30][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[30][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[30][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[30][6] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~126 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~126_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][6]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|mem[18][6]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[26][6]~q ),
	.datad(\REGBANK_inst|mem[18][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~126 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~127 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~127_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[6]~126_combout  & (\REGBANK_inst|mem[30][6]~q )) # (!\REGBANK_inst|read_data2[6]~126_combout  & ((\REGBANK_inst|mem[22][6]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[6]~126_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[30][6]~q ),
	.datac(\REGBANK_inst|mem[22][6]~q ),
	.datad(\REGBANK_inst|read_data2[6]~126_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~127 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~133 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~133_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][6]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][6]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][6]~q ),
	.datad(\REGBANK_inst|mem[23][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~133 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~134 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~134_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[6]~133_combout  & ((\REGBANK_inst|mem[31][6]~q ))) # (!\REGBANK_inst|read_data2[6]~133_combout  & (\REGBANK_inst|mem[27][6]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[6]~133_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[27][6]~q ),
	.datac(\REGBANK_inst|mem[31][6]~q ),
	.datad(\REGBANK_inst|read_data2[6]~133_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~134 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~128 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~128_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][6]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][6]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][6]~q ),
	.datad(\REGBANK_inst|mem[21][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~128 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~129 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~129_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[6]~128_combout  & ((\REGBANK_inst|mem[29][6]~q ))) # (!\REGBANK_inst|read_data2[6]~128_combout  & (\REGBANK_inst|mem[25][6]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[6]~128_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[25][6]~q ),
	.datac(\REGBANK_inst|mem[29][6]~q ),
	.datad(\REGBANK_inst|read_data2[6]~128_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~129 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~130 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~130_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[24][6]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][6]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][6]~q ),
	.datad(\REGBANK_inst|mem[24][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~130 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~131 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~131_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[6]~130_combout  & ((\REGBANK_inst|mem[28][6]~q ))) # (!\REGBANK_inst|read_data2[6]~130_combout  & (\REGBANK_inst|mem[20][6]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[6]~130_combout ))))

	.dataa(\REGBANK_inst|mem[20][6]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[28][6]~q ),
	.datad(\REGBANK_inst|read_data2[6]~130_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~131 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~132 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~132_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[6]~129_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[6]~131_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[6]~129_combout ),
	.datad(\REGBANK_inst|read_data2[6]~131_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~132 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~135 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~135_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[6]~132_combout  & ((\REGBANK_inst|read_data2[6]~134_combout ))) # (!\REGBANK_inst|read_data2[6]~132_combout  & (\REGBANK_inst|read_data2[6]~127_combout )))) # 
// (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[6]~132_combout ))))

	.dataa(\REGBANK_inst|read_data2[6]~127_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[6]~134_combout ),
	.datad(\REGBANK_inst|read_data2[6]~132_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~135 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~136 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~136_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][6]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][6]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][6]~q ),
	.datad(\REGBANK_inst|mem[9][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~136 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~137 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~137_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[6]~136_combout  & ((\REGBANK_inst|mem[11][6]~q ))) # (!\REGBANK_inst|read_data2[6]~136_combout  & (\REGBANK_inst|mem[10][6]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[6]~136_combout ))))

	.dataa(\REGBANK_inst|mem[10][6]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[11][6]~q ),
	.datad(\REGBANK_inst|read_data2[6]~136_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~137 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~140 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~140_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][6]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][6]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][6]~q ),
	.datad(\REGBANK_inst|mem[1][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~140 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~141 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~141_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[6]~140_combout  & ((\REGBANK_inst|mem[3][6]~q ))) # (!\REGBANK_inst|read_data2[6]~140_combout  & (\REGBANK_inst|mem[2][6]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[6]~140_combout ))))

	.dataa(\REGBANK_inst|mem[2][6]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][6]~q ),
	.datad(\REGBANK_inst|read_data2[6]~140_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~141 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~138 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~138_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][6]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][6]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][6]~q ),
	.datad(\REGBANK_inst|mem[6][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~138 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~139 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~139_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[6]~138_combout  & ((\REGBANK_inst|mem[7][6]~q ))) # (!\REGBANK_inst|read_data2[6]~138_combout  & (\REGBANK_inst|mem[5][6]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[6]~138_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[5][6]~q ),
	.datac(\REGBANK_inst|mem[7][6]~q ),
	.datad(\REGBANK_inst|read_data2[6]~138_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~139 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~142 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~142_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[6]~139_combout ))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[6]~141_combout 
// ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[6]~141_combout ),
	.datad(\REGBANK_inst|read_data2[6]~139_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~142 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~143 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~143_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][6]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][6]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][6]~q ),
	.datad(\REGBANK_inst|mem[14][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~143 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~144 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~144_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[6]~143_combout  & ((\REGBANK_inst|mem[15][6]~q ))) # (!\REGBANK_inst|read_data2[6]~143_combout  & (\REGBANK_inst|mem[13][6]~q )))) # (!\idata[20]~input_o  & 
// (\REGBANK_inst|read_data2[6]~143_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[6]~143_combout ),
	.datac(\REGBANK_inst|mem[13][6]~q ),
	.datad(\REGBANK_inst|mem[15][6]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~144 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~145 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~145_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[6]~142_combout  & ((\REGBANK_inst|read_data2[6]~144_combout ))) # (!\REGBANK_inst|read_data2[6]~142_combout  & (\REGBANK_inst|read_data2[6]~137_combout )))) # 
// (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[6]~142_combout ))))

	.dataa(\REGBANK_inst|read_data2[6]~137_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[6]~142_combout ),
	.datad(\REGBANK_inst|read_data2[6]~144_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~145 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data2[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[6]~146 (
// Equation(s):
// \REGBANK_inst|read_data2[6]~146_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[6]~135_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[6]~145_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[6]~135_combout ),
	.datad(\REGBANK_inst|read_data2[6]~145_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[6]~146 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneive_lcell_comb \mux_2to1_inst1|salida[6]~47 (
// Equation(s):
// \mux_2to1_inst1|salida[6]~47_combout  = (\control_inst|WideOr1~3_combout  & (\idata[26]~input_o  & ((\Imm_Gen_inst|WideOr0~3_combout )))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[6]~146_combout ))))

	.dataa(\idata[26]~input_o ),
	.datab(\REGBANK_inst|read_data2[6]~146_combout ),
	.datac(\Imm_Gen_inst|WideOr0~3_combout ),
	.datad(\control_inst|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[6]~47 .lut_mask = 16'hA0CC;
defparam \mux_2to1_inst1|salida[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N14
cycloneive_lcell_comb \ALU_inst|Add1~14 (
// Equation(s):
// \ALU_inst|Add1~14_combout  = (\mux_2to1_inst1|salida[7]~46_combout  & ((\mux_4to1_inst1|Mux24~21_combout  & (!\ALU_inst|Add1~13 )) # (!\mux_4to1_inst1|Mux24~21_combout  & ((\ALU_inst|Add1~13 ) # (GND))))) # (!\mux_2to1_inst1|salida[7]~46_combout  & 
// ((\mux_4to1_inst1|Mux24~21_combout  & (\ALU_inst|Add1~13  & VCC)) # (!\mux_4to1_inst1|Mux24~21_combout  & (!\ALU_inst|Add1~13 ))))
// \ALU_inst|Add1~15  = CARRY((\mux_2to1_inst1|salida[7]~46_combout  & ((!\ALU_inst|Add1~13 ) # (!\mux_4to1_inst1|Mux24~21_combout ))) # (!\mux_2to1_inst1|salida[7]~46_combout  & (!\mux_4to1_inst1|Mux24~21_combout  & !\ALU_inst|Add1~13 )))

	.dataa(\mux_2to1_inst1|salida[7]~46_combout ),
	.datab(\mux_4to1_inst1|Mux24~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~13 ),
	.combout(\ALU_inst|Add1~14_combout ),
	.cout(\ALU_inst|Add1~15 ));
// synopsys translate_off
defparam \ALU_inst|Add1~14 .lut_mask = 16'h692B;
defparam \ALU_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N16
cycloneive_lcell_comb \ALU_inst|Add1~16 (
// Equation(s):
// \ALU_inst|Add1~16_combout  = ((\mux_2to1_inst1|salida[8]~45_combout  $ (\mux_4to1_inst1|Mux23~21_combout  $ (\ALU_inst|Add1~15 )))) # (GND)
// \ALU_inst|Add1~17  = CARRY((\mux_2to1_inst1|salida[8]~45_combout  & (\mux_4to1_inst1|Mux23~21_combout  & !\ALU_inst|Add1~15 )) # (!\mux_2to1_inst1|salida[8]~45_combout  & ((\mux_4to1_inst1|Mux23~21_combout ) # (!\ALU_inst|Add1~15 ))))

	.dataa(\mux_2to1_inst1|salida[8]~45_combout ),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~15 ),
	.combout(\ALU_inst|Add1~16_combout ),
	.cout(\ALU_inst|Add1~17 ));
// synopsys translate_off
defparam \ALU_inst|Add1~16 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N18
cycloneive_lcell_comb \ALU_inst|Add1~18 (
// Equation(s):
// \ALU_inst|Add1~18_combout  = (\mux_4to1_inst1|Mux22~21_combout  & ((\mux_2to1_inst1|salida[9]~44_combout  & (!\ALU_inst|Add1~17 )) # (!\mux_2to1_inst1|salida[9]~44_combout  & (\ALU_inst|Add1~17  & VCC)))) # (!\mux_4to1_inst1|Mux22~21_combout  & 
// ((\mux_2to1_inst1|salida[9]~44_combout  & ((\ALU_inst|Add1~17 ) # (GND))) # (!\mux_2to1_inst1|salida[9]~44_combout  & (!\ALU_inst|Add1~17 ))))
// \ALU_inst|Add1~19  = CARRY((\mux_4to1_inst1|Mux22~21_combout  & (\mux_2to1_inst1|salida[9]~44_combout  & !\ALU_inst|Add1~17 )) # (!\mux_4to1_inst1|Mux22~21_combout  & ((\mux_2to1_inst1|salida[9]~44_combout ) # (!\ALU_inst|Add1~17 ))))

	.dataa(\mux_4to1_inst1|Mux22~21_combout ),
	.datab(\mux_2to1_inst1|salida[9]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~17 ),
	.combout(\ALU_inst|Add1~18_combout ),
	.cout(\ALU_inst|Add1~19 ));
// synopsys translate_off
defparam \ALU_inst|Add1~18 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight1~6 (
// Equation(s):
// \ALU_inst|ShiftRight1~6_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\ALU_inst|ShiftRight1~5_combout )))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[31]~24_combout ),
	.datad(\ALU_inst|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~6 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight1~8 (
// Equation(s):
// \ALU_inst|ShiftRight1~8_combout  = (\ALU_inst|ShiftRight1~6_combout ) # ((!\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftRight0~33_combout ))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~6_combout ),
	.datad(\ALU_inst|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~8 .lut_mask = 16'hF5F0;
defparam \ALU_inst|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight1~55 (
// Equation(s):
// \ALU_inst|ShiftRight1~55_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight1~8_combout )))))

	.dataa(\REGBANK_inst|read_data1[31]~24_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight1~8_combout ),
	.datad(\ALU_inst|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~55 .lut_mask = 16'hB800;
defparam \ALU_inst|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N26
cycloneive_lcell_comb \ALU_inst|Mux22~4 (
// Equation(s):
// \ALU_inst|Mux22~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[9]~44_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux29~9_combout  & \ALU_inst|ShiftRight1~55_combout ))))

	.dataa(\mux_2to1_inst1|salida[9]~44_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|ShiftRight1~55_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~4 .lut_mask = 16'hCBC8;
defparam \ALU_inst|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N8
cycloneive_lcell_comb \ALU_inst|Mux22~5 (
// Equation(s):
// \ALU_inst|Mux22~5_combout  = (\ALU_inst|Mux22~4_combout  & (((\ALU_inst|Add1~18_combout ) # (!\ALU_inst|Mux29~9_combout )))) # (!\ALU_inst|Mux22~4_combout  & (\mux_4to1_inst1|Mux0~2_combout  & ((\ALU_inst|Mux29~9_combout ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Add1~18_combout ),
	.datac(\ALU_inst|Mux22~4_combout ),
	.datad(\ALU_inst|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~5 .lut_mask = 16'hCAF0;
defparam \ALU_inst|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N2
cycloneive_lcell_comb \ALU_inst|Equal0~13 (
// Equation(s):
// \ALU_inst|Equal0~13_combout  = \mux_4to1_inst1|Mux22~21_combout  $ (\mux_2to1_inst1|salida[9]~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux22~21_combout ),
	.datad(\mux_2to1_inst1|salida[9]~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~13 .lut_mask = 16'h0FF0;
defparam \ALU_inst|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N16
cycloneive_lcell_comb \ALU_inst|RESULTADO~26 (
// Equation(s):
// \ALU_inst|RESULTADO~26_combout  = (\mux_2to1_inst1|salida[9]~44_combout ) # (\mux_4to1_inst1|Mux22~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[9]~44_combout ),
	.datad(\mux_4to1_inst1|Mux22~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~26 .lut_mask = 16'hFFF0;
defparam \ALU_inst|RESULTADO~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N14
cycloneive_lcell_comb \ALU_inst|Add0~14 (
// Equation(s):
// \ALU_inst|Add0~14_combout  = (\mux_4to1_inst1|Mux24~21_combout  & ((\mux_2to1_inst1|salida[7]~46_combout  & (\ALU_inst|Add0~13  & VCC)) # (!\mux_2to1_inst1|salida[7]~46_combout  & (!\ALU_inst|Add0~13 )))) # (!\mux_4to1_inst1|Mux24~21_combout  & 
// ((\mux_2to1_inst1|salida[7]~46_combout  & (!\ALU_inst|Add0~13 )) # (!\mux_2to1_inst1|salida[7]~46_combout  & ((\ALU_inst|Add0~13 ) # (GND)))))
// \ALU_inst|Add0~15  = CARRY((\mux_4to1_inst1|Mux24~21_combout  & (!\mux_2to1_inst1|salida[7]~46_combout  & !\ALU_inst|Add0~13 )) # (!\mux_4to1_inst1|Mux24~21_combout  & ((!\ALU_inst|Add0~13 ) # (!\mux_2to1_inst1|salida[7]~46_combout ))))

	.dataa(\mux_4to1_inst1|Mux24~21_combout ),
	.datab(\mux_2to1_inst1|salida[7]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~13 ),
	.combout(\ALU_inst|Add0~14_combout ),
	.cout(\ALU_inst|Add0~15 ));
// synopsys translate_off
defparam \ALU_inst|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N16
cycloneive_lcell_comb \ALU_inst|Add0~16 (
// Equation(s):
// \ALU_inst|Add0~16_combout  = ((\mux_2to1_inst1|salida[8]~45_combout  $ (\mux_4to1_inst1|Mux23~21_combout  $ (!\ALU_inst|Add0~15 )))) # (GND)
// \ALU_inst|Add0~17  = CARRY((\mux_2to1_inst1|salida[8]~45_combout  & ((\mux_4to1_inst1|Mux23~21_combout ) # (!\ALU_inst|Add0~15 ))) # (!\mux_2to1_inst1|salida[8]~45_combout  & (\mux_4to1_inst1|Mux23~21_combout  & !\ALU_inst|Add0~15 )))

	.dataa(\mux_2to1_inst1|salida[8]~45_combout ),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~15 ),
	.combout(\ALU_inst|Add0~16_combout ),
	.cout(\ALU_inst|Add0~17 ));
// synopsys translate_off
defparam \ALU_inst|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N18
cycloneive_lcell_comb \ALU_inst|Add0~18 (
// Equation(s):
// \ALU_inst|Add0~18_combout  = (\mux_2to1_inst1|salida[9]~44_combout  & ((\mux_4to1_inst1|Mux22~21_combout  & (\ALU_inst|Add0~17  & VCC)) # (!\mux_4to1_inst1|Mux22~21_combout  & (!\ALU_inst|Add0~17 )))) # (!\mux_2to1_inst1|salida[9]~44_combout  & 
// ((\mux_4to1_inst1|Mux22~21_combout  & (!\ALU_inst|Add0~17 )) # (!\mux_4to1_inst1|Mux22~21_combout  & ((\ALU_inst|Add0~17 ) # (GND)))))
// \ALU_inst|Add0~19  = CARRY((\mux_2to1_inst1|salida[9]~44_combout  & (!\mux_4to1_inst1|Mux22~21_combout  & !\ALU_inst|Add0~17 )) # (!\mux_2to1_inst1|salida[9]~44_combout  & ((!\ALU_inst|Add0~17 ) # (!\mux_4to1_inst1|Mux22~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[9]~44_combout ),
	.datab(\mux_4to1_inst1|Mux22~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~17 ),
	.combout(\ALU_inst|Add0~18_combout ),
	.cout(\ALU_inst|Add0~19 ));
// synopsys translate_off
defparam \ALU_inst|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N22
cycloneive_lcell_comb \ALU_inst|Mux22~6 (
// Equation(s):
// \ALU_inst|Mux22~6_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|RESULTADO~26_combout )) # (!\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|Add0~18_combout ))))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (((\ALUcontrol_inst|Mux3~2_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALU_inst|RESULTADO~26_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~6 .lut_mask = 16'hDAD0;
defparam \ALU_inst|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~22 (
// Equation(s):
// \ALU_inst|ShiftLeft0~22_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux31~21_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux30~21_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\mux_4to1_inst1|Mux31~21_combout ),
	.datad(\mux_4to1_inst1|Mux30~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~22 .lut_mask = 16'hF3C0;
defparam \ALU_inst|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~31 (
// Equation(s):
// \ALU_inst|ShiftLeft0~31_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux29~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux27~21_combout )))

	.dataa(\mux_4to1_inst1|Mux29~21_combout ),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux27~21_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~31 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~36 (
// Equation(s):
// \ALU_inst|ShiftLeft0~36_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~31_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~35_combout )))

	.dataa(\ALU_inst|ShiftLeft0~31_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~36 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~51 (
// Equation(s):
// \ALU_inst|ShiftLeft0~51_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux24~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux22~21_combout )))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux24~21_combout ),
	.datad(\mux_4to1_inst1|Mux22~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~51 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~47 (
// Equation(s):
// \ALU_inst|ShiftLeft0~47_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux25~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux23~21_combout )))

	.dataa(\mux_4to1_inst1|Mux25~21_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_4to1_inst1|Mux23~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~47 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~52 (
// Equation(s):
// \ALU_inst|ShiftLeft0~52_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~47_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~51_combout ))

	.dataa(\ALU_inst|ShiftLeft0~51_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~52 .lut_mask = 16'hFA0A;
defparam \ALU_inst|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~53 (
// Equation(s):
// \ALU_inst|ShiftLeft0~53_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~36_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~52_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~36_combout ),
	.datad(\ALU_inst|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~53 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~54 (
// Equation(s):
// \ALU_inst|ShiftLeft0~54_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~22_combout  & (!\ALU_inst|ShiftLeft0~146_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (((\ALU_inst|ShiftLeft0~53_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~22_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~146_combout ),
	.datad(\ALU_inst|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~54 .lut_mask = 16'h3B08;
defparam \ALU_inst|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N24
cycloneive_lcell_comb \ALU_inst|Mux22~7 (
// Equation(s):
// \ALU_inst|Mux22~7_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux22~6_combout  & (\ALU_inst|Equal0~13_combout )) # (!\ALU_inst|Mux22~6_combout  & ((\ALU_inst|ShiftLeft0~54_combout ))))) # (!\ALU_inst|Mux29~14_combout  & 
// (((\ALU_inst|Mux22~6_combout ))))

	.dataa(\ALU_inst|Equal0~13_combout ),
	.datab(\ALU_inst|Mux29~14_combout ),
	.datac(\ALU_inst|Mux22~6_combout ),
	.datad(\ALU_inst|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~7 .lut_mask = 16'hBCB0;
defparam \ALU_inst|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N10
cycloneive_lcell_comb \ALU_inst|Mux22~8 (
// Equation(s):
// \ALU_inst|Mux22~8_combout  = (\ALU_inst|Mux29~8_combout  & (\ALU_inst|Mux22~13_combout  & (\ALU_inst|Mux22~5_combout ))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux22~13_combout ) # ((\ALU_inst|Mux22~7_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux22~13_combout ),
	.datac(\ALU_inst|Mux22~5_combout ),
	.datad(\ALU_inst|Mux22~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~8 .lut_mask = 16'hD5C4;
defparam \ALU_inst|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N20
cycloneive_lcell_comb \ALU_inst|Mux22~9 (
// Equation(s):
// \ALU_inst|Mux22~9_combout  = (\ALU_inst|Mux22~8_combout  & (\mux_4to1_inst1|Mux22~21_combout  & ((\mux_2to1_inst1|salida[9]~44_combout )))) # (!\ALU_inst|Mux22~8_combout  & (((\mux_2to1_inst1|salida[3]~50_combout ))))

	.dataa(\mux_4to1_inst1|Mux22~21_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\mux_2to1_inst1|salida[9]~44_combout ),
	.datad(\ALU_inst|Mux22~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~9 .lut_mask = 16'hA0CC;
defparam \ALU_inst|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
cycloneive_lcell_comb \ALU_inst|Mux22~10 (
// Equation(s):
// \ALU_inst|Mux22~10_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux22~8_combout  & ((\ALU_inst|Mux22~9_combout ))) # (!\ALU_inst|Mux22~8_combout  & (\ALU_inst|ShiftRight0~43_combout  & !\ALU_inst|Mux22~9_combout )))) # 
// (!\ALU_inst|Mux29~22_combout  & (((\ALU_inst|Mux22~8_combout ))))

	.dataa(\ALU_inst|Mux29~22_combout ),
	.datab(\ALU_inst|ShiftRight0~43_combout ),
	.datac(\ALU_inst|Mux22~8_combout ),
	.datad(\ALU_inst|Mux22~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~10 .lut_mask = 16'hF058;
defparam \ALU_inst|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N12
cycloneive_lcell_comb \ALU_inst|Mux22~12 (
// Equation(s):
// \ALU_inst|Mux22~12_combout  = (\ALU_inst|Mux17~12_combout  & ((\ALU_inst|Mux22~10_combout ) # ((\ALU_inst|Mux29~20_combout  & \ALU_inst|Mux22~11_combout )))) # (!\ALU_inst|Mux17~12_combout  & (\ALU_inst|Mux29~20_combout  & (\ALU_inst|Mux22~11_combout )))

	.dataa(\ALU_inst|Mux17~12_combout ),
	.datab(\ALU_inst|Mux29~20_combout ),
	.datac(\ALU_inst|Mux22~11_combout ),
	.datad(\ALU_inst|Mux22~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux22~12 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N6
cycloneive_lcell_comb \mux_2to1_inst2|salida[9]~9 (
// Equation(s):
// \mux_2to1_inst2|salida[9]~9_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux22~12_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[9]~input_o ))

	.dataa(gnd),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ddata_r[9]~input_o ),
	.datad(\ALU_inst|Mux22~12_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[9]~9 .lut_mask = 16'hFC30;
defparam \mux_2to1_inst2|salida[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N19
dffeas \REGBANK_inst|mem[11][9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[9]~9_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][9] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~13 (
// Equation(s):
// \mux_4to1_inst1|Mux22~13_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|mem[10][9]~q ) # ((\idata[15]~input_o )))) # (!\idata[16]~input_o  & (((!\idata[15]~input_o  & \REGBANK_inst|mem[8][9]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[10][9]~q ),
	.datac(\idata[15]~input_o ),
	.datad(\REGBANK_inst|mem[8][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~13 .lut_mask = 16'hADA8;
defparam \mux_4to1_inst1|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~14 (
// Equation(s):
// \mux_4to1_inst1|Mux22~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux22~13_combout  & (\REGBANK_inst|mem[11][9]~q )) # (!\mux_4to1_inst1|Mux22~13_combout  & ((\REGBANK_inst|mem[9][9]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux22~13_combout ))))

	.dataa(\REGBANK_inst|mem[11][9]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][9]~q ),
	.datad(\mux_4to1_inst1|Mux22~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~14 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~15 (
// Equation(s):
// \mux_4to1_inst1|Mux22~15_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[2][9]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[0][9]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[0][9]~q ),
	.datad(\REGBANK_inst|mem[2][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~15 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~16 (
// Equation(s):
// \mux_4to1_inst1|Mux22~16_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux22~15_combout  & (\REGBANK_inst|mem[3][9]~q )) # (!\mux_4to1_inst1|Mux22~15_combout  & ((\REGBANK_inst|mem[1][9]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux22~15_combout ))))

	.dataa(\REGBANK_inst|mem[3][9]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][9]~q ),
	.datad(\mux_4to1_inst1|Mux22~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~16 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~17 (
// Equation(s):
// \mux_4to1_inst1|Mux22~17_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux22~14_combout ) # ((\idata[17]~input_o )))) # (!\idata[18]~input_o  & (((\mux_4to1_inst1|Mux22~16_combout  & !\idata[17]~input_o ))))

	.dataa(\mux_4to1_inst1|Mux22~14_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux22~16_combout ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~17 .lut_mask = 16'hCCB8;
defparam \mux_4to1_inst1|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~18 (
// Equation(s):
// \mux_4to1_inst1|Mux22~18_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[13][9]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][9]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][9]~q ),
	.datad(\REGBANK_inst|mem[13][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~18 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~19 (
// Equation(s):
// \mux_4to1_inst1|Mux22~19_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux22~18_combout  & (\REGBANK_inst|mem[15][9]~q )) # (!\mux_4to1_inst1|Mux22~18_combout  & ((\REGBANK_inst|mem[14][9]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux22~18_combout ))))

	.dataa(\REGBANK_inst|mem[15][9]~q ),
	.datab(\REGBANK_inst|mem[14][9]~q ),
	.datac(\idata[16]~input_o ),
	.datad(\mux_4to1_inst1|Mux22~18_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~19 .lut_mask = 16'hAFC0;
defparam \mux_4to1_inst1|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~11 (
// Equation(s):
// \mux_4to1_inst1|Mux22~11_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][9]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][9]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][9]~q ),
	.datad(\REGBANK_inst|mem[4][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~11 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~12 (
// Equation(s):
// \mux_4to1_inst1|Mux22~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux22~11_combout  & (\REGBANK_inst|mem[7][9]~q )) # (!\mux_4to1_inst1|Mux22~11_combout  & ((\REGBANK_inst|mem[6][9]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux22~11_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[7][9]~q ),
	.datac(\REGBANK_inst|mem[6][9]~q ),
	.datad(\mux_4to1_inst1|Mux22~11_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~12 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~20 (
// Equation(s):
// \mux_4to1_inst1|Mux22~20_combout  = (\mux_4to1_inst1|Mux22~17_combout  & (((\mux_4to1_inst1|Mux22~19_combout )) # (!\idata[17]~input_o ))) # (!\mux_4to1_inst1|Mux22~17_combout  & (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux22~12_combout ))))

	.dataa(\mux_4to1_inst1|Mux22~17_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux22~19_combout ),
	.datad(\mux_4to1_inst1|Mux22~12_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~20 .lut_mask = 16'hE6A2;
defparam \mux_4to1_inst1|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N26
cycloneive_lcell_comb \PC_inst|PC_reg[9]~22 (
// Equation(s):
// \PC_inst|PC_reg[9]~22_combout  = \PC_inst|PC_reg [9] $ (\PC_inst|PC_reg[8]~21 )

	.dataa(\PC_inst|PC_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC_inst|PC_reg[8]~21 ),
	.combout(\PC_inst|PC_reg[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC_inst|PC_reg[9]~22 .lut_mask = 16'h5A5A;
defparam \PC_inst|PC_reg[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N2
cycloneive_lcell_comb \Imm_Gen_inst|imm[9]~4 (
// Equation(s):
// \Imm_Gen_inst|imm[9]~4_combout  = (\idata[1]~input_o  & (\Imm_Gen_inst|WideOr0~2_combout  & (\idata[29]~input_o  & \control_inst|WideOr3~2_combout )))

	.dataa(\idata[1]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~2_combout ),
	.datac(\idata[29]~input_o ),
	.datad(\control_inst|WideOr3~2_combout ),
	.cin(gnd),
	.combout(\Imm_Gen_inst|imm[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Imm_Gen_inst|imm[9]~4 .lut_mask = 16'h8000;
defparam \Imm_Gen_inst|imm[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N28
cycloneive_lcell_comb \sumador_inst2|Add0~18 (
// Equation(s):
// \sumador_inst2|Add0~18_combout  = \PC_inst|PC_reg [9] $ (\sumador_inst2|Add0~17  $ (\Imm_Gen_inst|imm[9]~4_combout ))

	.dataa(\PC_inst|PC_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Imm_Gen_inst|imm[9]~4_combout ),
	.cin(\sumador_inst2|Add0~17 ),
	.combout(\sumador_inst2|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \sumador_inst2|Add0~18 .lut_mask = 16'hA55A;
defparam \sumador_inst2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y54_N27
dffeas \PC_inst|PC_reg[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_inst|PC_reg[9]~22_combout ),
	.asdata(\sumador_inst2|Add0~18_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sel_mux~12_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[9] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~0 (
// Equation(s):
// \mux_4to1_inst1|Mux22~0_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[25][9]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][9]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][9]~q ),
	.datad(\REGBANK_inst|mem[17][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~0 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~1 (
// Equation(s):
// \mux_4to1_inst1|Mux22~1_combout  = (\mux_4to1_inst1|Mux22~0_combout  & (((\REGBANK_inst|mem[29][9]~q ) # (!\idata[17]~input_o )))) # (!\mux_4to1_inst1|Mux22~0_combout  & (\REGBANK_inst|mem[21][9]~q  & ((\idata[17]~input_o ))))

	.dataa(\REGBANK_inst|mem[21][9]~q ),
	.datab(\REGBANK_inst|mem[29][9]~q ),
	.datac(\mux_4to1_inst1|Mux22~0_combout ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~1 .lut_mask = 16'hCAF0;
defparam \mux_4to1_inst1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~7 (
// Equation(s):
// \mux_4to1_inst1|Mux22~7_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][9]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][9]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][9]~q ),
	.datad(\REGBANK_inst|mem[19][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~7 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~8 (
// Equation(s):
// \mux_4to1_inst1|Mux22~8_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux22~7_combout  & (\REGBANK_inst|mem[31][9]~q )) # (!\mux_4to1_inst1|Mux22~7_combout  & ((\REGBANK_inst|mem[23][9]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux22~7_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[31][9]~q ),
	.datac(\REGBANK_inst|mem[23][9]~q ),
	.datad(\mux_4to1_inst1|Mux22~7_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~8 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~2 (
// Equation(s):
// \mux_4to1_inst1|Mux22~2_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][9]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][9]~q )))))

	.dataa(\REGBANK_inst|mem[22][9]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\idata[17]~input_o ),
	.datad(\REGBANK_inst|mem[18][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~2 .lut_mask = 16'hE3E0;
defparam \mux_4to1_inst1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~3 (
// Equation(s):
// \mux_4to1_inst1|Mux22~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux22~2_combout  & (\REGBANK_inst|mem[30][9]~q )) # (!\mux_4to1_inst1|Mux22~2_combout  & ((\REGBANK_inst|mem[26][9]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux22~2_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[30][9]~q ),
	.datac(\mux_4to1_inst1|Mux22~2_combout ),
	.datad(\REGBANK_inst|mem[26][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~3 .lut_mask = 16'hDAD0;
defparam \mux_4to1_inst1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~4 (
// Equation(s):
// \mux_4to1_inst1|Mux22~4_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][9]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][9]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][9]~q ),
	.datad(\REGBANK_inst|mem[16][9]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~4 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~5 (
// Equation(s):
// \mux_4to1_inst1|Mux22~5_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux22~4_combout  & (\REGBANK_inst|mem[28][9]~q )) # (!\mux_4to1_inst1|Mux22~4_combout  & ((\REGBANK_inst|mem[24][9]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux22~4_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[28][9]~q ),
	.datac(\REGBANK_inst|mem[24][9]~q ),
	.datad(\mux_4to1_inst1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~5 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~6 (
// Equation(s):
// \mux_4to1_inst1|Mux22~6_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\mux_4to1_inst1|Mux22~3_combout )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\mux_4to1_inst1|Mux22~5_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux22~3_combout ),
	.datad(\mux_4to1_inst1|Mux22~5_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~6 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~9 (
// Equation(s):
// \mux_4to1_inst1|Mux22~9_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux22~6_combout  & ((\mux_4to1_inst1|Mux22~8_combout ))) # (!\mux_4to1_inst1|Mux22~6_combout  & (\mux_4to1_inst1|Mux22~1_combout )))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux22~6_combout ))))

	.dataa(\mux_4to1_inst1|Mux22~1_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux22~8_combout ),
	.datad(\mux_4to1_inst1|Mux22~6_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~9 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~10 (
// Equation(s):
// \mux_4to1_inst1|Mux22~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux22~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [9]))))

	.dataa(\idata[19]~input_o ),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\PC_inst|PC_reg [9]),
	.datad(\mux_4to1_inst1|Mux22~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~10 .lut_mask = 16'hB830;
defparam \mux_4to1_inst1|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux22~21 (
// Equation(s):
// \mux_4to1_inst1|Mux22~21_combout  = (\mux_4to1_inst1|Mux22~10_combout ) # ((!\idata[19]~input_o  & (\ALU_inst|ShiftLeft0~12_combout  & \mux_4to1_inst1|Mux22~20_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_4to1_inst1|Mux22~20_combout ),
	.datad(\mux_4to1_inst1|Mux22~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux22~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux22~21 .lut_mask = 16'hFF40;
defparam \mux_4to1_inst1|Mux22~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N20
cycloneive_lcell_comb \ALU_inst|Add1~20 (
// Equation(s):
// \ALU_inst|Add1~20_combout  = ((\mux_4to1_inst1|Mux21~0_combout  $ (\mux_2to1_inst1|salida[10]~43_combout  $ (\ALU_inst|Add1~19 )))) # (GND)
// \ALU_inst|Add1~21  = CARRY((\mux_4to1_inst1|Mux21~0_combout  & ((!\ALU_inst|Add1~19 ) # (!\mux_2to1_inst1|salida[10]~43_combout ))) # (!\mux_4to1_inst1|Mux21~0_combout  & (!\mux_2to1_inst1|salida[10]~43_combout  & !\ALU_inst|Add1~19 )))

	.dataa(\mux_4to1_inst1|Mux21~0_combout ),
	.datab(\mux_2to1_inst1|salida[10]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~19 ),
	.combout(\ALU_inst|Add1~20_combout ),
	.cout(\ALU_inst|Add1~21 ));
// synopsys translate_off
defparam \ALU_inst|Add1~20 .lut_mask = 16'h962B;
defparam \ALU_inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N10
cycloneive_lcell_comb \ALU_inst|Mux21~10 (
// Equation(s):
// \ALU_inst|Mux21~10_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[10]~43_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux29~9_combout  & \ALU_inst|ShiftRight1~56_combout ))))

	.dataa(\mux_2to1_inst1|salida[10]~43_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~10 .lut_mask = 16'hCBC8;
defparam \ALU_inst|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N8
cycloneive_lcell_comb \ALU_inst|Mux21~11 (
// Equation(s):
// \ALU_inst|Mux21~11_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux21~10_combout  & (\ALU_inst|Add1~20_combout )) # (!\ALU_inst|Mux21~10_combout  & ((\mux_4to1_inst1|Mux0~2_combout ))))) # (!\ALU_inst|Mux29~9_combout  & 
// (((\ALU_inst|Mux21~10_combout ))))

	.dataa(\ALU_inst|Add1~20_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|Mux21~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~11 .lut_mask = 16'hAFC0;
defparam \ALU_inst|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N0
cycloneive_lcell_comb \ALU_inst|Equal0~14 (
// Equation(s):
// \ALU_inst|Equal0~14_combout  = \mux_4to1_inst1|Mux21~0_combout  $ (\mux_2to1_inst1|salida[10]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux21~0_combout ),
	.datad(\mux_2to1_inst1|salida[10]~43_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~14 .lut_mask = 16'h0FF0;
defparam \ALU_inst|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~55 (
// Equation(s):
// \ALU_inst|ShiftLeft0~55_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux23~21_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux21~0_combout ))))

	.dataa(\mux_4to1_inst1|Mux21~0_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux23~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~55 .lut_mask = 16'h0E02;
defparam \ALU_inst|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~56 (
// Equation(s):
// \ALU_inst|ShiftLeft0~56_combout  = (\ALU_inst|ShiftLeft0~55_combout ) # ((\ALU_inst|ShiftLeft0~51_combout  & \mux_2to1_inst1|salida[0]~54_combout ))

	.dataa(\ALU_inst|ShiftLeft0~51_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~56 .lut_mask = 16'hFFA0;
defparam \ALU_inst|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~57 (
// Equation(s):
// \ALU_inst|ShiftLeft0~57_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~40_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~56_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~40_combout ),
	.datad(\ALU_inst|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~57 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~58 (
// Equation(s):
// \ALU_inst|ShiftLeft0~58_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~25_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (((\ALU_inst|ShiftLeft0~57_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~25_combout ),
	.datad(\ALU_inst|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~58 .lut_mask = 16'h7340;
defparam \ALU_inst|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N22
cycloneive_lcell_comb \ALU_inst|RESULTADO~27 (
// Equation(s):
// \ALU_inst|RESULTADO~27_combout  = (\mux_4to1_inst1|Mux21~0_combout ) # (\mux_2to1_inst1|salida[10]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux21~0_combout ),
	.datad(\mux_2to1_inst1|salida[10]~43_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~27 .lut_mask = 16'hFFF0;
defparam \ALU_inst|RESULTADO~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N20
cycloneive_lcell_comb \ALU_inst|Add0~20 (
// Equation(s):
// \ALU_inst|Add0~20_combout  = ((\mux_2to1_inst1|salida[10]~43_combout  $ (\mux_4to1_inst1|Mux21~0_combout  $ (!\ALU_inst|Add0~19 )))) # (GND)
// \ALU_inst|Add0~21  = CARRY((\mux_2to1_inst1|salida[10]~43_combout  & ((\mux_4to1_inst1|Mux21~0_combout ) # (!\ALU_inst|Add0~19 ))) # (!\mux_2to1_inst1|salida[10]~43_combout  & (\mux_4to1_inst1|Mux21~0_combout  & !\ALU_inst|Add0~19 )))

	.dataa(\mux_2to1_inst1|salida[10]~43_combout ),
	.datab(\mux_4to1_inst1|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~19 ),
	.combout(\ALU_inst|Add0~20_combout ),
	.cout(\ALU_inst|Add0~21 ));
// synopsys translate_off
defparam \ALU_inst|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N8
cycloneive_lcell_comb \ALU_inst|Mux21~12 (
// Equation(s):
// \ALU_inst|Mux21~12_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|RESULTADO~27_combout )) # (!\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|Add0~20_combout ))))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALUcontrol_inst|Mux3~2_combout ))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\ALU_inst|RESULTADO~27_combout ),
	.datad(\ALU_inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~12 .lut_mask = 16'hE6C4;
defparam \ALU_inst|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N26
cycloneive_lcell_comb \ALU_inst|Mux21~13 (
// Equation(s):
// \ALU_inst|Mux21~13_combout  = (\ALU_inst|Mux21~12_combout  & ((\ALU_inst|Equal0~14_combout ) # ((!\ALU_inst|Mux29~14_combout )))) # (!\ALU_inst|Mux21~12_combout  & (((\ALU_inst|ShiftLeft0~58_combout  & \ALU_inst|Mux29~14_combout ))))

	.dataa(\ALU_inst|Equal0~14_combout ),
	.datab(\ALU_inst|ShiftLeft0~58_combout ),
	.datac(\ALU_inst|Mux21~12_combout ),
	.datad(\ALU_inst|Mux29~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~13 .lut_mask = 16'hACF0;
defparam \ALU_inst|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N30
cycloneive_lcell_comb \ALU_inst|Mux21~14 (
// Equation(s):
// \ALU_inst|Mux21~14_combout  = (\ALU_inst|Mux29~8_combout  & (\ALU_inst|Mux22~13_combout  & (\ALU_inst|Mux21~11_combout ))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux22~13_combout ) # ((\ALU_inst|Mux21~13_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux22~13_combout ),
	.datac(\ALU_inst|Mux21~11_combout ),
	.datad(\ALU_inst|Mux21~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~14 .lut_mask = 16'hD5C4;
defparam \ALU_inst|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N0
cycloneive_lcell_comb \ALU_inst|Mux21~15 (
// Equation(s):
// \ALU_inst|Mux21~15_combout  = (\ALU_inst|Mux21~14_combout  & (\mux_2to1_inst1|salida[10]~43_combout  & ((\mux_4to1_inst1|Mux21~0_combout )))) # (!\ALU_inst|Mux21~14_combout  & (((\mux_2to1_inst1|salida[3]~50_combout ))))

	.dataa(\mux_2to1_inst1|salida[10]~43_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|Mux21~14_combout ),
	.datad(\mux_4to1_inst1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~15 .lut_mask = 16'hAC0C;
defparam \ALU_inst|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N18
cycloneive_lcell_comb \ALU_inst|Mux21~16 (
// Equation(s):
// \ALU_inst|Mux21~16_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux21~14_combout  & ((\ALU_inst|Mux21~15_combout ))) # (!\ALU_inst|Mux21~14_combout  & (\ALU_inst|ShiftRight0~52_combout  & !\ALU_inst|Mux21~15_combout )))) # 
// (!\ALU_inst|Mux29~22_combout  & (((\ALU_inst|Mux21~14_combout ))))

	.dataa(\ALU_inst|Mux29~22_combout ),
	.datab(\ALU_inst|ShiftRight0~52_combout ),
	.datac(\ALU_inst|Mux21~14_combout ),
	.datad(\ALU_inst|Mux21~15_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~16 .lut_mask = 16'hF058;
defparam \ALU_inst|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N16
cycloneive_lcell_comb \ALU_inst|Mux21~17 (
// Equation(s):
// \ALU_inst|Mux21~17_combout  = (\ALU_inst|Mux17~12_combout  & ((\ALU_inst|Mux21~16_combout ) # ((\ALU_inst|Mux21~18_combout  & \ALU_inst|Mux21~9_combout )))) # (!\ALU_inst|Mux17~12_combout  & (\ALU_inst|Mux21~18_combout  & (\ALU_inst|Mux21~9_combout )))

	.dataa(\ALU_inst|Mux17~12_combout ),
	.datab(\ALU_inst|Mux21~18_combout ),
	.datac(\ALU_inst|Mux21~9_combout ),
	.datad(\ALU_inst|Mux21~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux21~17 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N28
cycloneive_lcell_comb \mux_2to1_inst2|salida[10]~10 (
// Equation(s):
// \mux_2to1_inst2|salida[10]~10_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux21~17_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[10]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\ddata_r[10]~input_o ),
	.datad(\ALU_inst|Mux21~17_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[10]~10 .lut_mask = 16'hFA50;
defparam \mux_2to1_inst2|salida[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N15
dffeas \REGBANK_inst|mem[18][10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[10]~10_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][10] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~210 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~210_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][10]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][10]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][10]~q ),
	.datad(\REGBANK_inst|mem[26][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~210_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~210 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[10]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~211 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~211_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[10]~210_combout  & (\REGBANK_inst|mem[30][10]~q )) # (!\REGBANK_inst|read_data2[10]~210_combout  & ((\REGBANK_inst|mem[22][10]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[10]~210_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[10]~210_combout ),
	.datac(\REGBANK_inst|mem[30][10]~q ),
	.datad(\REGBANK_inst|mem[22][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~211_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~211 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[10]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~217 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~217_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][10]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][10]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][10]~q ),
	.datad(\REGBANK_inst|mem[23][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~217_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~217 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[10]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~218 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~218_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[10]~217_combout  & ((\REGBANK_inst|mem[31][10]~q ))) # (!\REGBANK_inst|read_data2[10]~217_combout  & (\REGBANK_inst|mem[27][10]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[10]~217_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[27][10]~q ),
	.datac(\REGBANK_inst|mem[31][10]~q ),
	.datad(\REGBANK_inst|read_data2[10]~217_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~218_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~218 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[10]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~214 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~214_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[24][10]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[16][10]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[16][10]~q ),
	.datad(\REGBANK_inst|mem[24][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~214_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~214 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[10]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~215 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~215_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[10]~214_combout  & (\REGBANK_inst|mem[28][10]~q )) # (!\REGBANK_inst|read_data2[10]~214_combout  & ((\REGBANK_inst|mem[20][10]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[10]~214_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][10]~q ),
	.datac(\REGBANK_inst|mem[20][10]~q ),
	.datad(\REGBANK_inst|read_data2[10]~214_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~215_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~215 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[10]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~212 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~212_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|mem[21][10]~q ) # ((\idata[23]~input_o )))) # (!\idata[22]~input_o  & (((\REGBANK_inst|mem[17][10]~q  & !\idata[23]~input_o ))))

	.dataa(\REGBANK_inst|mem[21][10]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][10]~q ),
	.datad(\idata[23]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~212_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~212 .lut_mask = 16'hCCB8;
defparam \REGBANK_inst|read_data2[10]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~213 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~213_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[10]~212_combout  & ((\REGBANK_inst|mem[29][10]~q ))) # (!\REGBANK_inst|read_data2[10]~212_combout  & (\REGBANK_inst|mem[25][10]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[10]~212_combout ))))

	.dataa(\REGBANK_inst|mem[25][10]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][10]~q ),
	.datad(\REGBANK_inst|read_data2[10]~212_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~213_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~213 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[10]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~216 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~216_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|read_data2[10]~213_combout ))) # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[10]~215_combout 
// ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[10]~215_combout ),
	.datad(\REGBANK_inst|read_data2[10]~213_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~216_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~216 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[10]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~219 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~219_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[10]~216_combout  & ((\REGBANK_inst|read_data2[10]~218_combout ))) # (!\REGBANK_inst|read_data2[10]~216_combout  & (\REGBANK_inst|read_data2[10]~211_combout )))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[10]~216_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[10]~211_combout ),
	.datac(\REGBANK_inst|read_data2[10]~218_combout ),
	.datad(\REGBANK_inst|read_data2[10]~216_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~219_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~219 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[10]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~227 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~227_combout  = (\idata[20]~input_o  & (((\idata[21]~input_o )))) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[14][10]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[12][10]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[14][10]~q ),
	.datac(\idata[21]~input_o ),
	.datad(\REGBANK_inst|mem[12][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~227_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~227 .lut_mask = 16'hE5E0;
defparam \REGBANK_inst|read_data2[10]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~228 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~228_combout  = (\REGBANK_inst|read_data2[10]~227_combout  & (((\REGBANK_inst|mem[15][10]~q ) # (!\idata[20]~input_o )))) # (!\REGBANK_inst|read_data2[10]~227_combout  & (\REGBANK_inst|mem[13][10]~q  & (\idata[20]~input_o )))

	.dataa(\REGBANK_inst|mem[13][10]~q ),
	.datab(\REGBANK_inst|read_data2[10]~227_combout ),
	.datac(\idata[20]~input_o ),
	.datad(\REGBANK_inst|mem[15][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~228_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~228 .lut_mask = 16'hEC2C;
defparam \REGBANK_inst|read_data2[10]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~220 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~220_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][10]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][10]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][10]~q ),
	.datad(\REGBANK_inst|mem[9][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~220_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~220 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[10]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~221 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~221_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[10]~220_combout  & (\REGBANK_inst|mem[11][10]~q )) # (!\REGBANK_inst|read_data2[10]~220_combout  & ((\REGBANK_inst|mem[10][10]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[10]~220_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[10]~220_combout ),
	.datac(\REGBANK_inst|mem[11][10]~q ),
	.datad(\REGBANK_inst|mem[10][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~221_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~221 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[10]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~222 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~222_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][10]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][10]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][10]~q ),
	.datad(\REGBANK_inst|mem[6][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~222_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~222 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[10]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~223 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~223_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[10]~222_combout  & ((\REGBANK_inst|mem[7][10]~q ))) # (!\REGBANK_inst|read_data2[10]~222_combout  & (\REGBANK_inst|mem[5][10]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[10]~222_combout ))))

	.dataa(\REGBANK_inst|mem[5][10]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][10]~q ),
	.datad(\REGBANK_inst|read_data2[10]~222_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~223_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~223 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[10]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~224 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~224_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][10]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][10]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][10]~q ),
	.datad(\REGBANK_inst|mem[1][10]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~224_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~224 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[10]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~225 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~225_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[10]~224_combout  & ((\REGBANK_inst|mem[3][10]~q ))) # (!\REGBANK_inst|read_data2[10]~224_combout  & (\REGBANK_inst|mem[2][10]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[10]~224_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[2][10]~q ),
	.datac(\REGBANK_inst|mem[3][10]~q ),
	.datad(\REGBANK_inst|read_data2[10]~224_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~225_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~225 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[10]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~226 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~226_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[10]~223_combout ) # ((\idata[23]~input_o )))) # (!\idata[22]~input_o  & (((!\idata[23]~input_o  & \REGBANK_inst|read_data2[10]~225_combout ))))

	.dataa(\REGBANK_inst|read_data2[10]~223_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\idata[23]~input_o ),
	.datad(\REGBANK_inst|read_data2[10]~225_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~226_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~226 .lut_mask = 16'hCBC8;
defparam \REGBANK_inst|read_data2[10]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~229 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~229_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[10]~226_combout  & (\REGBANK_inst|read_data2[10]~228_combout )) # (!\REGBANK_inst|read_data2[10]~226_combout  & ((\REGBANK_inst|read_data2[10]~221_combout ))))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[10]~226_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[10]~228_combout ),
	.datac(\REGBANK_inst|read_data2[10]~221_combout ),
	.datad(\REGBANK_inst|read_data2[10]~226_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~229_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~229 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[10]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[10]~230 (
// Equation(s):
// \REGBANK_inst|read_data2[10]~230_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[10]~219_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[10]~229_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[10]~219_combout ),
	.datad(\REGBANK_inst|read_data2[10]~229_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[10]~230_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[10]~230 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[10]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
cycloneive_lcell_comb \mux_2to1_inst1|salida[10]~43 (
// Equation(s):
// \mux_2to1_inst1|salida[10]~43_combout  = (\control_inst|WideOr1~3_combout  & (\idata[30]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[10]~230_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\idata[30]~input_o ),
	.datac(\Imm_Gen_inst|WideOr0~3_combout ),
	.datad(\REGBANK_inst|read_data2[10]~230_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[10]~43 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N22
cycloneive_lcell_comb \ALU_inst|Add0~22 (
// Equation(s):
// \ALU_inst|Add0~22_combout  = (\mux_2to1_inst1|salida[11]~42_combout  & ((\mux_4to1_inst1|Mux20~0_combout  & (\ALU_inst|Add0~21  & VCC)) # (!\mux_4to1_inst1|Mux20~0_combout  & (!\ALU_inst|Add0~21 )))) # (!\mux_2to1_inst1|salida[11]~42_combout  & 
// ((\mux_4to1_inst1|Mux20~0_combout  & (!\ALU_inst|Add0~21 )) # (!\mux_4to1_inst1|Mux20~0_combout  & ((\ALU_inst|Add0~21 ) # (GND)))))
// \ALU_inst|Add0~23  = CARRY((\mux_2to1_inst1|salida[11]~42_combout  & (!\mux_4to1_inst1|Mux20~0_combout  & !\ALU_inst|Add0~21 )) # (!\mux_2to1_inst1|salida[11]~42_combout  & ((!\ALU_inst|Add0~21 ) # (!\mux_4to1_inst1|Mux20~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[11]~42_combout ),
	.datab(\mux_4to1_inst1|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~21 ),
	.combout(\ALU_inst|Add0~22_combout ),
	.cout(\ALU_inst|Add0~23 ));
// synopsys translate_off
defparam \ALU_inst|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N24
cycloneive_lcell_comb \ALU_inst|Add0~24 (
// Equation(s):
// \ALU_inst|Add0~24_combout  = ((\mux_2to1_inst1|salida[12]~74_combout  $ (\mux_4to1_inst1|Mux19~0_combout  $ (!\ALU_inst|Add0~23 )))) # (GND)
// \ALU_inst|Add0~25  = CARRY((\mux_2to1_inst1|salida[12]~74_combout  & ((\mux_4to1_inst1|Mux19~0_combout ) # (!\ALU_inst|Add0~23 ))) # (!\mux_2to1_inst1|salida[12]~74_combout  & (\mux_4to1_inst1|Mux19~0_combout  & !\ALU_inst|Add0~23 )))

	.dataa(\mux_2to1_inst1|salida[12]~74_combout ),
	.datab(\mux_4to1_inst1|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~23 ),
	.combout(\ALU_inst|Add0~24_combout ),
	.cout(\ALU_inst|Add0~25 ));
// synopsys translate_off
defparam \ALU_inst|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
cycloneive_lcell_comb \ALU_inst|RESULTADO~30 (
// Equation(s):
// \ALU_inst|RESULTADO~30_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux19~0_combout ) # ((\REGBANK_inst|read_data2[12]~272_combout  & !\control_inst|WideOr1~3_combout )))

	.dataa(\REGBANK_inst|read_data2[12]~272_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\mux_4to1_inst1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~30 .lut_mask = 16'hFFF2;
defparam \ALU_inst|RESULTADO~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N22
cycloneive_lcell_comb \ALU_inst|Mux19~5 (
// Equation(s):
// \ALU_inst|Mux19~5_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|RESULTADO~30_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|Add0~24_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (((\ALUcontrol_inst|Mux3~2_combout ))))

	.dataa(\ALU_inst|Add0~24_combout ),
	.datab(\ALU_inst|RESULTADO~30_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALUcontrol_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~5 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~30 (
// Equation(s):
// \ALU_inst|ShiftLeft0~30_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux30~21_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux28~21_combout ))))

	.dataa(\mux_4to1_inst1|Mux28~21_combout ),
	.datab(\mux_4to1_inst1|Mux30~21_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~30 .lut_mask = 16'hC0A0;
defparam \ALU_inst|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N22
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~32 (
// Equation(s):
// \ALU_inst|ShiftLeft0~32_combout  = (\ALU_inst|ShiftLeft0~30_combout ) # ((!\mux_2to1_inst1|salida[0]~54_combout  & \ALU_inst|ShiftLeft0~31_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\ALU_inst|ShiftLeft0~30_combout ),
	.datad(\ALU_inst|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~32 .lut_mask = 16'hF3F0;
defparam \ALU_inst|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~29 (
// Equation(s):
// \ALU_inst|ShiftLeft0~29_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux31~21_combout  & \mux_2to1_inst1|salida[2]~51_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_4to1_inst1|Mux31~21_combout ),
	.datad(\mux_2to1_inst1|salida[2]~51_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~29 .lut_mask = 16'h1000;
defparam \ALU_inst|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~64 (
// Equation(s):
// \ALU_inst|ShiftLeft0~64_combout  = (\ALU_inst|ShiftLeft0~29_combout ) # ((!\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftLeft0~32_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftLeft0~32_combout ),
	.datad(\ALU_inst|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~64 .lut_mask = 16'hFF30;
defparam \ALU_inst|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~44 (
// Equation(s):
// \ALU_inst|ShiftLeft0~44_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux26~21_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux24~21_combout )))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux26~21_combout ),
	.datac(\mux_4to1_inst1|Mux24~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~44 .lut_mask = 16'hD8D8;
defparam \ALU_inst|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~48 (
// Equation(s):
// \ALU_inst|ShiftLeft0~48_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~44_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~47_combout )))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftLeft0~44_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~48 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N24
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~65 (
// Equation(s):
// \ALU_inst|ShiftLeft0~65_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux22~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux21~0_combout ))))

	.dataa(\mux_4to1_inst1|Mux21~0_combout ),
	.datab(\mux_4to1_inst1|Mux22~21_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~65 .lut_mask = 16'hCA00;
defparam \ALU_inst|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~66 (
// Equation(s):
// \ALU_inst|ShiftLeft0~66_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[11]~464_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[12]~463_combout )))

	.dataa(\REGBANK_inst|read_data1[11]~464_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\REGBANK_inst|read_data1[12]~463_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~66 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N8
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~67 (
// Equation(s):
// \ALU_inst|ShiftLeft0~67_combout  = (\ALU_inst|ShiftLeft0~65_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (\ALU_inst|ShiftLeft0~66_combout  & !\mux_2to1_inst1|salida[1]~53_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftLeft0~65_combout ),
	.datac(\ALU_inst|ShiftLeft0~66_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~67 .lut_mask = 16'hCCEC;
defparam \ALU_inst|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N24
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~68 (
// Equation(s):
// \ALU_inst|ShiftLeft0~68_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~48_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~67_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftLeft0~48_combout ),
	.datad(\ALU_inst|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~68 .lut_mask = 16'hF3C0;
defparam \ALU_inst|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~69 (
// Equation(s):
// \ALU_inst|ShiftLeft0~69_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~64_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftLeft0~68_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftLeft0~64_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~69 .lut_mask = 16'hDD88;
defparam \ALU_inst|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N14
cycloneive_lcell_comb \ALU_inst|Mux19~6 (
// Equation(s):
// \ALU_inst|Mux19~6_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux19~5_combout  & (\ALU_inst|Equal0~18_combout )) # (!\ALU_inst|Mux19~5_combout  & ((\ALU_inst|ShiftLeft0~69_combout ))))) # (!\ALU_inst|Mux29~14_combout  & 
// (((\ALU_inst|Mux19~5_combout ))))

	.dataa(\ALU_inst|Mux29~14_combout ),
	.datab(\ALU_inst|Equal0~18_combout ),
	.datac(\ALU_inst|Mux19~5_combout ),
	.datad(\ALU_inst|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~6 .lut_mask = 16'hDAD0;
defparam \ALU_inst|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N22
cycloneive_lcell_comb \ALU_inst|Add1~22 (
// Equation(s):
// \ALU_inst|Add1~22_combout  = (\mux_4to1_inst1|Mux20~0_combout  & ((\mux_2to1_inst1|salida[11]~42_combout  & (!\ALU_inst|Add1~21 )) # (!\mux_2to1_inst1|salida[11]~42_combout  & (\ALU_inst|Add1~21  & VCC)))) # (!\mux_4to1_inst1|Mux20~0_combout  & 
// ((\mux_2to1_inst1|salida[11]~42_combout  & ((\ALU_inst|Add1~21 ) # (GND))) # (!\mux_2to1_inst1|salida[11]~42_combout  & (!\ALU_inst|Add1~21 ))))
// \ALU_inst|Add1~23  = CARRY((\mux_4to1_inst1|Mux20~0_combout  & (\mux_2to1_inst1|salida[11]~42_combout  & !\ALU_inst|Add1~21 )) # (!\mux_4to1_inst1|Mux20~0_combout  & ((\mux_2to1_inst1|salida[11]~42_combout ) # (!\ALU_inst|Add1~21 ))))

	.dataa(\mux_4to1_inst1|Mux20~0_combout ),
	.datab(\mux_2to1_inst1|salida[11]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~21 ),
	.combout(\ALU_inst|Add1~22_combout ),
	.cout(\ALU_inst|Add1~23 ));
// synopsys translate_off
defparam \ALU_inst|Add1~22 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N24
cycloneive_lcell_comb \ALU_inst|Add1~24 (
// Equation(s):
// \ALU_inst|Add1~24_combout  = ((\mux_4to1_inst1|Mux19~0_combout  $ (\mux_2to1_inst1|salida[12]~74_combout  $ (\ALU_inst|Add1~23 )))) # (GND)
// \ALU_inst|Add1~25  = CARRY((\mux_4to1_inst1|Mux19~0_combout  & ((!\ALU_inst|Add1~23 ) # (!\mux_2to1_inst1|salida[12]~74_combout ))) # (!\mux_4to1_inst1|Mux19~0_combout  & (!\mux_2to1_inst1|salida[12]~74_combout  & !\ALU_inst|Add1~23 )))

	.dataa(\mux_4to1_inst1|Mux19~0_combout ),
	.datab(\mux_2to1_inst1|salida[12]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~23 ),
	.combout(\ALU_inst|Add1~24_combout ),
	.cout(\ALU_inst|Add1~25 ));
// synopsys translate_off
defparam \ALU_inst|Add1~24 .lut_mask = 16'h962B;
defparam \ALU_inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N18
cycloneive_lcell_comb \ALU_inst|ShiftRight0~73 (
// Equation(s):
// \ALU_inst|ShiftRight0~73_combout  = (\ALU_inst|ShiftRight0~7_combout ) # (\ALU_inst|ShiftRight0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight0~7_combout ),
	.datad(\ALU_inst|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~73 .lut_mask = 16'hFFF0;
defparam \ALU_inst|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight1~59 (
// Equation(s):
// \ALU_inst|ShiftRight1~59_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftLeft0~145_combout  & ((\ALU_inst|ShiftRight0~73_combout ))) # (!\ALU_inst|ShiftLeft0~145_combout  & (\REGBANK_inst|read_data1[31]~24_combout ))))

	.dataa(\REGBANK_inst|read_data1[31]~24_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~145_combout ),
	.datad(\ALU_inst|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~59 .lut_mask = 16'hC808;
defparam \ALU_inst|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N0
cycloneive_lcell_comb \ALU_inst|Mux19~2 (
// Equation(s):
// \ALU_inst|Mux19~2_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[12]~74_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux29~9_combout  & \ALU_inst|ShiftRight1~59_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[12]~74_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|ShiftRight1~59_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~2 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N6
cycloneive_lcell_comb \ALU_inst|Mux19~3 (
// Equation(s):
// \ALU_inst|Mux19~3_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux19~2_combout  & ((\ALU_inst|Add1~24_combout ))) # (!\ALU_inst|Mux19~2_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux19~2_combout 
// ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Add1~24_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|Mux19~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~3 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N20
cycloneive_lcell_comb \ALU_inst|Mux19~4 (
// Equation(s):
// \ALU_inst|Mux19~4_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux19~3_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux19~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~4 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N24
cycloneive_lcell_comb \ALU_inst|Mux19~7 (
// Equation(s):
// \ALU_inst|Mux19~7_combout  = (\ALU_inst|Mux29~8_combout  & (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux19~4_combout )))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux29~7_combout ) # ((\ALU_inst|Mux19~6_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux29~7_combout ),
	.datac(\ALU_inst|Mux19~6_combout ),
	.datad(\ALU_inst|Mux19~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~7 .lut_mask = 16'h7654;
defparam \ALU_inst|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N6
cycloneive_lcell_comb \ALU_inst|Mux19~8 (
// Equation(s):
// \ALU_inst|Mux19~8_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux19~7_combout  & ((\ALU_inst|RESULTADO~29_combout ))) # (!\ALU_inst|Mux19~7_combout  & (\ALU_inst|ShiftRight1~58_combout )))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux19~7_combout ))))

	.dataa(\ALU_inst|ShiftRight1~58_combout ),
	.datab(\ALU_inst|Mux29~22_combout ),
	.datac(\ALU_inst|RESULTADO~29_combout ),
	.datad(\ALU_inst|Mux19~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~8 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N12
cycloneive_lcell_comb \ALU_inst|Mux19~9 (
// Equation(s):
// \ALU_inst|Mux19~9_combout  = (\ALU_inst|Mux19~1_combout ) # ((\ALU_inst|Mux17~12_combout  & \ALU_inst|Mux19~8_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|Mux17~12_combout ),
	.datac(\ALU_inst|Mux19~1_combout ),
	.datad(\ALU_inst|Mux19~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux19~9 .lut_mask = 16'hFCF0;
defparam \ALU_inst|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N22
cycloneive_lcell_comb \mux_2to1_inst2|salida[12]~12 (
// Equation(s):
// \mux_2to1_inst2|salida[12]~12_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux19~9_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[12]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\ddata_r[12]~input_o ),
	.datad(\ALU_inst|Mux19~9_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[12]~12 .lut_mask = 16'hFA50;
defparam \mux_2to1_inst2|salida[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|mem[13][12]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][12]~feeder_combout  = \mux_2to1_inst2|salida[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[12]~12_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][12]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N21
dffeas \REGBANK_inst|mem[13][12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][12] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~269 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~269_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[14][12]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[12][12]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[12][12]~q ),
	.datad(\REGBANK_inst|mem[14][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~269_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~269 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[12]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~270 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~270_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[12]~269_combout  & ((\REGBANK_inst|mem[15][12]~q ))) # (!\REGBANK_inst|read_data2[12]~269_combout  & (\REGBANK_inst|mem[13][12]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[12]~269_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[13][12]~q ),
	.datac(\REGBANK_inst|mem[15][12]~q ),
	.datad(\REGBANK_inst|read_data2[12]~269_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~270_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~270 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[12]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~262 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~262_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][12]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][12]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][12]~q ),
	.datad(\REGBANK_inst|mem[9][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~262_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~262 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[12]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~263 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~263_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[12]~262_combout  & ((\REGBANK_inst|mem[11][12]~q ))) # (!\REGBANK_inst|read_data2[12]~262_combout  & (\REGBANK_inst|mem[10][12]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[12]~262_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[10][12]~q ),
	.datac(\REGBANK_inst|mem[11][12]~q ),
	.datad(\REGBANK_inst|read_data2[12]~262_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~263_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~263 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[12]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~266 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~266_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][12]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][12]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][12]~q ),
	.datad(\REGBANK_inst|mem[1][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~266_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~266 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[12]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~267 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~267_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[12]~266_combout  & ((\REGBANK_inst|mem[3][12]~q ))) # (!\REGBANK_inst|read_data2[12]~266_combout  & (\REGBANK_inst|mem[2][12]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[12]~266_combout ))))

	.dataa(\REGBANK_inst|mem[2][12]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][12]~q ),
	.datad(\REGBANK_inst|read_data2[12]~266_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~267_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~267 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[12]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~264 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~264_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][12]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][12]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][12]~q ),
	.datad(\REGBANK_inst|mem[6][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~264_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~264 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[12]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~265 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~265_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[12]~264_combout  & (\REGBANK_inst|mem[7][12]~q )) # (!\REGBANK_inst|read_data2[12]~264_combout  & ((\REGBANK_inst|mem[5][12]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[12]~264_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[7][12]~q ),
	.datac(\REGBANK_inst|mem[5][12]~q ),
	.datad(\REGBANK_inst|read_data2[12]~264_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~265_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~265 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[12]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~268 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~268_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[12]~265_combout ))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[12]~267_combout 
// ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[12]~267_combout ),
	.datad(\REGBANK_inst|read_data2[12]~265_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~268_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~268 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[12]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~271 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~271_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[12]~268_combout  & (\REGBANK_inst|read_data2[12]~270_combout )) # (!\REGBANK_inst|read_data2[12]~268_combout  & ((\REGBANK_inst|read_data2[12]~263_combout ))))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[12]~268_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[12]~270_combout ),
	.datac(\REGBANK_inst|read_data2[12]~263_combout ),
	.datad(\REGBANK_inst|read_data2[12]~268_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~271_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~271 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[12]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~252 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~252_combout  = (\idata[22]~input_o  & (((\idata[23]~input_o )))) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|mem[26][12]~q )) # (!\idata[23]~input_o  & ((\REGBANK_inst|mem[18][12]~q )))))

	.dataa(\REGBANK_inst|mem[26][12]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][12]~q ),
	.datad(\idata[23]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~252_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~252 .lut_mask = 16'hEE30;
defparam \REGBANK_inst|read_data2[12]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~253 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~253_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[12]~252_combout  & ((\REGBANK_inst|mem[30][12]~q ))) # (!\REGBANK_inst|read_data2[12]~252_combout  & (\REGBANK_inst|mem[22][12]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[12]~252_combout ))))

	.dataa(\REGBANK_inst|mem[22][12]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[30][12]~q ),
	.datad(\REGBANK_inst|read_data2[12]~252_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~253_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~253 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[12]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~259 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~259_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][12]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][12]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][12]~q ),
	.datad(\REGBANK_inst|mem[23][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~259_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~259 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[12]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~260 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~260_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[12]~259_combout  & (\REGBANK_inst|mem[31][12]~q )) # (!\REGBANK_inst|read_data2[12]~259_combout  & ((\REGBANK_inst|mem[27][12]~q ))))) # (!\idata[23]~input_o  & 
// (\REGBANK_inst|read_data2[12]~259_combout ))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[12]~259_combout ),
	.datac(\REGBANK_inst|mem[31][12]~q ),
	.datad(\REGBANK_inst|mem[27][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~260_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~260 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[12]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~256 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~256_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[24][12]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[16][12]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[16][12]~q ),
	.datad(\REGBANK_inst|mem[24][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~256_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~256 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[12]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~257 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~257_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[12]~256_combout  & ((\REGBANK_inst|mem[28][12]~q ))) # (!\REGBANK_inst|read_data2[12]~256_combout  & (\REGBANK_inst|mem[20][12]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[12]~256_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[20][12]~q ),
	.datac(\REGBANK_inst|mem[28][12]~q ),
	.datad(\REGBANK_inst|read_data2[12]~256_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~257_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~257 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[12]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~254 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~254_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][12]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][12]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][12]~q ),
	.datad(\REGBANK_inst|mem[21][12]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~254_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~254 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[12]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~255 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~255_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[12]~254_combout  & ((\REGBANK_inst|mem[29][12]~q ))) # (!\REGBANK_inst|read_data2[12]~254_combout  & (\REGBANK_inst|mem[25][12]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[12]~254_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[25][12]~q ),
	.datac(\REGBANK_inst|mem[29][12]~q ),
	.datad(\REGBANK_inst|read_data2[12]~254_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~255_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~255 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[12]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~258 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~258_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[12]~255_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[12]~257_combout )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[12]~257_combout ),
	.datad(\REGBANK_inst|read_data2[12]~255_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~258_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~258 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[12]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~261 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~261_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[12]~258_combout  & ((\REGBANK_inst|read_data2[12]~260_combout ))) # (!\REGBANK_inst|read_data2[12]~258_combout  & (\REGBANK_inst|read_data2[12]~253_combout )))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[12]~258_combout ))))

	.dataa(\REGBANK_inst|read_data2[12]~253_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[12]~260_combout ),
	.datad(\REGBANK_inst|read_data2[12]~258_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~261_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~261 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[12]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[12]~272 (
// Equation(s):
// \REGBANK_inst|read_data2[12]~272_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[12]~261_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[12]~271_combout )))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[12]~271_combout ),
	.datad(\REGBANK_inst|read_data2[12]~261_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[12]~272_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[12]~272 .lut_mask = 16'hBA10;
defparam \REGBANK_inst|read_data2[12]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N26
cycloneive_lcell_comb \mux_2to1_inst1|salida[12]~74 (
// Equation(s):
// \mux_2to1_inst1|salida[12]~74_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[12]~272_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\Imm_Gen_inst|WideOr0~3_combout ),
	.datad(\REGBANK_inst|read_data2[12]~272_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[12]~74 .lut_mask = 16'hB380;
defparam \mux_2to1_inst1|salida[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N26
cycloneive_lcell_comb \ALU_inst|Add0~26 (
// Equation(s):
// \ALU_inst|Add0~26_combout  = (\mux_2to1_inst1|salida[13]~73_combout  & ((\mux_4to1_inst1|Mux18~0_combout  & (\ALU_inst|Add0~25  & VCC)) # (!\mux_4to1_inst1|Mux18~0_combout  & (!\ALU_inst|Add0~25 )))) # (!\mux_2to1_inst1|salida[13]~73_combout  & 
// ((\mux_4to1_inst1|Mux18~0_combout  & (!\ALU_inst|Add0~25 )) # (!\mux_4to1_inst1|Mux18~0_combout  & ((\ALU_inst|Add0~25 ) # (GND)))))
// \ALU_inst|Add0~27  = CARRY((\mux_2to1_inst1|salida[13]~73_combout  & (!\mux_4to1_inst1|Mux18~0_combout  & !\ALU_inst|Add0~25 )) # (!\mux_2to1_inst1|salida[13]~73_combout  & ((!\ALU_inst|Add0~25 ) # (!\mux_4to1_inst1|Mux18~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[13]~73_combout ),
	.datab(\mux_4to1_inst1|Mux18~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~25 ),
	.combout(\ALU_inst|Add0~26_combout ),
	.cout(\ALU_inst|Add0~27 ));
// synopsys translate_off
defparam \ALU_inst|Add0~26 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N18
cycloneive_lcell_comb \ALU_inst|RESULTADO~32 (
// Equation(s):
// \ALU_inst|RESULTADO~32_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux18~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[13]~293_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\mux_4to1_inst1|Mux18~0_combout ),
	.datad(\REGBANK_inst|read_data2[13]~293_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~32 .lut_mask = 16'hFDFC;
defparam \ALU_inst|RESULTADO~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N4
cycloneive_lcell_comb \ALU_inst|Mux18~5 (
// Equation(s):
// \ALU_inst|Mux18~5_combout  = (\ALUcontrol_inst|Mux3~2_combout  & (((\ALU_inst|RESULTADO~32_combout )) # (!\ALUcontrol_inst|Mux0~1_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|Add0~26_combout )))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Add0~26_combout ),
	.datad(\ALU_inst|RESULTADO~32_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~5 .lut_mask = 16'hEA62;
defparam \ALU_inst|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N10
cycloneive_lcell_comb \ALU_inst|Equal0~19 (
// Equation(s):
// \ALU_inst|Equal0~19_combout  = \mux_4to1_inst1|Mux18~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[13]~293_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[13]~293_combout ),
	.datad(\mux_4to1_inst1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~19 .lut_mask = 16'h23DC;
defparam \ALU_inst|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N8
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~70 (
// Equation(s):
// \ALU_inst|ShiftLeft0~70_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & ((\ALU_inst|ShiftLeft0~22_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftLeft0~36_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|ShiftLeft0~36_combout ),
	.datad(\ALU_inst|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~70 .lut_mask = 16'h7250;
defparam \ALU_inst|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~71 (
// Equation(s):
// \ALU_inst|ShiftLeft0~71_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[10]~465_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[12]~463_combout )))))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[10]~465_combout ),
	.datad(\REGBANK_inst|read_data1[12]~463_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~71 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~72 (
// Equation(s):
// \ALU_inst|ShiftLeft0~72_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[11]~464_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[13]~461_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[13]~461_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[11]~464_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~72 .lut_mask = 16'hFC0C;
defparam \ALU_inst|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~73 (
// Equation(s):
// \ALU_inst|ShiftLeft0~73_combout  = (\ALU_inst|ShiftLeft0~71_combout ) # ((!\mux_2to1_inst1|salida[0]~54_combout  & \ALU_inst|ShiftLeft0~72_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~71_combout ),
	.datad(\ALU_inst|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~73 .lut_mask = 16'hF5F0;
defparam \ALU_inst|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~74 (
// Equation(s):
// \ALU_inst|ShiftLeft0~74_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftLeft0~52_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftLeft0~73_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~52_combout ),
	.datad(\ALU_inst|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~74 .lut_mask = 16'hE4A0;
defparam \ALU_inst|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~75 (
// Equation(s):
// \ALU_inst|ShiftLeft0~75_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~70_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftLeft0~74_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~70_combout ),
	.datad(\ALU_inst|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~75 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N22
cycloneive_lcell_comb \ALU_inst|Mux18~6 (
// Equation(s):
// \ALU_inst|Mux18~6_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux18~5_combout  & (\ALU_inst|Equal0~19_combout )) # (!\ALU_inst|Mux18~5_combout  & ((\ALU_inst|ShiftLeft0~75_combout ))))) # (!\ALU_inst|Mux29~14_combout  & 
// (\ALU_inst|Mux18~5_combout ))

	.dataa(\ALU_inst|Mux29~14_combout ),
	.datab(\ALU_inst|Mux18~5_combout ),
	.datac(\ALU_inst|Equal0~19_combout ),
	.datad(\ALU_inst|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~6 .lut_mask = 16'hE6C4;
defparam \ALU_inst|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N12
cycloneive_lcell_comb \ALU_inst|Mux18~2 (
// Equation(s):
// \ALU_inst|Mux18~2_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[13]~73_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((\ALU_inst|ShiftRight1~60_combout  & !\ALU_inst|Mux29~9_combout ))))

	.dataa(\mux_2to1_inst1|salida[13]~73_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|ShiftRight1~60_combout ),
	.datad(\ALU_inst|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~2 .lut_mask = 16'hCCB8;
defparam \ALU_inst|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N26
cycloneive_lcell_comb \ALU_inst|Add1~26 (
// Equation(s):
// \ALU_inst|Add1~26_combout  = (\mux_2to1_inst1|salida[13]~73_combout  & ((\mux_4to1_inst1|Mux18~0_combout  & (!\ALU_inst|Add1~25 )) # (!\mux_4to1_inst1|Mux18~0_combout  & ((\ALU_inst|Add1~25 ) # (GND))))) # (!\mux_2to1_inst1|salida[13]~73_combout  & 
// ((\mux_4to1_inst1|Mux18~0_combout  & (\ALU_inst|Add1~25  & VCC)) # (!\mux_4to1_inst1|Mux18~0_combout  & (!\ALU_inst|Add1~25 ))))
// \ALU_inst|Add1~27  = CARRY((\mux_2to1_inst1|salida[13]~73_combout  & ((!\ALU_inst|Add1~25 ) # (!\mux_4to1_inst1|Mux18~0_combout ))) # (!\mux_2to1_inst1|salida[13]~73_combout  & (!\mux_4to1_inst1|Mux18~0_combout  & !\ALU_inst|Add1~25 )))

	.dataa(\mux_2to1_inst1|salida[13]~73_combout ),
	.datab(\mux_4to1_inst1|Mux18~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~25 ),
	.combout(\ALU_inst|Add1~26_combout ),
	.cout(\ALU_inst|Add1~27 ));
// synopsys translate_off
defparam \ALU_inst|Add1~26 .lut_mask = 16'h692B;
defparam \ALU_inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N10
cycloneive_lcell_comb \ALU_inst|Mux18~3 (
// Equation(s):
// \ALU_inst|Mux18~3_combout  = (\ALU_inst|Mux18~2_combout  & (((\ALU_inst|Add1~26_combout ) # (!\ALU_inst|Mux29~9_combout )))) # (!\ALU_inst|Mux18~2_combout  & (\mux_4to1_inst1|Mux0~2_combout  & ((\ALU_inst|Mux29~9_combout ))))

	.dataa(\ALU_inst|Mux18~2_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Add1~26_combout ),
	.datad(\ALU_inst|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~3 .lut_mask = 16'hE4AA;
defparam \ALU_inst|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N24
cycloneive_lcell_comb \ALU_inst|Mux18~4 (
// Equation(s):
// \ALU_inst|Mux18~4_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux18~3_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux18~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~4 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N0
cycloneive_lcell_comb \ALU_inst|Mux18~7 (
// Equation(s):
// \ALU_inst|Mux18~7_combout  = (\ALU_inst|Mux29~7_combout  & (!\ALU_inst|Mux29~8_combout )) # (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux18~4_combout ))) # (!\ALU_inst|Mux29~8_combout  & (\ALU_inst|Mux18~6_combout ))))

	.dataa(\ALU_inst|Mux29~7_combout ),
	.datab(\ALU_inst|Mux29~8_combout ),
	.datac(\ALU_inst|Mux18~6_combout ),
	.datad(\ALU_inst|Mux18~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~7 .lut_mask = 16'h7632;
defparam \ALU_inst|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N6
cycloneive_lcell_comb \ALU_inst|Mux18~8 (
// Equation(s):
// \ALU_inst|Mux18~8_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux18~7_combout  & (\ALU_inst|RESULTADO~31_combout )) # (!\ALU_inst|Mux18~7_combout  & ((\ALU_inst|ShiftRight0~76_combout ))))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux18~7_combout ))))

	.dataa(\ALU_inst|RESULTADO~31_combout ),
	.datab(\ALU_inst|ShiftRight0~76_combout ),
	.datac(\ALU_inst|Mux29~22_combout ),
	.datad(\ALU_inst|Mux18~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~8 .lut_mask = 16'hAFC0;
defparam \ALU_inst|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N10
cycloneive_lcell_comb \ALU_inst|Mux18~9 (
// Equation(s):
// \ALU_inst|Mux18~9_combout  = (\ALU_inst|Mux21~18_combout  & ((\ALU_inst|Mux18~1_combout ) # ((\ALU_inst|Mux17~12_combout  & \ALU_inst|Mux18~8_combout )))) # (!\ALU_inst|Mux21~18_combout  & (\ALU_inst|Mux17~12_combout  & ((\ALU_inst|Mux18~8_combout ))))

	.dataa(\ALU_inst|Mux21~18_combout ),
	.datab(\ALU_inst|Mux17~12_combout ),
	.datac(\ALU_inst|Mux18~1_combout ),
	.datad(\ALU_inst|Mux18~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux18~9 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N14
cycloneive_lcell_comb \mux_2to1_inst2|salida[13]~13 (
// Equation(s):
// \mux_2to1_inst2|salida[13]~13_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux18~9_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[13]~input_o ))

	.dataa(gnd),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ddata_r[13]~input_o ),
	.datad(\ALU_inst|Mux18~9_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[13]~13 .lut_mask = 16'hFC30;
defparam \mux_2to1_inst2|salida[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \REGBANK_inst|mem[22][13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[13]~13_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[22][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[22][13] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~275 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~275_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o )))) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[22][13]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[18][13]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[22][13]~q ),
	.datac(\REGBANK_inst|mem[18][13]~q ),
	.datad(\idata[22]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~275_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~275 .lut_mask = 16'hEE50;
defparam \REGBANK_inst|read_data2[13]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~276 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~276_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[13]~275_combout  & (\REGBANK_inst|mem[30][13]~q )) # (!\REGBANK_inst|read_data2[13]~275_combout  & ((\REGBANK_inst|mem[26][13]~q ))))) # (!\idata[23]~input_o  & 
// (\REGBANK_inst|read_data2[13]~275_combout ))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[13]~275_combout ),
	.datac(\REGBANK_inst|mem[30][13]~q ),
	.datad(\REGBANK_inst|mem[26][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~276_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~276 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[13]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~277 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~277_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[20][13]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[16][13]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[16][13]~q ),
	.datad(\REGBANK_inst|mem[20][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~277_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~277 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[13]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~278 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~278_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[13]~277_combout  & ((\REGBANK_inst|mem[28][13]~q ))) # (!\REGBANK_inst|read_data2[13]~277_combout  & (\REGBANK_inst|mem[24][13]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[13]~277_combout ))))

	.dataa(\REGBANK_inst|mem[24][13]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[28][13]~q ),
	.datad(\REGBANK_inst|read_data2[13]~277_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~278_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~278 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[13]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~279 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~279_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[13]~276_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|read_data2[13]~278_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[13]~276_combout ),
	.datad(\REGBANK_inst|read_data2[13]~278_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~279_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~279 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[13]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~273 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~273_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][13]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][13]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][13]~q ),
	.datad(\REGBANK_inst|mem[25][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~273_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~273 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[13]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~274 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~274_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[13]~273_combout  & ((\REGBANK_inst|mem[29][13]~q ))) # (!\REGBANK_inst|read_data2[13]~273_combout  & (\REGBANK_inst|mem[21][13]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[13]~273_combout ))))

	.dataa(\REGBANK_inst|mem[21][13]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[29][13]~q ),
	.datad(\REGBANK_inst|read_data2[13]~273_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~274_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~274 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[13]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~280 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~280_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][13]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][13]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][13]~q ),
	.datad(\REGBANK_inst|mem[27][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~280_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~280 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[13]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~281 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~281_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[13]~280_combout  & (\REGBANK_inst|mem[31][13]~q )) # (!\REGBANK_inst|read_data2[13]~280_combout  & ((\REGBANK_inst|mem[23][13]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[13]~280_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[13]~280_combout ),
	.datac(\REGBANK_inst|mem[31][13]~q ),
	.datad(\REGBANK_inst|mem[23][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~281_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~281 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[13]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~282 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~282_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[13]~279_combout  & ((\REGBANK_inst|read_data2[13]~281_combout ))) # (!\REGBANK_inst|read_data2[13]~279_combout  & (\REGBANK_inst|read_data2[13]~274_combout )))) 
// # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[13]~279_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[13]~279_combout ),
	.datac(\REGBANK_inst|read_data2[13]~274_combout ),
	.datad(\REGBANK_inst|read_data2[13]~281_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~282_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~282 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[13]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~283 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~283_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][13]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][13]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][13]~q ),
	.datad(\REGBANK_inst|mem[5][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~283_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~283 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[13]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~284 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~284_combout  = (\REGBANK_inst|read_data2[13]~283_combout  & (((\REGBANK_inst|mem[7][13]~q ) # (!\idata[21]~input_o )))) # (!\REGBANK_inst|read_data2[13]~283_combout  & (\REGBANK_inst|mem[6][13]~q  & ((\idata[21]~input_o ))))

	.dataa(\REGBANK_inst|read_data2[13]~283_combout ),
	.datab(\REGBANK_inst|mem[6][13]~q ),
	.datac(\REGBANK_inst|mem[7][13]~q ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~284_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~284 .lut_mask = 16'hE4AA;
defparam \REGBANK_inst|read_data2[13]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~290 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~290_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|mem[13][13]~q )) # (!\idata[20]~input_o  & ((\REGBANK_inst|mem[12][13]~q )))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[13][13]~q ),
	.datad(\REGBANK_inst|mem[12][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~290_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~290 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[13]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~291 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~291_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[13]~290_combout  & (\REGBANK_inst|mem[15][13]~q )) # (!\REGBANK_inst|read_data2[13]~290_combout  & ((\REGBANK_inst|mem[14][13]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[13]~290_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[15][13]~q ),
	.datac(\REGBANK_inst|mem[14][13]~q ),
	.datad(\REGBANK_inst|read_data2[13]~290_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~291_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~291 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[13]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~287 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~287_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][13]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][13]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][13]~q ),
	.datad(\REGBANK_inst|mem[2][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~287_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~287 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[13]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~288 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~288_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[13]~287_combout  & ((\REGBANK_inst|mem[3][13]~q ))) # (!\REGBANK_inst|read_data2[13]~287_combout  & (\REGBANK_inst|mem[1][13]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[13]~287_combout ))))

	.dataa(\REGBANK_inst|mem[1][13]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[3][13]~q ),
	.datad(\REGBANK_inst|read_data2[13]~287_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~288_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~288 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[13]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~285 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~285_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[10][13]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][13]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][13]~q ),
	.datad(\REGBANK_inst|mem[10][13]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~285_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~285 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[13]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~286 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~286_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[13]~285_combout  & ((\REGBANK_inst|mem[11][13]~q ))) # (!\REGBANK_inst|read_data2[13]~285_combout  & (\REGBANK_inst|mem[9][13]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[13]~285_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[9][13]~q ),
	.datac(\REGBANK_inst|mem[11][13]~q ),
	.datad(\REGBANK_inst|read_data2[13]~285_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~286_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~286 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[13]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~289 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~289_combout  = (\idata[22]~input_o  & (((\idata[23]~input_o )))) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|read_data2[13]~286_combout ))) # (!\idata[23]~input_o  & 
// (\REGBANK_inst|read_data2[13]~288_combout ))))

	.dataa(\REGBANK_inst|read_data2[13]~288_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\idata[23]~input_o ),
	.datad(\REGBANK_inst|read_data2[13]~286_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~289_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~289 .lut_mask = 16'hF2C2;
defparam \REGBANK_inst|read_data2[13]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~292 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~292_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[13]~289_combout  & ((\REGBANK_inst|read_data2[13]~291_combout ))) # (!\REGBANK_inst|read_data2[13]~289_combout  & (\REGBANK_inst|read_data2[13]~284_combout )))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[13]~289_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[13]~284_combout ),
	.datac(\REGBANK_inst|read_data2[13]~291_combout ),
	.datad(\REGBANK_inst|read_data2[13]~289_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~292_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~292 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[13]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[13]~293 (
// Equation(s):
// \REGBANK_inst|read_data2[13]~293_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[13]~282_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[13]~292_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[13]~282_combout ),
	.datad(\REGBANK_inst|read_data2[13]~292_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[13]~293_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[13]~293 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[13]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N26
cycloneive_lcell_comb \mux_2to1_inst1|salida[13]~73 (
// Equation(s):
// \mux_2to1_inst1|salida[13]~73_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[13]~293_combout ))))

	.dataa(\Imm_Gen_inst|WideOr0~3_combout ),
	.datab(\idata[31]~input_o ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[13]~293_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[13]~73 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N28
cycloneive_lcell_comb \ALU_inst|Add1~28 (
// Equation(s):
// \ALU_inst|Add1~28_combout  = ((\mux_2to1_inst1|salida[14]~72_combout  $ (\mux_4to1_inst1|Mux17~0_combout  $ (\ALU_inst|Add1~27 )))) # (GND)
// \ALU_inst|Add1~29  = CARRY((\mux_2to1_inst1|salida[14]~72_combout  & (\mux_4to1_inst1|Mux17~0_combout  & !\ALU_inst|Add1~27 )) # (!\mux_2to1_inst1|salida[14]~72_combout  & ((\mux_4to1_inst1|Mux17~0_combout ) # (!\ALU_inst|Add1~27 ))))

	.dataa(\mux_2to1_inst1|salida[14]~72_combout ),
	.datab(\mux_4to1_inst1|Mux17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~27 ),
	.combout(\ALU_inst|Add1~28_combout ),
	.cout(\ALU_inst|Add1~29 ));
// synopsys translate_off
defparam \ALU_inst|Add1~28 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N20
cycloneive_lcell_comb \ALU_inst|Mux17~5 (
// Equation(s):
// \ALU_inst|Mux17~5_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux17~4_combout  & ((\ALU_inst|Add1~28_combout ))) # (!\ALU_inst|Mux17~4_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux17~4_combout 
// ))))

	.dataa(\ALU_inst|Mux29~9_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux17~4_combout ),
	.datad(\ALU_inst|Add1~28_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~5 .lut_mask = 16'hF858;
defparam \ALU_inst|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N14
cycloneive_lcell_comb \ALU_inst|Mux17~6 (
// Equation(s):
// \ALU_inst|Mux17~6_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux17~5_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux17~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~6 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N2
cycloneive_lcell_comb \ALU_inst|Equal0~41 (
// Equation(s):
// \ALU_inst|Equal0~41_combout  = \mux_4to1_inst1|Mux17~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((\REGBANK_inst|read_data2[14]~314_combout  & !\control_inst|WideOr1~3_combout ))))

	.dataa(\REGBANK_inst|read_data2[14]~314_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\mux_4to1_inst1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~41 .lut_mask = 16'h31CE;
defparam \ALU_inst|Equal0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~76 (
// Equation(s):
// \ALU_inst|ShiftLeft0~76_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~25_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~40_combout )))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~25_combout ),
	.datad(\ALU_inst|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~76 .lut_mask = 16'hC480;
defparam \ALU_inst|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~77 (
// Equation(s):
// \ALU_inst|ShiftLeft0~77_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[12]~463_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[14]~462_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[14]~462_combout ),
	.datad(\REGBANK_inst|read_data1[12]~463_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~77 .lut_mask = 16'hFC30;
defparam \ALU_inst|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N22
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~78 (
// Equation(s):
// \ALU_inst|ShiftLeft0~78_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~72_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~77_combout )))

	.dataa(\ALU_inst|ShiftLeft0~72_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~78 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~79 (
// Equation(s):
// \ALU_inst|ShiftLeft0~79_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftLeft0~56_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftLeft0~78_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftLeft0~56_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~79 .lut_mask = 16'hCAC0;
defparam \ALU_inst|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N8
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~80 (
// Equation(s):
// \ALU_inst|ShiftLeft0~80_combout  = (\ALU_inst|ShiftLeft0~76_combout ) # ((!\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftLeft0~79_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~76_combout ),
	.datad(\ALU_inst|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~80 .lut_mask = 16'hF3F0;
defparam \ALU_inst|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N28
cycloneive_lcell_comb \ALU_inst|Add0~28 (
// Equation(s):
// \ALU_inst|Add0~28_combout  = ((\mux_4to1_inst1|Mux17~0_combout  $ (\mux_2to1_inst1|salida[14]~72_combout  $ (!\ALU_inst|Add0~27 )))) # (GND)
// \ALU_inst|Add0~29  = CARRY((\mux_4to1_inst1|Mux17~0_combout  & ((\mux_2to1_inst1|salida[14]~72_combout ) # (!\ALU_inst|Add0~27 ))) # (!\mux_4to1_inst1|Mux17~0_combout  & (\mux_2to1_inst1|salida[14]~72_combout  & !\ALU_inst|Add0~27 )))

	.dataa(\mux_4to1_inst1|Mux17~0_combout ),
	.datab(\mux_2to1_inst1|salida[14]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~27 ),
	.combout(\ALU_inst|Add0~28_combout ),
	.cout(\ALU_inst|Add0~29 ));
// synopsys translate_off
defparam \ALU_inst|Add0~28 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N30
cycloneive_lcell_comb \ALU_inst|RESULTADO~34 (
// Equation(s):
// \ALU_inst|RESULTADO~34_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux17~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[14]~314_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\mux_4to1_inst1|Mux17~0_combout ),
	.datad(\REGBANK_inst|read_data2[14]~314_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~34 .lut_mask = 16'hFDFC;
defparam \ALU_inst|RESULTADO~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N10
cycloneive_lcell_comb \ALU_inst|Mux17~7 (
// Equation(s):
// \ALU_inst|Mux17~7_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|RESULTADO~34_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|Add0~28_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALUcontrol_inst|Mux3~2_combout ))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\ALU_inst|Add0~28_combout ),
	.datad(\ALU_inst|RESULTADO~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~7 .lut_mask = 16'hEC64;
defparam \ALU_inst|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N24
cycloneive_lcell_comb \ALU_inst|Mux17~8 (
// Equation(s):
// \ALU_inst|Mux17~8_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux17~7_combout  & (\ALU_inst|Equal0~41_combout )) # (!\ALU_inst|Mux17~7_combout  & ((\ALU_inst|ShiftLeft0~80_combout ))))) # (!\ALU_inst|Mux29~14_combout  & 
// (((\ALU_inst|Mux17~7_combout ))))

	.dataa(\ALU_inst|Equal0~41_combout ),
	.datab(\ALU_inst|Mux29~14_combout ),
	.datac(\ALU_inst|ShiftLeft0~80_combout ),
	.datad(\ALU_inst|Mux17~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~8 .lut_mask = 16'hBBC0;
defparam \ALU_inst|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N6
cycloneive_lcell_comb \ALU_inst|Mux17~9 (
// Equation(s):
// \ALU_inst|Mux17~9_combout  = (\ALU_inst|Mux29~7_combout  & (!\ALU_inst|Mux29~8_combout )) # (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux29~8_combout  & (\ALU_inst|Mux17~6_combout )) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux17~8_combout )))))

	.dataa(\ALU_inst|Mux29~7_combout ),
	.datab(\ALU_inst|Mux29~8_combout ),
	.datac(\ALU_inst|Mux17~6_combout ),
	.datad(\ALU_inst|Mux17~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~9 .lut_mask = 16'h7362;
defparam \ALU_inst|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N28
cycloneive_lcell_comb \ALU_inst|Mux17~10 (
// Equation(s):
// \ALU_inst|Mux17~10_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux17~9_combout  & (\ALU_inst|RESULTADO~33_combout )) # (!\ALU_inst|Mux17~9_combout  & ((\ALU_inst|ShiftRight0~78_combout ))))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux17~9_combout ))))

	.dataa(\ALU_inst|RESULTADO~33_combout ),
	.datab(\ALU_inst|ShiftRight0~78_combout ),
	.datac(\ALU_inst|Mux29~22_combout ),
	.datad(\ALU_inst|Mux17~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~10 .lut_mask = 16'hAFC0;
defparam \ALU_inst|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N2
cycloneive_lcell_comb \ALU_inst|Mux17~11 (
// Equation(s):
// \ALU_inst|Mux17~11_combout  = (\ALU_inst|Mux17~3_combout ) # ((\ALU_inst|Mux17~12_combout  & \ALU_inst|Mux17~10_combout ))

	.dataa(\ALU_inst|Mux17~12_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Mux17~3_combout ),
	.datad(\ALU_inst|Mux17~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~11 .lut_mask = 16'hFAF0;
defparam \ALU_inst|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
cycloneive_lcell_comb \mux_2to1_inst2|salida[14]~14 (
// Equation(s):
// \mux_2to1_inst2|salida[14]~14_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux17~11_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[14]~input_o ))

	.dataa(\ddata_r[14]~input_o ),
	.datab(gnd),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux17~11_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[14]~14 .lut_mask = 16'hFA0A;
defparam \mux_2to1_inst2|salida[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N1
dffeas \REGBANK_inst|mem[19][14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[14]~14_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[19][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[19][14] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~353 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~353_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|mem[23][14]~q ))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[19][14]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[19][14]~q ),
	.datac(\REGBANK_inst|mem[23][14]~q ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~353_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~353 .lut_mask = 16'hFA44;
defparam \REGBANK_inst|read_data1[14]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~354 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~354_combout  = (\REGBANK_inst|read_data1[14]~353_combout  & (((\REGBANK_inst|mem[31][14]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[14]~353_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[27][14]~q )))

	.dataa(\REGBANK_inst|read_data1[14]~353_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][14]~q ),
	.datad(\REGBANK_inst|mem[31][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~354_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~354 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[14]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~346 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~346_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][14]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][14]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][14]~q ),
	.datad(\REGBANK_inst|mem[18][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~346_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~346 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[14]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~347 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~347_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[14]~346_combout  & (\REGBANK_inst|mem[30][14]~q )) # (!\REGBANK_inst|read_data1[14]~346_combout  & ((\REGBANK_inst|mem[22][14]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[14]~346_combout ))))

	.dataa(\REGBANK_inst|mem[30][14]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][14]~q ),
	.datad(\REGBANK_inst|read_data1[14]~346_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~347_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~347 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[14]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~348 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~348_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][14]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][14]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][14]~q ),
	.datad(\REGBANK_inst|mem[17][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~348_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~348 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[14]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~349 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~349_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[14]~348_combout  & (\REGBANK_inst|mem[29][14]~q )) # (!\REGBANK_inst|read_data1[14]~348_combout  & ((\REGBANK_inst|mem[25][14]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[14]~348_combout ))))

	.dataa(\REGBANK_inst|mem[29][14]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][14]~q ),
	.datad(\REGBANK_inst|read_data1[14]~348_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~349_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~349 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[14]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~350 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~350_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[24][14]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & (\REGBANK_inst|mem[16][14]~q )))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[16][14]~q ),
	.datad(\REGBANK_inst|mem[24][14]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~350_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~350 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[14]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~351 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~351_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[14]~350_combout  & (\REGBANK_inst|mem[28][14]~q )) # (!\REGBANK_inst|read_data1[14]~350_combout  & ((\REGBANK_inst|mem[20][14]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[14]~350_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][14]~q ),
	.datac(\REGBANK_inst|mem[20][14]~q ),
	.datad(\REGBANK_inst|read_data1[14]~350_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~351_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~351 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[14]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~352 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~352_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|read_data1[14]~349_combout )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|read_data1[14]~351_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[14]~349_combout ),
	.datad(\REGBANK_inst|read_data1[14]~351_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~352_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~352 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[14]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[14]~355 (
// Equation(s):
// \REGBANK_inst|read_data1[14]~355_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[14]~352_combout  & (\REGBANK_inst|read_data1[14]~354_combout )) # (!\REGBANK_inst|read_data1[14]~352_combout  & ((\REGBANK_inst|read_data1[14]~347_combout ))))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[14]~352_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[14]~354_combout ),
	.datac(\REGBANK_inst|read_data1[14]~347_combout ),
	.datad(\REGBANK_inst|read_data1[14]~352_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[14]~355_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[14]~355 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[14]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux17~0 (
// Equation(s):
// \mux_4to1_inst1|Mux17~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[14]~355_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[14]~365_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[14]~355_combout ),
	.datad(\REGBANK_inst|read_data1[14]~365_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux17~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y56_N30
cycloneive_lcell_comb \ALU_inst|Add0~30 (
// Equation(s):
// \ALU_inst|Add0~30_combout  = (\mux_4to1_inst1|Mux16~0_combout  & ((\mux_2to1_inst1|salida[15]~71_combout  & (\ALU_inst|Add0~29  & VCC)) # (!\mux_2to1_inst1|salida[15]~71_combout  & (!\ALU_inst|Add0~29 )))) # (!\mux_4to1_inst1|Mux16~0_combout  & 
// ((\mux_2to1_inst1|salida[15]~71_combout  & (!\ALU_inst|Add0~29 )) # (!\mux_2to1_inst1|salida[15]~71_combout  & ((\ALU_inst|Add0~29 ) # (GND)))))
// \ALU_inst|Add0~31  = CARRY((\mux_4to1_inst1|Mux16~0_combout  & (!\mux_2to1_inst1|salida[15]~71_combout  & !\ALU_inst|Add0~29 )) # (!\mux_4to1_inst1|Mux16~0_combout  & ((!\ALU_inst|Add0~29 ) # (!\mux_2to1_inst1|salida[15]~71_combout ))))

	.dataa(\mux_4to1_inst1|Mux16~0_combout ),
	.datab(\mux_2to1_inst1|salida[15]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~29 ),
	.combout(\ALU_inst|Add0~30_combout ),
	.cout(\ALU_inst|Add0~31 ));
// synopsys translate_off
defparam \ALU_inst|Add0~30 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~45 (
// Equation(s):
// \ALU_inst|ShiftLeft0~45_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~39_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~44_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~39_combout ),
	.datad(\ALU_inst|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~45 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N8
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~27 (
// Equation(s):
// \ALU_inst|ShiftLeft0~27_combout  = (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux29~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux28~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_4to1_inst1|Mux28~21_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_4to1_inst1|Mux29~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~27 .lut_mask = 16'h0E04;
defparam \ALU_inst|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~43 (
// Equation(s):
// \ALU_inst|ShiftLeft0~43_combout  = (\ALU_inst|ShiftLeft0~27_combout ) # ((\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftLeft0~22_combout ))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~27_combout ),
	.datad(\ALU_inst|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~43 .lut_mask = 16'hFAF0;
defparam \ALU_inst|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~81 (
// Equation(s):
// \ALU_inst|ShiftLeft0~81_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~43_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~45_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~45_combout ),
	.datad(\ALU_inst|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~81 .lut_mask = 16'hC840;
defparam \ALU_inst|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~82 (
// Equation(s):
// \ALU_inst|ShiftLeft0~82_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[13]~461_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[15]~460_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[15]~460_combout ),
	.datac(\REGBANK_inst|read_data1[13]~461_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~82 .lut_mask = 16'hF0CC;
defparam \ALU_inst|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~83 (
// Equation(s):
// \ALU_inst|ShiftLeft0~83_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~77_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~82_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~82_combout ),
	.datad(\ALU_inst|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~83 .lut_mask = 16'hFA50;
defparam \ALU_inst|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~59 (
// Equation(s):
// \ALU_inst|ShiftLeft0~59_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux23~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux22~21_combout ))))

	.dataa(\mux_4to1_inst1|Mux22~21_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux23~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~59 .lut_mask = 16'hC808;
defparam \ALU_inst|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~60 (
// Equation(s):
// \ALU_inst|ShiftLeft0~60_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[10]~465_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[11]~464_combout )))

	.dataa(\REGBANK_inst|read_data1[10]~465_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\REGBANK_inst|read_data1[11]~464_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~60 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~61 (
// Equation(s):
// \ALU_inst|ShiftLeft0~61_combout  = (\ALU_inst|ShiftLeft0~59_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftLeft0~60_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|ShiftLeft0~59_combout ),
	.datad(\ALU_inst|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~61 .lut_mask = 16'hF2F0;
defparam \ALU_inst|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~84 (
// Equation(s):
// \ALU_inst|ShiftLeft0~84_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftLeft0~61_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~12_combout  & (\ALU_inst|ShiftLeft0~83_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~83_combout ),
	.datad(\ALU_inst|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~84 .lut_mask = 16'hEA40;
defparam \ALU_inst|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~147 (
// Equation(s):
// \ALU_inst|ShiftLeft0~147_combout  = (\ALU_inst|ShiftRight0~79_combout  & ((\ALU_inst|ShiftLeft0~81_combout ) # ((!\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftLeft0~84_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftRight0~79_combout ),
	.datac(\ALU_inst|ShiftLeft0~81_combout ),
	.datad(\ALU_inst|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~147_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~147 .lut_mask = 16'hC4C0;
defparam \ALU_inst|ShiftLeft0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N30
cycloneive_lcell_comb \ALU_inst|Mux16~5 (
// Equation(s):
// \ALU_inst|Mux16~5_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (\ALUcontrol_inst|Mux0~1_combout )) # (!\ALUcontrol_inst|Mux2~1_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|Add0~30_combout )) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// ((\ALU_inst|ShiftLeft0~147_combout )))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Add0~30_combout ),
	.datad(\ALU_inst|ShiftLeft0~147_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~5 .lut_mask = 16'hD9C8;
defparam \ALU_inst|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N14
cycloneive_lcell_comb \ALU_inst|ShiftRight0~82 (
// Equation(s):
// \ALU_inst|ShiftRight0~82_combout  = (\mux_4to1_inst1|Mux0~2_combout  & (\mux_2to1_inst1|salida[4]~49_combout  & (\ALU_inst|ShiftRight0~30_combout  & !\ALU_inst|ShiftLeft0~21_combout )))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\ALU_inst|ShiftRight0~30_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~82 .lut_mask = 16'h0080;
defparam \ALU_inst|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~83 (
// Equation(s):
// \ALU_inst|ShiftRight0~83_combout  = (\ALU_inst|ShiftRight0~82_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & \ALU_inst|ShiftRight0~81_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight0~82_combout ),
	.datad(\ALU_inst|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~83 .lut_mask = 16'hFCF0;
defparam \ALU_inst|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N6
cycloneive_lcell_comb \ALU_inst|Mux16~6 (
// Equation(s):
// \ALU_inst|Mux16~6_combout  = (\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux16~5_combout  & (\ALU_inst|RESULTADO~35_combout )) # (!\ALU_inst|Mux16~5_combout  & ((\ALU_inst|ShiftRight0~83_combout ))))) # (!\ALUcontrol_inst|Mux2~1_combout  & 
// (((\ALU_inst|Mux16~5_combout ))))

	.dataa(\ALU_inst|RESULTADO~35_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\ALU_inst|Mux16~5_combout ),
	.datad(\ALU_inst|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~6 .lut_mask = 16'hBCB0;
defparam \ALU_inst|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N8
cycloneive_lcell_comb \ALU_inst|Mux16~7 (
// Equation(s):
// \ALU_inst|Mux16~7_combout  = (\ALUcontrol_inst|Mux1~2_combout  & (((\ALUcontrol_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux1~2_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|Mux16~4_combout )) # (!\ALUcontrol_inst|Mux3~2_combout  & 
// ((\ALU_inst|Mux16~6_combout )))))

	.dataa(\ALUcontrol_inst|Mux1~2_combout ),
	.datab(\ALU_inst|Mux16~4_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Mux16~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~7 .lut_mask = 16'hE5E0;
defparam \ALU_inst|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N30
cycloneive_lcell_comb \ALU_inst|Add1~30 (
// Equation(s):
// \ALU_inst|Add1~30_combout  = (\mux_2to1_inst1|salida[15]~71_combout  & ((\mux_4to1_inst1|Mux16~0_combout  & (!\ALU_inst|Add1~29 )) # (!\mux_4to1_inst1|Mux16~0_combout  & ((\ALU_inst|Add1~29 ) # (GND))))) # (!\mux_2to1_inst1|salida[15]~71_combout  & 
// ((\mux_4to1_inst1|Mux16~0_combout  & (\ALU_inst|Add1~29  & VCC)) # (!\mux_4to1_inst1|Mux16~0_combout  & (!\ALU_inst|Add1~29 ))))
// \ALU_inst|Add1~31  = CARRY((\mux_2to1_inst1|salida[15]~71_combout  & ((!\ALU_inst|Add1~29 ) # (!\mux_4to1_inst1|Mux16~0_combout ))) # (!\mux_2to1_inst1|salida[15]~71_combout  & (!\mux_4to1_inst1|Mux16~0_combout  & !\ALU_inst|Add1~29 )))

	.dataa(\mux_2to1_inst1|salida[15]~71_combout ),
	.datab(\mux_4to1_inst1|Mux16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~29 ),
	.combout(\ALU_inst|Add1~30_combout ),
	.cout(\ALU_inst|Add1~31 ));
// synopsys translate_off
defparam \ALU_inst|Add1~30 .lut_mask = 16'h692B;
defparam \ALU_inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N2
cycloneive_lcell_comb \ALU_inst|Mux16~9 (
// Equation(s):
// \ALU_inst|Mux16~9_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (\ALUcontrol_inst|Mux0~1_combout  & \ALU_inst|Add1~30_combout ))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Add1~30_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~9 .lut_mask = 16'h8800;
defparam \ALU_inst|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N22
cycloneive_lcell_comb \ALU_inst|Mux16~8 (
// Equation(s):
// \ALU_inst|Mux16~8_combout  = (\ALUcontrol_inst|Mux1~2_combout  & ((\ALU_inst|Mux16~7_combout  & ((\ALU_inst|Mux16~9_combout ))) # (!\ALU_inst|Mux16~7_combout  & (\ALU_inst|Mux16~3_combout )))) # (!\ALUcontrol_inst|Mux1~2_combout  & 
// (((\ALU_inst|Mux16~7_combout ))))

	.dataa(\ALU_inst|Mux16~3_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALU_inst|Mux16~7_combout ),
	.datad(\ALU_inst|Mux16~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux16~8 .lut_mask = 16'hF838;
defparam \ALU_inst|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N10
cycloneive_lcell_comb \mux_2to1_inst2|salida[15]~15 (
// Equation(s):
// \mux_2to1_inst2|salida[15]~15_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux16~8_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[15]~input_o ))

	.dataa(\ddata_r[15]~input_o ),
	.datab(gnd),
	.datac(\ALU_inst|Mux16~8_combout ),
	.datad(\control_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[15]~15 .lut_mask = 16'hF0AA;
defparam \mux_2to1_inst2|salida[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N25
dffeas \REGBANK_inst|mem[21][15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[15]~15_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[21][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[21][15] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[21][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~315 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~315_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][15]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][15]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][15]~q ),
	.datad(\REGBANK_inst|mem[25][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~315_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~315 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[15]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~316 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~316_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[15]~315_combout  & ((\REGBANK_inst|mem[29][15]~q ))) # (!\REGBANK_inst|read_data2[15]~315_combout  & (\REGBANK_inst|mem[21][15]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[15]~315_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][15]~q ),
	.datac(\REGBANK_inst|mem[29][15]~q ),
	.datad(\REGBANK_inst|read_data2[15]~315_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~316_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~316 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[15]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~322 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~322_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[27][15]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[19][15]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][15]~q ),
	.datad(\REGBANK_inst|mem[27][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~322_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~322 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[15]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~323 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~323_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[15]~322_combout  & (\REGBANK_inst|mem[31][15]~q )) # (!\REGBANK_inst|read_data2[15]~322_combout  & ((\REGBANK_inst|mem[23][15]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[15]~322_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[15]~322_combout ),
	.datac(\REGBANK_inst|mem[31][15]~q ),
	.datad(\REGBANK_inst|mem[23][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~323_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~323 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[15]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~319 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~319_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[20][15]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[16][15]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[20][15]~q ),
	.datad(\REGBANK_inst|mem[16][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~319_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~319 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[15]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~320 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~320_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[15]~319_combout  & (\REGBANK_inst|mem[28][15]~q )) # (!\REGBANK_inst|read_data2[15]~319_combout  & ((\REGBANK_inst|mem[24][15]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[15]~319_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[28][15]~q ),
	.datac(\REGBANK_inst|mem[24][15]~q ),
	.datad(\REGBANK_inst|read_data2[15]~319_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~320_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~320 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[15]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~317 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~317_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[22][15]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][15]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][15]~q ),
	.datad(\REGBANK_inst|mem[22][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~317_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~317 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[15]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~318 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~318_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[15]~317_combout  & ((\REGBANK_inst|mem[30][15]~q ))) # (!\REGBANK_inst|read_data2[15]~317_combout  & (\REGBANK_inst|mem[26][15]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[15]~317_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[26][15]~q ),
	.datac(\REGBANK_inst|mem[30][15]~q ),
	.datad(\REGBANK_inst|read_data2[15]~317_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~318_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~318 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[15]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~321 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~321_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[15]~318_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[15]~320_combout )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[15]~320_combout ),
	.datad(\REGBANK_inst|read_data2[15]~318_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~321_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~321 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[15]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~324 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~324_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[15]~321_combout  & ((\REGBANK_inst|read_data2[15]~323_combout ))) # (!\REGBANK_inst|read_data2[15]~321_combout  & (\REGBANK_inst|read_data2[15]~316_combout )))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[15]~321_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[15]~316_combout ),
	.datac(\REGBANK_inst|read_data2[15]~323_combout ),
	.datad(\REGBANK_inst|read_data2[15]~321_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~324_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~324 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[15]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~332 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~332_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[13][15]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[12][15]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[12][15]~q ),
	.datad(\REGBANK_inst|mem[13][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~332_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~332 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[15]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~333 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~333_combout  = (\REGBANK_inst|read_data2[15]~332_combout  & (((\REGBANK_inst|mem[15][15]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[15]~332_combout  & (\idata[21]~input_o  & (\REGBANK_inst|mem[14][15]~q )))

	.dataa(\REGBANK_inst|read_data2[15]~332_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][15]~q ),
	.datad(\REGBANK_inst|mem[15][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~333_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~333 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data2[15]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~327 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~327_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[10][15]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][15]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][15]~q ),
	.datad(\REGBANK_inst|mem[10][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~327_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~327 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[15]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~328 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~328_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[15]~327_combout  & ((\REGBANK_inst|mem[11][15]~q ))) # (!\REGBANK_inst|read_data2[15]~327_combout  & (\REGBANK_inst|mem[9][15]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[15]~327_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[9][15]~q ),
	.datac(\REGBANK_inst|mem[11][15]~q ),
	.datad(\REGBANK_inst|read_data2[15]~327_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~328_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~328 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[15]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~329 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~329_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][15]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][15]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][15]~q ),
	.datad(\REGBANK_inst|mem[2][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~329 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~330 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~330_combout  = (\REGBANK_inst|read_data2[15]~329_combout  & (((\REGBANK_inst|mem[3][15]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[15]~329_combout  & (\idata[20]~input_o  & ((\REGBANK_inst|mem[1][15]~q ))))

	.dataa(\REGBANK_inst|read_data2[15]~329_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[3][15]~q ),
	.datad(\REGBANK_inst|mem[1][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~330_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~330 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[15]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~331 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~331_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|read_data2[15]~328_combout )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|read_data2[15]~330_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[15]~328_combout ),
	.datad(\REGBANK_inst|read_data2[15]~330_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~331_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~331 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[15]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~325 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~325_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[5][15]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][15]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][15]~q ),
	.datad(\REGBANK_inst|mem[5][15]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~325_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~325 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[15]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~326 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~326_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[15]~325_combout  & ((\REGBANK_inst|mem[7][15]~q ))) # (!\REGBANK_inst|read_data2[15]~325_combout  & (\REGBANK_inst|mem[6][15]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[15]~325_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[6][15]~q ),
	.datac(\REGBANK_inst|mem[7][15]~q ),
	.datad(\REGBANK_inst|read_data2[15]~325_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~326_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~326 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[15]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~334 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~334_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[15]~331_combout  & (\REGBANK_inst|read_data2[15]~333_combout )) # (!\REGBANK_inst|read_data2[15]~331_combout  & ((\REGBANK_inst|read_data2[15]~326_combout ))))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[15]~331_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[15]~333_combout ),
	.datac(\REGBANK_inst|read_data2[15]~331_combout ),
	.datad(\REGBANK_inst|read_data2[15]~326_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~334_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~334 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[15]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[15]~335 (
// Equation(s):
// \REGBANK_inst|read_data2[15]~335_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[15]~324_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[15]~334_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\REGBANK_inst|read_data2[15]~324_combout ),
	.datac(\idata[24]~input_o ),
	.datad(\REGBANK_inst|read_data2[15]~334_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[15]~335_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[15]~335 .lut_mask = 16'hC5C0;
defparam \REGBANK_inst|read_data2[15]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N18
cycloneive_lcell_comb \mux_2to1_inst1|salida[15]~71 (
// Equation(s):
// \mux_2to1_inst1|salida[15]~71_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[15]~335_combout ))))

	.dataa(\Imm_Gen_inst|WideOr0~3_combout ),
	.datab(\idata[31]~input_o ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[15]~335_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[15]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[15]~71 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[15]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N0
cycloneive_lcell_comb \ALU_inst|Add1~32 (
// Equation(s):
// \ALU_inst|Add1~32_combout  = ((\mux_4to1_inst1|Mux15~0_combout  $ (\mux_2to1_inst1|salida[16]~70_combout  $ (\ALU_inst|Add1~31 )))) # (GND)
// \ALU_inst|Add1~33  = CARRY((\mux_4to1_inst1|Mux15~0_combout  & ((!\ALU_inst|Add1~31 ) # (!\mux_2to1_inst1|salida[16]~70_combout ))) # (!\mux_4to1_inst1|Mux15~0_combout  & (!\mux_2to1_inst1|salida[16]~70_combout  & !\ALU_inst|Add1~31 )))

	.dataa(\mux_4to1_inst1|Mux15~0_combout ),
	.datab(\mux_2to1_inst1|salida[16]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~31 ),
	.combout(\ALU_inst|Add1~32_combout ),
	.cout(\ALU_inst|Add1~33 ));
// synopsys translate_off
defparam \ALU_inst|Add1~32 .lut_mask = 16'h962B;
defparam \ALU_inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N30
cycloneive_lcell_comb \ALU_inst|Mux15~10 (
// Equation(s):
// \ALU_inst|Mux15~10_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (\ALU_inst|Add1~32_combout  & \ALUcontrol_inst|Mux0~1_combout ))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Add1~32_combout ),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~10 .lut_mask = 16'hA000;
defparam \ALU_inst|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight0~9 (
// Equation(s):
// \ALU_inst|ShiftRight0~9_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~7_combout ) # ((\ALU_inst|ShiftRight0~8_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftRight0~6_combout ))))

	.dataa(\ALU_inst|ShiftRight0~7_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~8_combout ),
	.datad(\ALU_inst|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~9 .lut_mask = 16'hFBC8;
defparam \ALU_inst|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight0~16 (
// Equation(s):
// \ALU_inst|ShiftRight0~16_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~12_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~15_combout )))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight0~12_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~16 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N2
cycloneive_lcell_comb \ALU_inst|Mux15~2 (
// Equation(s):
// \ALU_inst|Mux15~2_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight0~9_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~16_combout )))

	.dataa(\ALU_inst|ShiftRight0~9_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~2 .lut_mask = 16'hBB88;
defparam \ALU_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N16
cycloneive_lcell_comb \ALU_inst|Mux15~3 (
// Equation(s):
// \ALU_inst|Mux15~3_combout  = (\ALU_inst|Mux8~10_combout  & ((\ALU_inst|ShiftRight0~79_combout  & ((\ALU_inst|Mux15~2_combout ))) # (!\ALU_inst|ShiftRight0~79_combout  & (\REGBANK_inst|read_data1[31]~24_combout ))))

	.dataa(\ALU_inst|Mux8~10_combout ),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\ALU_inst|ShiftRight0~79_combout ),
	.datad(\ALU_inst|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~3 .lut_mask = 16'hA808;
defparam \ALU_inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N22
cycloneive_lcell_comb \ALU_inst|Mux15~4 (
// Equation(s):
// \ALU_inst|Mux15~4_combout  = (\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux15~3_combout ) # ((\mux_2to1_inst1|salida[16]~70_combout  & \ALUcontrol_inst|Mux0~1_combout ))))

	.dataa(\mux_2to1_inst1|salida[16]~70_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALUcontrol_inst|Mux2~1_combout ),
	.datad(\ALU_inst|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~4 .lut_mask = 16'hF080;
defparam \ALU_inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N8
cycloneive_lcell_comb \ALU_inst|Mux15~5 (
// Equation(s):
// \ALU_inst|Mux15~5_combout  = (!\ALUcontrol_inst|Mux2~1_combout  & ((\mux_4to1_inst1|Mux15~0_combout  & ((\ALUcontrol_inst|Mux0~1_combout ) # (!\mux_2to1_inst1|salida[16]~70_combout ))) # (!\mux_4to1_inst1|Mux15~0_combout  & 
// ((\mux_2to1_inst1|salida[16]~70_combout )))))

	.dataa(\mux_4to1_inst1|Mux15~0_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALUcontrol_inst|Mux2~1_combout ),
	.datad(\mux_2to1_inst1|salida[16]~70_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~5 .lut_mask = 16'h0D0A;
defparam \ALU_inst|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N20
cycloneive_lcell_comb \ALU_inst|RESULTADO~36 (
// Equation(s):
// \ALU_inst|RESULTADO~36_combout  = (\mux_4to1_inst1|Mux15~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[16]~356_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux15~0_combout ),
	.datad(\REGBANK_inst|read_data2[16]~356_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~36 .lut_mask = 16'hB0A0;
defparam \ALU_inst|RESULTADO~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~91 (
// Equation(s):
// \ALU_inst|ShiftLeft0~91_combout  = (\mux_4to1_inst1|Mux31~21_combout  & \ALU_inst|ShiftRight0~30_combout )

	.dataa(gnd),
	.datab(\mux_4to1_inst1|Mux31~21_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~91 .lut_mask = 16'hCC00;
defparam \ALU_inst|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~89 (
// Equation(s):
// \ALU_inst|ShiftLeft0~89_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~32_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~48_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~32_combout ),
	.datad(\ALU_inst|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~89 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~86 (
// Equation(s):
// \ALU_inst|ShiftLeft0~86_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[14]~462_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[16]~459_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[16]~459_combout ),
	.datad(\REGBANK_inst|read_data1[14]~462_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~86 .lut_mask = 16'hFC30;
defparam \ALU_inst|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~87 (
// Equation(s):
// \ALU_inst|ShiftLeft0~87_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~82_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~86_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~82_combout ),
	.datad(\ALU_inst|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~87 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~88 (
// Equation(s):
// \ALU_inst|ShiftLeft0~88_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftLeft0~67_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftLeft0~87_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~67_combout ),
	.datad(\ALU_inst|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~88 .lut_mask = 16'hE4A0;
defparam \ALU_inst|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~90 (
// Equation(s):
// \ALU_inst|ShiftLeft0~90_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~89_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftLeft0~88_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~89_combout ),
	.datad(\ALU_inst|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~90 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~92 (
// Equation(s):
// \ALU_inst|ShiftLeft0~92_combout  = (!\ALU_inst|ShiftLeft0~21_combout  & ((\mux_2to1_inst1|salida[4]~49_combout  & (\ALU_inst|ShiftLeft0~91_combout )) # (!\mux_2to1_inst1|salida[4]~49_combout  & ((\ALU_inst|ShiftLeft0~90_combout )))))

	.dataa(\mux_2to1_inst1|salida[4]~49_combout ),
	.datab(\ALU_inst|ShiftLeft0~91_combout ),
	.datac(\ALU_inst|ShiftLeft0~21_combout ),
	.datad(\ALU_inst|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~92 .lut_mask = 16'h0D08;
defparam \ALU_inst|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N0
cycloneive_lcell_comb \ALU_inst|Add0~32 (
// Equation(s):
// \ALU_inst|Add0~32_combout  = ((\mux_2to1_inst1|salida[16]~70_combout  $ (\mux_4to1_inst1|Mux15~0_combout  $ (!\ALU_inst|Add0~31 )))) # (GND)
// \ALU_inst|Add0~33  = CARRY((\mux_2to1_inst1|salida[16]~70_combout  & ((\mux_4to1_inst1|Mux15~0_combout ) # (!\ALU_inst|Add0~31 ))) # (!\mux_2to1_inst1|salida[16]~70_combout  & (\mux_4to1_inst1|Mux15~0_combout  & !\ALU_inst|Add0~31 )))

	.dataa(\mux_2to1_inst1|salida[16]~70_combout ),
	.datab(\mux_4to1_inst1|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~31 ),
	.combout(\ALU_inst|Add0~32_combout ),
	.cout(\ALU_inst|Add0~33 ));
// synopsys translate_off
defparam \ALU_inst|Add0~32 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N4
cycloneive_lcell_comb \ALU_inst|Mux15~6 (
// Equation(s):
// \ALU_inst|Mux15~6_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (\ALUcontrol_inst|Mux0~1_combout )) # (!\ALUcontrol_inst|Mux2~1_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & ((\ALU_inst|Add0~32_combout ))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALU_inst|ShiftLeft0~92_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|ShiftLeft0~92_combout ),
	.datad(\ALU_inst|Add0~32_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~6 .lut_mask = 16'hDC98;
defparam \ALU_inst|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~17 (
// Equation(s):
// \ALU_inst|ShiftRight0~17_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight0~9_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~16_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~9_combout ),
	.datad(\ALU_inst|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~17 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight0~84 (
// Equation(s):
// \ALU_inst|ShiftRight0~84_combout  = (\ALU_inst|ShiftRight0~79_combout  & \ALU_inst|ShiftRight0~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight0~79_combout ),
	.datad(\ALU_inst|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~84 .lut_mask = 16'hF000;
defparam \ALU_inst|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N18
cycloneive_lcell_comb \ALU_inst|Mux15~7 (
// Equation(s):
// \ALU_inst|Mux15~7_combout  = (\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux15~6_combout  & (\ALU_inst|RESULTADO~36_combout )) # (!\ALU_inst|Mux15~6_combout  & ((\ALU_inst|ShiftRight0~84_combout ))))) # (!\ALUcontrol_inst|Mux2~1_combout  & 
// (((\ALU_inst|Mux15~6_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALU_inst|RESULTADO~36_combout ),
	.datac(\ALU_inst|Mux15~6_combout ),
	.datad(\ALU_inst|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~7 .lut_mask = 16'hDAD0;
defparam \ALU_inst|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N12
cycloneive_lcell_comb \ALU_inst|Mux15~8 (
// Equation(s):
// \ALU_inst|Mux15~8_combout  = (\ALUcontrol_inst|Mux3~2_combout  & ((\ALUcontrol_inst|Mux1~2_combout ) # ((\ALU_inst|Mux15~5_combout )))) # (!\ALUcontrol_inst|Mux3~2_combout  & (!\ALUcontrol_inst|Mux1~2_combout  & ((\ALU_inst|Mux15~7_combout ))))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALU_inst|Mux15~5_combout ),
	.datad(\ALU_inst|Mux15~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~8 .lut_mask = 16'hB9A8;
defparam \ALU_inst|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N6
cycloneive_lcell_comb \ALU_inst|Mux15~9 (
// Equation(s):
// \ALU_inst|Mux15~9_combout  = (\ALUcontrol_inst|Mux1~2_combout  & ((\ALU_inst|Mux15~8_combout  & (\ALU_inst|Mux15~10_combout )) # (!\ALU_inst|Mux15~8_combout  & ((\ALU_inst|Mux15~4_combout ))))) # (!\ALUcontrol_inst|Mux1~2_combout  & 
// (((\ALU_inst|Mux15~8_combout ))))

	.dataa(\ALU_inst|Mux15~10_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALU_inst|Mux15~4_combout ),
	.datad(\ALU_inst|Mux15~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux15~9 .lut_mask = 16'hBBC0;
defparam \ALU_inst|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N0
cycloneive_lcell_comb \mux_2to1_inst2|salida[16]~16 (
// Equation(s):
// \mux_2to1_inst2|salida[16]~16_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux15~9_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[16]~input_o ))

	.dataa(gnd),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ddata_r[16]~input_o ),
	.datad(\ALU_inst|Mux15~9_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[16]~16 .lut_mask = 16'hFC30;
defparam \mux_2to1_inst2|salida[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N21
dffeas \REGBANK_inst|mem[12][16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[16]~16_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][16] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~353 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~353_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][16]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][16]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][16]~q ),
	.datad(\REGBANK_inst|mem[14][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~353_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~353 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[16]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~354 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~354_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[16]~353_combout  & ((\REGBANK_inst|mem[15][16]~q ))) # (!\REGBANK_inst|read_data2[16]~353_combout  & (\REGBANK_inst|mem[13][16]~q )))) # (!\idata[20]~input_o  & 
// (\REGBANK_inst|read_data2[16]~353_combout ))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[16]~353_combout ),
	.datac(\REGBANK_inst|mem[13][16]~q ),
	.datad(\REGBANK_inst|mem[15][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~354_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~354 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[16]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~346 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~346_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[9][16]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][16]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][16]~q ),
	.datad(\REGBANK_inst|mem[9][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~346_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~346 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[16]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~347 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~347_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[16]~346_combout  & (\REGBANK_inst|mem[11][16]~q )) # (!\REGBANK_inst|read_data2[16]~346_combout  & ((\REGBANK_inst|mem[10][16]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[16]~346_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[16]~346_combout ),
	.datac(\REGBANK_inst|mem[11][16]~q ),
	.datad(\REGBANK_inst|mem[10][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~347_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~347 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[16]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~350 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~350_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][16]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][16]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][16]~q ),
	.datad(\REGBANK_inst|mem[1][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~350_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~350 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[16]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~351 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~351_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[16]~350_combout  & ((\REGBANK_inst|mem[3][16]~q ))) # (!\REGBANK_inst|read_data2[16]~350_combout  & (\REGBANK_inst|mem[2][16]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[16]~350_combout ))))

	.dataa(\REGBANK_inst|mem[2][16]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][16]~q ),
	.datad(\REGBANK_inst|read_data2[16]~350_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~351_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~351 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[16]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~348 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~348_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][16]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][16]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][16]~q ),
	.datad(\REGBANK_inst|mem[6][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~348_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~348 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[16]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~349 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~349_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[16]~348_combout  & ((\REGBANK_inst|mem[7][16]~q ))) # (!\REGBANK_inst|read_data2[16]~348_combout  & (\REGBANK_inst|mem[5][16]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[16]~348_combout ))))

	.dataa(\REGBANK_inst|mem[5][16]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][16]~q ),
	.datad(\REGBANK_inst|read_data2[16]~348_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~349_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~349 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[16]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~352 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~352_combout  = (\idata[22]~input_o  & (((\idata[23]~input_o ) # (\REGBANK_inst|read_data2[16]~349_combout )))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[16]~351_combout  & (!\idata[23]~input_o )))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[16]~351_combout ),
	.datac(\idata[23]~input_o ),
	.datad(\REGBANK_inst|read_data2[16]~349_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~352_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~352 .lut_mask = 16'hAEA4;
defparam \REGBANK_inst|read_data2[16]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~355 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~355_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[16]~352_combout  & (\REGBANK_inst|read_data2[16]~354_combout )) # (!\REGBANK_inst|read_data2[16]~352_combout  & ((\REGBANK_inst|read_data2[16]~347_combout ))))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[16]~352_combout ))))

	.dataa(\REGBANK_inst|read_data2[16]~354_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[16]~347_combout ),
	.datad(\REGBANK_inst|read_data2[16]~352_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~355_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~355 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[16]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~340 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~340_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|mem[24][16]~q )) # (!\idata[23]~input_o  & ((\REGBANK_inst|mem[16][16]~q )))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[24][16]~q ),
	.datad(\REGBANK_inst|mem[16][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~340_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~340 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[16]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~341 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~341_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[16]~340_combout  & ((\REGBANK_inst|mem[28][16]~q ))) # (!\REGBANK_inst|read_data2[16]~340_combout  & (\REGBANK_inst|mem[20][16]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[16]~340_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[20][16]~q ),
	.datac(\REGBANK_inst|mem[28][16]~q ),
	.datad(\REGBANK_inst|read_data2[16]~340_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~341_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~341 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[16]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~338 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~338_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[21][16]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[17][16]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[21][16]~q ),
	.datad(\REGBANK_inst|mem[17][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~338_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~338 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[16]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~339 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~339_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[16]~338_combout  & ((\REGBANK_inst|mem[29][16]~q ))) # (!\REGBANK_inst|read_data2[16]~338_combout  & (\REGBANK_inst|mem[25][16]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[16]~338_combout ))))

	.dataa(\REGBANK_inst|mem[25][16]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][16]~q ),
	.datad(\REGBANK_inst|read_data2[16]~338_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~339_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~339 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[16]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~342 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~342_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|read_data2[16]~339_combout ))) # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[16]~341_combout 
// ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[16]~341_combout ),
	.datad(\REGBANK_inst|read_data2[16]~339_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~342_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~342 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[16]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~336 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~336_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][16]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][16]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][16]~q ),
	.datad(\REGBANK_inst|mem[26][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~336_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~336 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[16]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~337 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~337_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[16]~336_combout  & ((\REGBANK_inst|mem[30][16]~q ))) # (!\REGBANK_inst|read_data2[16]~336_combout  & (\REGBANK_inst|mem[22][16]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[16]~336_combout ))))

	.dataa(\REGBANK_inst|mem[22][16]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[30][16]~q ),
	.datad(\REGBANK_inst|read_data2[16]~336_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~337_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~337 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[16]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~343 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~343_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][16]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][16]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][16]~q ),
	.datad(\REGBANK_inst|mem[23][16]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~343_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~343 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[16]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~344 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~344_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[16]~343_combout  & ((\REGBANK_inst|mem[31][16]~q ))) # (!\REGBANK_inst|read_data2[16]~343_combout  & (\REGBANK_inst|mem[27][16]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[16]~343_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[27][16]~q ),
	.datac(\REGBANK_inst|mem[31][16]~q ),
	.datad(\REGBANK_inst|read_data2[16]~343_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~344_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~344 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[16]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~345 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~345_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[16]~342_combout  & ((\REGBANK_inst|read_data2[16]~344_combout ))) # (!\REGBANK_inst|read_data2[16]~342_combout  & (\REGBANK_inst|read_data2[16]~337_combout )))) 
// # (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[16]~342_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[16]~342_combout ),
	.datac(\REGBANK_inst|read_data2[16]~337_combout ),
	.datad(\REGBANK_inst|read_data2[16]~344_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~345_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~345 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[16]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[16]~356 (
// Equation(s):
// \REGBANK_inst|read_data2[16]~356_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[16]~345_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[16]~355_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[16]~355_combout ),
	.datad(\REGBANK_inst|read_data2[16]~345_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[16]~356_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[16]~356 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[16]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N14
cycloneive_lcell_comb \mux_2to1_inst1|salida[16]~70 (
// Equation(s):
// \mux_2to1_inst1|salida[16]~70_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[16]~356_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[16]~356_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[16]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[16]~70 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[16]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N2
cycloneive_lcell_comb \ALU_inst|Add0~34 (
// Equation(s):
// \ALU_inst|Add0~34_combout  = (\mux_2to1_inst1|salida[17]~69_combout  & ((\mux_4to1_inst1|Mux14~0_combout  & (\ALU_inst|Add0~33  & VCC)) # (!\mux_4to1_inst1|Mux14~0_combout  & (!\ALU_inst|Add0~33 )))) # (!\mux_2to1_inst1|salida[17]~69_combout  & 
// ((\mux_4to1_inst1|Mux14~0_combout  & (!\ALU_inst|Add0~33 )) # (!\mux_4to1_inst1|Mux14~0_combout  & ((\ALU_inst|Add0~33 ) # (GND)))))
// \ALU_inst|Add0~35  = CARRY((\mux_2to1_inst1|salida[17]~69_combout  & (!\mux_4to1_inst1|Mux14~0_combout  & !\ALU_inst|Add0~33 )) # (!\mux_2to1_inst1|salida[17]~69_combout  & ((!\ALU_inst|Add0~33 ) # (!\mux_4to1_inst1|Mux14~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[17]~69_combout ),
	.datab(\mux_4to1_inst1|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~33 ),
	.combout(\ALU_inst|Add0~34_combout ),
	.cout(\ALU_inst|Add0~35 ));
// synopsys translate_off
defparam \ALU_inst|Add0~34 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N4
cycloneive_lcell_comb \ALU_inst|Mux3~7 (
// Equation(s):
// \ALU_inst|Mux3~7_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux2~1_combout  & (\ALUcontrol_inst|Mux2~0_combout )) # (!\ALUcontrol_inst|Mux2~1_combout  & ((\ALUcontrol_inst|Mux3~1_combout ))))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALUcontrol_inst|Mux2~0_combout ))

	.dataa(\ALUcontrol_inst|Mux2~0_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALUcontrol_inst|Mux2~1_combout ),
	.datad(\ALUcontrol_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~7 .lut_mask = 16'hAEA2;
defparam \ALU_inst|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N12
cycloneive_lcell_comb \ALU_inst|Mux3~17 (
// Equation(s):
// \ALU_inst|Mux3~17_combout  = (\control_inst|Decoder0~2_combout  & (((\ALUcontrol_inst|Mux3~0_combout )))) # (!\control_inst|Decoder0~2_combout  & (\control_inst|ALUOp[1]~1_combout  & (\ALU_inst|Mux3~7_combout )))

	.dataa(\control_inst|ALUOp[1]~1_combout ),
	.datab(\ALU_inst|Mux3~7_combout ),
	.datac(\ALUcontrol_inst|Mux3~0_combout ),
	.datad(\control_inst|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~17 .lut_mask = 16'hF088;
defparam \ALU_inst|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N30
cycloneive_lcell_comb \ALU_inst|Mux3~8 (
// Equation(s):
// \ALU_inst|Mux3~8_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (((!\ALU_inst|Mux3~17_combout ) # (!\ALUcontrol_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux2~1_combout  & (!\ALUcontrol_inst|Mux0~1_combout  & ((!\ALU_inst|Mux3~17_combout ) # 
// (!\ALUcontrol_inst|Mux3~2_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Mux3~17_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~8 .lut_mask = 16'h0BBB;
defparam \ALU_inst|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N6
cycloneive_lcell_comb \ALU_inst|RESULTADO~38 (
// Equation(s):
// \ALU_inst|RESULTADO~38_combout  = (\mux_4to1_inst1|Mux14~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[17]~377_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[17]~377_combout ),
	.datad(\mux_4to1_inst1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~38 .lut_mask = 16'hDC00;
defparam \ALU_inst|RESULTADO~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~93 (
// Equation(s):
// \ALU_inst|ShiftLeft0~93_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[15]~460_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[17]~457_combout )))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[15]~460_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[17]~457_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~93 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~94 (
// Equation(s):
// \ALU_inst|ShiftLeft0~94_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~86_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~93_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~93_combout ),
	.datad(\ALU_inst|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~94 .lut_mask = 16'hFA50;
defparam \ALU_inst|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y58_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~95 (
// Equation(s):
// \ALU_inst|ShiftLeft0~95_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~73_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~94_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~94_combout ),
	.datad(\ALU_inst|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~95 .lut_mask = 16'hC840;
defparam \ALU_inst|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N24
cycloneive_lcell_comb \ALU_inst|Mux3~4 (
// Equation(s):
// \ALU_inst|Mux3~4_combout  = (\mux_2to1_inst1|salida[4]~49_combout ) # ((\ALUcontrol_inst|Mux3~2_combout ) # (\ALU_inst|ShiftLeft0~21_combout ))

	.dataa(\mux_2to1_inst1|salida[4]~49_combout ),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(gnd),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~4 .lut_mask = 16'hFFEE;
defparam \ALU_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~96 (
// Equation(s):
// \ALU_inst|ShiftLeft0~96_combout  = (\ALU_inst|ShiftLeft0~22_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & !\ALU_inst|ShiftLeft0~146_combout ))

	.dataa(\ALU_inst|ShiftLeft0~22_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~96 .lut_mask = 16'h0202;
defparam \ALU_inst|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N24
cycloneive_lcell_comb \ALU_inst|Equal0~22 (
// Equation(s):
// \ALU_inst|Equal0~22_combout  = \mux_4to1_inst1|Mux14~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[17]~377_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[17]~377_combout ),
	.datad(\mux_4to1_inst1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~22 .lut_mask = 16'h23DC;
defparam \ALU_inst|Equal0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N30
cycloneive_lcell_comb \ALU_inst|Mux3~6 (
// Equation(s):
// \ALU_inst|Mux3~6_combout  = (\ALUcontrol_inst|Mux3~2_combout ) # ((\mux_2to1_inst1|salida[3]~50_combout  & (!\mux_2to1_inst1|salida[4]~49_combout  & !\ALU_inst|ShiftLeft0~21_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\mux_2to1_inst1|salida[4]~49_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~6 .lut_mask = 16'hCCCE;
defparam \ALU_inst|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N0
cycloneive_lcell_comb \ALU_inst|Mux3~5 (
// Equation(s):
// \ALU_inst|Mux3~5_combout  = (\ALUcontrol_inst|Mux3~2_combout ) # ((\mux_2to1_inst1|salida[4]~49_combout  & !\ALU_inst|ShiftLeft0~21_combout ))

	.dataa(gnd),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\mux_2to1_inst1|salida[4]~49_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~5 .lut_mask = 16'hCCFC;
defparam \ALU_inst|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N12
cycloneive_lcell_comb \ALU_inst|Mux14~2 (
// Equation(s):
// \ALU_inst|Mux14~2_combout  = (\ALU_inst|Mux3~6_combout  & (((\ALU_inst|Equal0~22_combout ) # (!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (\ALU_inst|ShiftLeft0~96_combout  & ((\ALU_inst|Mux3~5_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~96_combout ),
	.datab(\ALU_inst|Equal0~22_combout ),
	.datac(\ALU_inst|Mux3~6_combout ),
	.datad(\ALU_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~2 .lut_mask = 16'hCAF0;
defparam \ALU_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N20
cycloneive_lcell_comb \ALU_inst|Mux14~3 (
// Equation(s):
// \ALU_inst|Mux14~3_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux14~2_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux14~2_combout  & ((\ALU_inst|ShiftLeft0~53_combout ))) # (!\ALU_inst|Mux14~2_combout  & 
// (\ALU_inst|ShiftLeft0~95_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~95_combout ),
	.datab(\ALU_inst|ShiftLeft0~53_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~3 .lut_mask = 16'hFC0A;
defparam \ALU_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N18
cycloneive_lcell_comb \ALU_inst|Mux14~4 (
// Equation(s):
// \ALU_inst|Mux14~4_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~38_combout )) # (!\ALU_inst|Mux3~17_combout  & ((\ALU_inst|Mux14~3_combout ))))) # (!\ALU_inst|Mux3~8_combout  & (!\ALU_inst|Mux3~17_combout ))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|Mux3~17_combout ),
	.datac(\ALU_inst|RESULTADO~38_combout ),
	.datad(\ALU_inst|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~4 .lut_mask = 16'hB391;
defparam \ALU_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N4
cycloneive_lcell_comb \ALU_inst|Mux14~5 (
// Equation(s):
// \ALU_inst|Mux14~5_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux14~4_combout  & ((\ALU_inst|Add0~34_combout ))) # (!\ALU_inst|Mux14~4_combout  & (\ALU_inst|RESULTADO~37_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux14~4_combout 
// ))))

	.dataa(\ALU_inst|RESULTADO~37_combout ),
	.datab(\ALU_inst|Mux3~3_combout ),
	.datac(\ALU_inst|Add0~34_combout ),
	.datad(\ALU_inst|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~5 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N2
cycloneive_lcell_comb \ALU_inst|Add1~34 (
// Equation(s):
// \ALU_inst|Add1~34_combout  = (\mux_4to1_inst1|Mux14~0_combout  & ((\mux_2to1_inst1|salida[17]~69_combout  & (!\ALU_inst|Add1~33 )) # (!\mux_2to1_inst1|salida[17]~69_combout  & (\ALU_inst|Add1~33  & VCC)))) # (!\mux_4to1_inst1|Mux14~0_combout  & 
// ((\mux_2to1_inst1|salida[17]~69_combout  & ((\ALU_inst|Add1~33 ) # (GND))) # (!\mux_2to1_inst1|salida[17]~69_combout  & (!\ALU_inst|Add1~33 ))))
// \ALU_inst|Add1~35  = CARRY((\mux_4to1_inst1|Mux14~0_combout  & (\mux_2to1_inst1|salida[17]~69_combout  & !\ALU_inst|Add1~33 )) # (!\mux_4to1_inst1|Mux14~0_combout  & ((\mux_2to1_inst1|salida[17]~69_combout ) # (!\ALU_inst|Add1~33 ))))

	.dataa(\mux_4to1_inst1|Mux14~0_combout ),
	.datab(\mux_2to1_inst1|salida[17]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~33 ),
	.combout(\ALU_inst|Add1~34_combout ),
	.cout(\ALU_inst|Add1~35 ));
// synopsys translate_off
defparam \ALU_inst|Add1~34 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N14
cycloneive_lcell_comb \ALU_inst|ShiftRight1~4 (
// Equation(s):
// \ALU_inst|ShiftRight1~4_combout  = (!\mux_2to1_inst1|salida[3]~50_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~31_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~32_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftRight0~32_combout ),
	.datac(\mux_2to1_inst1|salida[3]~50_combout ),
	.datad(\ALU_inst|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~4 .lut_mask = 16'h0E04;
defparam \ALU_inst|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight1~9 (
// Equation(s):
// \ALU_inst|ShiftRight1~9_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight1~4_combout ) # ((\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight1~8_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight1~4_combout ),
	.datad(\ALU_inst|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~9 .lut_mask = 16'hC8C0;
defparam \ALU_inst|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N28
cycloneive_lcell_comb \ALU_inst|Mux14~0 (
// Equation(s):
// \ALU_inst|Mux14~0_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[17]~69_combout ) # ((\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux3~2_combout  & \ALU_inst|ShiftRight1~9_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[17]~69_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~0 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N6
cycloneive_lcell_comb \ALU_inst|Mux14~1 (
// Equation(s):
// \ALU_inst|Mux14~1_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux14~0_combout  & (\ALU_inst|Add1~34_combout )) # (!\ALU_inst|Mux14~0_combout  & ((\mux_4to1_inst1|Mux0~2_combout ))))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux14~0_combout 
// ))))

	.dataa(\ALU_inst|Add1~34_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~1 .lut_mask = 16'hAFC0;
defparam \ALU_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N6
cycloneive_lcell_comb \ALU_inst|Mux14~7 (
// Equation(s):
// \ALU_inst|Mux14~7_combout  = (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux14~1_combout ) # ((\ALU_inst|Mux14~6_combout  & \ALU_inst|Mux14~5_combout )))) # (!\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux14~5_combout )))

	.dataa(\ALU_inst|Mux1~0_combout ),
	.datab(\ALU_inst|Mux14~6_combout ),
	.datac(\ALU_inst|Mux14~5_combout ),
	.datad(\ALU_inst|Mux14~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~7 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N14
cycloneive_lcell_comb \ALU_inst|Mux14~8 (
// Equation(s):
// \ALU_inst|Mux14~8_combout  = (\ALU_inst|Mux14~7_combout ) # ((\ALU_inst|Mux13~0_combout  & ((\ALU_inst|ShiftRight0~87_combout ) # (\ALU_inst|ShiftRight0~88_combout ))))

	.dataa(\ALU_inst|ShiftRight0~87_combout ),
	.datab(\ALU_inst|Mux13~0_combout ),
	.datac(\ALU_inst|ShiftRight0~88_combout ),
	.datad(\ALU_inst|Mux14~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux14~8 .lut_mask = 16'hFFC8;
defparam \ALU_inst|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
cycloneive_lcell_comb \mux_2to1_inst2|salida[17]~17 (
// Equation(s):
// \mux_2to1_inst2|salida[17]~17_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux14~8_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[17]~input_o ))

	.dataa(\ddata_r[17]~input_o ),
	.datab(gnd),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux14~8_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[17]~17 .lut_mask = 16'hFA0A;
defparam \mux_2to1_inst2|salida[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y53_N29
dffeas \REGBANK_inst|mem[29][17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[17]~17_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][17] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~286 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~286_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[25][17]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][17]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[25][17]~q ),
	.datad(\REGBANK_inst|mem[17][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~286_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~286 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[17]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~287 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~287_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[17]~286_combout  & (\REGBANK_inst|mem[29][17]~q )) # (!\REGBANK_inst|read_data1[17]~286_combout  & ((\REGBANK_inst|mem[21][17]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[17]~286_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[29][17]~q ),
	.datac(\REGBANK_inst|mem[21][17]~q ),
	.datad(\REGBANK_inst|read_data1[17]~286_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~287_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~287 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[17]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~288 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~288_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|mem[22][17]~q ) # ((\idata[18]~input_o )))) # (!\idata[17]~input_o  & (((!\idata[18]~input_o  & \REGBANK_inst|mem[18][17]~q ))))

	.dataa(\REGBANK_inst|mem[22][17]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\idata[18]~input_o ),
	.datad(\REGBANK_inst|mem[18][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~288_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~288 .lut_mask = 16'hCBC8;
defparam \REGBANK_inst|read_data1[17]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~289 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~289_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[17]~288_combout  & ((\REGBANK_inst|mem[30][17]~q ))) # (!\REGBANK_inst|read_data1[17]~288_combout  & (\REGBANK_inst|mem[26][17]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[17]~288_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[26][17]~q ),
	.datac(\REGBANK_inst|mem[30][17]~q ),
	.datad(\REGBANK_inst|read_data1[17]~288_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~289_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~289 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[17]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~290 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~290_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][17]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][17]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][17]~q ),
	.datad(\REGBANK_inst|mem[16][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~290_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~290 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[17]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~291 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~291_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[17]~290_combout  & (\REGBANK_inst|mem[28][17]~q )) # (!\REGBANK_inst|read_data1[17]~290_combout  & ((\REGBANK_inst|mem[24][17]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[17]~290_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[28][17]~q ),
	.datac(\REGBANK_inst|mem[24][17]~q ),
	.datad(\REGBANK_inst|read_data1[17]~290_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~291_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~291 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[17]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~292 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~292_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|read_data1[17]~289_combout )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|read_data1[17]~291_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[17]~289_combout ),
	.datad(\REGBANK_inst|read_data1[17]~291_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~292_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~292 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[17]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~293 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~293_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[27][17]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[19][17]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[19][17]~q ),
	.datac(\REGBANK_inst|mem[27][17]~q ),
	.datad(\idata[18]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~293_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~293 .lut_mask = 16'hFA44;
defparam \REGBANK_inst|read_data1[17]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~294 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~294_combout  = (\REGBANK_inst|read_data1[17]~293_combout  & (((\REGBANK_inst|mem[31][17]~q )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[17]~293_combout  & (\idata[17]~input_o  & (\REGBANK_inst|mem[23][17]~q )))

	.dataa(\REGBANK_inst|read_data1[17]~293_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][17]~q ),
	.datad(\REGBANK_inst|mem[31][17]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~294 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[17]~295 (
// Equation(s):
// \REGBANK_inst|read_data1[17]~295_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[17]~292_combout  & ((\REGBANK_inst|read_data1[17]~294_combout ))) # (!\REGBANK_inst|read_data1[17]~292_combout  & (\REGBANK_inst|read_data1[17]~287_combout )))) 
// # (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[17]~292_combout ))))

	.dataa(\REGBANK_inst|read_data1[17]~287_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[17]~292_combout ),
	.datad(\REGBANK_inst|read_data1[17]~294_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[17]~295 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux14~0 (
// Equation(s):
// \mux_4to1_inst1|Mux14~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[17]~295_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[17]~305_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[17]~295_combout ),
	.datad(\REGBANK_inst|read_data1[17]~305_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux14~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N4
cycloneive_lcell_comb \ALU_inst|Add1~36 (
// Equation(s):
// \ALU_inst|Add1~36_combout  = ((\mux_4to1_inst1|Mux13~0_combout  $ (\mux_2to1_inst1|salida[18]~68_combout  $ (\ALU_inst|Add1~35 )))) # (GND)
// \ALU_inst|Add1~37  = CARRY((\mux_4to1_inst1|Mux13~0_combout  & ((!\ALU_inst|Add1~35 ) # (!\mux_2to1_inst1|salida[18]~68_combout ))) # (!\mux_4to1_inst1|Mux13~0_combout  & (!\mux_2to1_inst1|salida[18]~68_combout  & !\ALU_inst|Add1~35 )))

	.dataa(\mux_4to1_inst1|Mux13~0_combout ),
	.datab(\mux_2to1_inst1|salida[18]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~35 ),
	.combout(\ALU_inst|Add1~36_combout ),
	.cout(\ALU_inst|Add1~37 ));
// synopsys translate_off
defparam \ALU_inst|Add1~36 .lut_mask = 16'h962B;
defparam \ALU_inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N6
cycloneive_lcell_comb \ALU_inst|Add1~38 (
// Equation(s):
// \ALU_inst|Add1~38_combout  = (\mux_2to1_inst1|salida[19]~67_combout  & ((\mux_4to1_inst1|Mux12~0_combout  & (!\ALU_inst|Add1~37 )) # (!\mux_4to1_inst1|Mux12~0_combout  & ((\ALU_inst|Add1~37 ) # (GND))))) # (!\mux_2to1_inst1|salida[19]~67_combout  & 
// ((\mux_4to1_inst1|Mux12~0_combout  & (\ALU_inst|Add1~37  & VCC)) # (!\mux_4to1_inst1|Mux12~0_combout  & (!\ALU_inst|Add1~37 ))))
// \ALU_inst|Add1~39  = CARRY((\mux_2to1_inst1|salida[19]~67_combout  & ((!\ALU_inst|Add1~37 ) # (!\mux_4to1_inst1|Mux12~0_combout ))) # (!\mux_2to1_inst1|salida[19]~67_combout  & (!\mux_4to1_inst1|Mux12~0_combout  & !\ALU_inst|Add1~37 )))

	.dataa(\mux_2to1_inst1|salida[19]~67_combout ),
	.datab(\mux_4to1_inst1|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~37 ),
	.combout(\ALU_inst|Add1~38_combout ),
	.cout(\ALU_inst|Add1~39 ));
// synopsys translate_off
defparam \ALU_inst|Add1~38 .lut_mask = 16'h692B;
defparam \ALU_inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight1~38 (
// Equation(s):
// \ALU_inst|ShiftRight1~38_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~37_combout )))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[31]~24_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~38 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight1~39 (
// Equation(s):
// \ALU_inst|ShiftRight1~39_combout  = (\ALU_inst|ShiftRight0~54_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight1~38_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~54_combout ),
	.datad(\ALU_inst|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~39 .lut_mask = 16'hF8F0;
defparam \ALU_inst|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N10
cycloneive_lcell_comb \ALU_inst|Mux12~4 (
// Equation(s):
// \ALU_inst|Mux12~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALU_inst|Mux3~2_combout ) # ((\mux_2to1_inst1|salida[19]~67_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (!\ALU_inst|Mux3~2_combout  & (\ALU_inst|ShiftRight1~39_combout )))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALU_inst|Mux3~2_combout ),
	.datac(\ALU_inst|ShiftRight1~39_combout ),
	.datad(\mux_2to1_inst1|salida[19]~67_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~4 .lut_mask = 16'hBA98;
defparam \ALU_inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N16
cycloneive_lcell_comb \ALU_inst|Mux12~5 (
// Equation(s):
// \ALU_inst|Mux12~5_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux12~4_combout  & ((\ALU_inst|Add1~38_combout ))) # (!\ALU_inst|Mux12~4_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux12~4_combout 
// ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Mux3~2_combout ),
	.datac(\ALU_inst|Add1~38_combout ),
	.datad(\ALU_inst|Mux12~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~5 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N6
cycloneive_lcell_comb \ALU_inst|RESULTADO~41 (
// Equation(s):
// \ALU_inst|RESULTADO~41_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux12~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[19]~419_combout )))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[19]~419_combout ),
	.datad(\mux_4to1_inst1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~41 .lut_mask = 16'hFFBA;
defparam \ALU_inst|RESULTADO~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N4
cycloneive_lcell_comb \ALU_inst|Add0~36 (
// Equation(s):
// \ALU_inst|Add0~36_combout  = ((\mux_2to1_inst1|salida[18]~68_combout  $ (\mux_4to1_inst1|Mux13~0_combout  $ (!\ALU_inst|Add0~35 )))) # (GND)
// \ALU_inst|Add0~37  = CARRY((\mux_2to1_inst1|salida[18]~68_combout  & ((\mux_4to1_inst1|Mux13~0_combout ) # (!\ALU_inst|Add0~35 ))) # (!\mux_2to1_inst1|salida[18]~68_combout  & (\mux_4to1_inst1|Mux13~0_combout  & !\ALU_inst|Add0~35 )))

	.dataa(\mux_2to1_inst1|salida[18]~68_combout ),
	.datab(\mux_4to1_inst1|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~35 ),
	.combout(\ALU_inst|Add0~36_combout ),
	.cout(\ALU_inst|Add0~37 ));
// synopsys translate_off
defparam \ALU_inst|Add0~36 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N6
cycloneive_lcell_comb \ALU_inst|Add0~38 (
// Equation(s):
// \ALU_inst|Add0~38_combout  = (\mux_4to1_inst1|Mux12~0_combout  & ((\mux_2to1_inst1|salida[19]~67_combout  & (\ALU_inst|Add0~37  & VCC)) # (!\mux_2to1_inst1|salida[19]~67_combout  & (!\ALU_inst|Add0~37 )))) # (!\mux_4to1_inst1|Mux12~0_combout  & 
// ((\mux_2to1_inst1|salida[19]~67_combout  & (!\ALU_inst|Add0~37 )) # (!\mux_2to1_inst1|salida[19]~67_combout  & ((\ALU_inst|Add0~37 ) # (GND)))))
// \ALU_inst|Add0~39  = CARRY((\mux_4to1_inst1|Mux12~0_combout  & (!\mux_2to1_inst1|salida[19]~67_combout  & !\ALU_inst|Add0~37 )) # (!\mux_4to1_inst1|Mux12~0_combout  & ((!\ALU_inst|Add0~37 ) # (!\mux_2to1_inst1|salida[19]~67_combout ))))

	.dataa(\mux_4to1_inst1|Mux12~0_combout ),
	.datab(\mux_2to1_inst1|salida[19]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~37 ),
	.combout(\ALU_inst|Add0~38_combout ),
	.cout(\ALU_inst|Add0~39 ));
// synopsys translate_off
defparam \ALU_inst|Add0~38 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N24
cycloneive_lcell_comb \ALU_inst|RESULTADO~42 (
// Equation(s):
// \ALU_inst|RESULTADO~42_combout  = (\mux_4to1_inst1|Mux12~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[19]~419_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[19]~419_combout ),
	.datad(\mux_4to1_inst1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~42 .lut_mask = 16'hBA00;
defparam \ALU_inst|RESULTADO~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~97 (
// Equation(s):
// \ALU_inst|ShiftLeft0~97_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[16]~459_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[18]~458_combout ))

	.dataa(\REGBANK_inst|read_data1[18]~458_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[16]~459_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~97 .lut_mask = 16'hF0AA;
defparam \ALU_inst|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~100 (
// Equation(s):
// \ALU_inst|ShiftLeft0~100_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[17]~457_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[19]~456_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[19]~456_combout ),
	.datad(\REGBANK_inst|read_data1[17]~457_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~100 .lut_mask = 16'hFC30;
defparam \ALU_inst|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N8
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~101 (
// Equation(s):
// \ALU_inst|ShiftLeft0~101_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~97_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~100_combout )))

	.dataa(\ALU_inst|ShiftLeft0~97_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~101 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~102 (
// Equation(s):
// \ALU_inst|ShiftLeft0~102_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~83_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~101_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~101_combout ),
	.datac(\ALU_inst|ShiftLeft0~83_combout ),
	.datad(\ALU_inst|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~102 .lut_mask = 16'hE400;
defparam \ALU_inst|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~62 (
// Equation(s):
// \ALU_inst|ShiftLeft0~62_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~45_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~61_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~45_combout ),
	.datad(\ALU_inst|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~62 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N24
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~28 (
// Equation(s):
// \ALU_inst|ShiftLeft0~28_combout  = (\ALU_inst|ShiftLeft0~145_combout  & ((\ALU_inst|ShiftLeft0~27_combout ) # ((\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftLeft0~22_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~145_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|ShiftLeft0~27_combout ),
	.datad(\ALU_inst|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~28 .lut_mask = 16'hA8A0;
defparam \ALU_inst|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N6
cycloneive_lcell_comb \ALU_inst|Equal0~24 (
// Equation(s):
// \ALU_inst|Equal0~24_combout  = \mux_4to1_inst1|Mux12~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[19]~419_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux12~0_combout ),
	.datad(\REGBANK_inst|read_data2[19]~419_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~24 .lut_mask = 16'h4B5A;
defparam \ALU_inst|Equal0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N16
cycloneive_lcell_comb \ALU_inst|Mux12~0 (
// Equation(s):
// \ALU_inst|Mux12~0_combout  = (\ALU_inst|Mux3~6_combout  & (((\ALU_inst|Equal0~24_combout ) # (!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (\ALU_inst|ShiftLeft0~28_combout  & ((\ALU_inst|Mux3~5_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~28_combout ),
	.datab(\ALU_inst|Equal0~24_combout ),
	.datac(\ALU_inst|Mux3~6_combout ),
	.datad(\ALU_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~0 .lut_mask = 16'hCAF0;
defparam \ALU_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N2
cycloneive_lcell_comb \ALU_inst|Mux12~1 (
// Equation(s):
// \ALU_inst|Mux12~1_combout  = (\ALU_inst|Mux12~0_combout  & (((\ALU_inst|ShiftLeft0~62_combout ) # (\ALU_inst|Mux3~4_combout )))) # (!\ALU_inst|Mux12~0_combout  & (\ALU_inst|ShiftLeft0~102_combout  & ((!\ALU_inst|Mux3~4_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~102_combout ),
	.datab(\ALU_inst|ShiftLeft0~62_combout ),
	.datac(\ALU_inst|Mux12~0_combout ),
	.datad(\ALU_inst|Mux3~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~1 .lut_mask = 16'hF0CA;
defparam \ALU_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N28
cycloneive_lcell_comb \ALU_inst|Mux12~2 (
// Equation(s):
// \ALU_inst|Mux12~2_combout  = (\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~42_combout  & (\ALU_inst|Mux3~8_combout ))) # (!\ALU_inst|Mux3~17_combout  & (((\ALU_inst|Mux12~1_combout ) # (!\ALU_inst|Mux3~8_combout ))))

	.dataa(\ALU_inst|Mux3~17_combout ),
	.datab(\ALU_inst|RESULTADO~42_combout ),
	.datac(\ALU_inst|Mux3~8_combout ),
	.datad(\ALU_inst|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~2 .lut_mask = 16'hD585;
defparam \ALU_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y59_N30
cycloneive_lcell_comb \ALU_inst|Mux12~3 (
// Equation(s):
// \ALU_inst|Mux12~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux12~2_combout  & ((\ALU_inst|Add0~38_combout ))) # (!\ALU_inst|Mux12~2_combout  & (\ALU_inst|RESULTADO~41_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux12~2_combout 
// ))))

	.dataa(\ALU_inst|RESULTADO~41_combout ),
	.datab(\ALU_inst|Mux3~3_combout ),
	.datac(\ALU_inst|Add0~38_combout ),
	.datad(\ALU_inst|Mux12~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~3 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N10
cycloneive_lcell_comb \ALU_inst|Mux12~6 (
// Equation(s):
// \ALU_inst|Mux12~6_combout  = (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux12~5_combout ) # ((\ALU_inst|Mux14~6_combout  & \ALU_inst|Mux12~3_combout )))) # (!\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux12~3_combout ))))

	.dataa(\ALU_inst|Mux1~0_combout ),
	.datab(\ALU_inst|Mux14~6_combout ),
	.datac(\ALU_inst|Mux12~5_combout ),
	.datad(\ALU_inst|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~6 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N12
cycloneive_lcell_comb \ALU_inst|Mux12~7 (
// Equation(s):
// \ALU_inst|Mux12~7_combout  = (\ALU_inst|Mux12~6_combout ) # ((\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftRight0~57_combout ))

	.dataa(\ALU_inst|Mux13~0_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight0~57_combout ),
	.datad(\ALU_inst|Mux12~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux12~7 .lut_mask = 16'hFFA0;
defparam \ALU_inst|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N16
cycloneive_lcell_comb \mux_2to1_inst2|salida[19]~19 (
// Equation(s):
// \mux_2to1_inst2|salida[19]~19_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux12~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[19]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(\ddata_r[19]~input_o ),
	.datac(gnd),
	.datad(\ALU_inst|Mux12~7_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[19]~19 .lut_mask = 16'hEE44;
defparam \mux_2to1_inst2|salida[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N31
dffeas \REGBANK_inst|mem[12][19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[19]~19_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][19] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~416 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~416_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[13][19]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[12][19]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[12][19]~q ),
	.datad(\REGBANK_inst|mem[13][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~416_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~416 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[19]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~417 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~417_combout  = (\REGBANK_inst|read_data2[19]~416_combout  & (((\REGBANK_inst|mem[15][19]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[19]~416_combout  & (\idata[21]~input_o  & (\REGBANK_inst|mem[14][19]~q )))

	.dataa(\REGBANK_inst|read_data2[19]~416_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[14][19]~q ),
	.datad(\REGBANK_inst|mem[15][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~417_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~417 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data2[19]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~409 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~409_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][19]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][19]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][19]~q ),
	.datad(\REGBANK_inst|mem[5][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~409_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~409 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[19]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~410 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~410_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[19]~409_combout  & (\REGBANK_inst|mem[7][19]~q )) # (!\REGBANK_inst|read_data2[19]~409_combout  & ((\REGBANK_inst|mem[6][19]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[19]~409_combout ))))

	.dataa(\REGBANK_inst|mem[7][19]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[19]~409_combout ),
	.datad(\REGBANK_inst|mem[6][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~410_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~410 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[19]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~413 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~413_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[2][19]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][19]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][19]~q ),
	.datad(\REGBANK_inst|mem[2][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~413_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~413 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[19]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~414 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~414_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[19]~413_combout  & (\REGBANK_inst|mem[3][19]~q )) # (!\REGBANK_inst|read_data2[19]~413_combout  & ((\REGBANK_inst|mem[1][19]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[19]~413_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[3][19]~q ),
	.datac(\REGBANK_inst|read_data2[19]~413_combout ),
	.datad(\REGBANK_inst|mem[1][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~414_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~414 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[19]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~411 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~411_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[10][19]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][19]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][19]~q ),
	.datad(\REGBANK_inst|mem[10][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~411_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~411 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[19]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~412 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~412_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[19]~411_combout  & ((\REGBANK_inst|mem[11][19]~q ))) # (!\REGBANK_inst|read_data2[19]~411_combout  & (\REGBANK_inst|mem[9][19]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[19]~411_combout ))))

	.dataa(\REGBANK_inst|mem[9][19]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[11][19]~q ),
	.datad(\REGBANK_inst|read_data2[19]~411_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~412_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~412 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[19]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~415 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~415_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|read_data2[19]~412_combout ))) # (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[19]~414_combout 
// ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[19]~414_combout ),
	.datad(\REGBANK_inst|read_data2[19]~412_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~415_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~415 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[19]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~418 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~418_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[19]~415_combout  & (\REGBANK_inst|read_data2[19]~417_combout )) # (!\REGBANK_inst|read_data2[19]~415_combout  & ((\REGBANK_inst|read_data2[19]~410_combout ))))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[19]~415_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[19]~417_combout ),
	.datac(\REGBANK_inst|read_data2[19]~410_combout ),
	.datad(\REGBANK_inst|read_data2[19]~415_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~418_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~418 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[19]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~399 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~399_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][19]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][19]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][19]~q ),
	.datad(\REGBANK_inst|mem[25][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~399_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~399 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[19]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~400 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~400_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[19]~399_combout  & ((\REGBANK_inst|mem[29][19]~q ))) # (!\REGBANK_inst|read_data2[19]~399_combout  & (\REGBANK_inst|mem[21][19]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[19]~399_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][19]~q ),
	.datac(\REGBANK_inst|mem[29][19]~q ),
	.datad(\REGBANK_inst|read_data2[19]~399_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~400_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~400 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[19]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~406 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~406_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[27][19]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[19][19]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][19]~q ),
	.datad(\REGBANK_inst|mem[27][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~406_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~406 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[19]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~407 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~407_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[19]~406_combout  & ((\REGBANK_inst|mem[31][19]~q ))) # (!\REGBANK_inst|read_data2[19]~406_combout  & (\REGBANK_inst|mem[23][19]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[19]~406_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[23][19]~q ),
	.datac(\REGBANK_inst|mem[31][19]~q ),
	.datad(\REGBANK_inst|read_data2[19]~406_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~407_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~407 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[19]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~403 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~403_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][19]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][19]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][19]~q ),
	.datad(\REGBANK_inst|mem[20][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~403_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~403 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[19]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~404 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~404_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[19]~403_combout  & (\REGBANK_inst|mem[28][19]~q )) # (!\REGBANK_inst|read_data2[19]~403_combout  & ((\REGBANK_inst|mem[24][19]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[19]~403_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[28][19]~q ),
	.datac(\REGBANK_inst|read_data2[19]~403_combout ),
	.datad(\REGBANK_inst|mem[24][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~404_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~404 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[19]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~401 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~401_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[22][19]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][19]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][19]~q ),
	.datad(\REGBANK_inst|mem[22][19]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~401_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~401 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[19]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~402 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~402_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[19]~401_combout  & ((\REGBANK_inst|mem[30][19]~q ))) # (!\REGBANK_inst|read_data2[19]~401_combout  & (\REGBANK_inst|mem[26][19]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[19]~401_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[26][19]~q ),
	.datac(\REGBANK_inst|mem[30][19]~q ),
	.datad(\REGBANK_inst|read_data2[19]~401_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~402_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~402 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[19]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~405 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~405_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|read_data2[19]~402_combout ))) # (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[19]~404_combout 
// ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[19]~404_combout ),
	.datad(\REGBANK_inst|read_data2[19]~402_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~405_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~405 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[19]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~408 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~408_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[19]~405_combout  & ((\REGBANK_inst|read_data2[19]~407_combout ))) # (!\REGBANK_inst|read_data2[19]~405_combout  & (\REGBANK_inst|read_data2[19]~400_combout )))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[19]~405_combout ))))

	.dataa(\REGBANK_inst|read_data2[19]~400_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[19]~407_combout ),
	.datad(\REGBANK_inst|read_data2[19]~405_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~408_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~408 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[19]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[19]~419 (
// Equation(s):
// \REGBANK_inst|read_data2[19]~419_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[19]~408_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[19]~418_combout )))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[19]~418_combout ),
	.datad(\REGBANK_inst|read_data2[19]~408_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[19]~419_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[19]~419 .lut_mask = 16'hBA10;
defparam \REGBANK_inst|read_data2[19]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N0
cycloneive_lcell_comb \mux_2to1_inst1|salida[19]~67 (
// Equation(s):
// \mux_2to1_inst1|salida[19]~67_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[19]~419_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\Imm_Gen_inst|WideOr0~3_combout ),
	.datad(\REGBANK_inst|read_data2[19]~419_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[19]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[19]~67 .lut_mask = 16'hB380;
defparam \mux_2to1_inst1|salida[19]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N8
cycloneive_lcell_comb \ALU_inst|Add1~40 (
// Equation(s):
// \ALU_inst|Add1~40_combout  = ((\mux_2to1_inst1|salida[20]~66_combout  $ (\mux_4to1_inst1|Mux11~0_combout  $ (\ALU_inst|Add1~39 )))) # (GND)
// \ALU_inst|Add1~41  = CARRY((\mux_2to1_inst1|salida[20]~66_combout  & (\mux_4to1_inst1|Mux11~0_combout  & !\ALU_inst|Add1~39 )) # (!\mux_2to1_inst1|salida[20]~66_combout  & ((\mux_4to1_inst1|Mux11~0_combout ) # (!\ALU_inst|Add1~39 ))))

	.dataa(\mux_2to1_inst1|salida[20]~66_combout ),
	.datab(\mux_4to1_inst1|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~39 ),
	.combout(\ALU_inst|Add1~40_combout ),
	.cout(\ALU_inst|Add1~41 ));
// synopsys translate_off
defparam \ALU_inst|Add1~40 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N10
cycloneive_lcell_comb \ALU_inst|Mux11~5 (
// Equation(s):
// \ALU_inst|Mux11~5_combout  = (\ALU_inst|Mux11~4_combout  & (((\ALU_inst|Add1~40_combout ) # (!\ALU_inst|Mux3~2_combout )))) # (!\ALU_inst|Mux11~4_combout  & (\mux_4to1_inst1|Mux0~2_combout  & (\ALU_inst|Mux3~2_combout )))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Mux11~4_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Add1~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~5 .lut_mask = 16'hEC2C;
defparam \ALU_inst|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N6
cycloneive_lcell_comb \ALU_inst|RESULTADO~43 (
// Equation(s):
// \ALU_inst|RESULTADO~43_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux11~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[20]~440_combout )))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[20]~440_combout ),
	.datad(\mux_4to1_inst1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~43 .lut_mask = 16'hFFBA;
defparam \ALU_inst|RESULTADO~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N28
cycloneive_lcell_comb \ALU_inst|RESULTADO~44 (
// Equation(s):
// \ALU_inst|RESULTADO~44_combout  = (\mux_4to1_inst1|Mux11~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[20]~440_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[20]~440_combout ),
	.datad(\mux_4to1_inst1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~44 .lut_mask = 16'hBA00;
defparam \ALU_inst|RESULTADO~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~103 (
// Equation(s):
// \ALU_inst|ShiftLeft0~103_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[18]~458_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[20]~455_combout )))

	.dataa(\REGBANK_inst|read_data1[18]~458_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[20]~455_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~103 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~104 (
// Equation(s):
// \ALU_inst|ShiftLeft0~104_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~100_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~103_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftLeft0~103_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~104 .lut_mask = 16'hFC0C;
defparam \ALU_inst|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~105 (
// Equation(s):
// \ALU_inst|ShiftLeft0~105_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~87_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~104_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~104_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~105 .lut_mask = 16'hC808;
defparam \ALU_inst|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N16
cycloneive_lcell_comb \ALU_inst|Equal0~28 (
// Equation(s):
// \ALU_inst|Equal0~28_combout  = \mux_4to1_inst1|Mux11~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[20]~440_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux11~0_combout ),
	.datad(\REGBANK_inst|read_data2[20]~440_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~28 .lut_mask = 16'h4B5A;
defparam \ALU_inst|Equal0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~33 (
// Equation(s):
// \ALU_inst|ShiftLeft0~33_combout  = (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftLeft0~29_combout ) # ((!\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftLeft0~32_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~29_combout ),
	.datad(\ALU_inst|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~33 .lut_mask = 16'h3130;
defparam \ALU_inst|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N14
cycloneive_lcell_comb \ALU_inst|Mux11~0 (
// Equation(s):
// \ALU_inst|Mux11~0_combout  = (\ALU_inst|Mux3~6_combout  & ((\ALU_inst|Equal0~28_combout ) # ((!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (((\ALU_inst|ShiftLeft0~33_combout  & \ALU_inst|Mux3~5_combout ))))

	.dataa(\ALU_inst|Equal0~28_combout ),
	.datab(\ALU_inst|ShiftLeft0~33_combout ),
	.datac(\ALU_inst|Mux3~6_combout ),
	.datad(\ALU_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~0 .lut_mask = 16'hACF0;
defparam \ALU_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N2
cycloneive_lcell_comb \ALU_inst|Mux11~1 (
// Equation(s):
// \ALU_inst|Mux11~1_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux11~0_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux11~0_combout  & ((\ALU_inst|ShiftLeft0~68_combout ))) # (!\ALU_inst|Mux11~0_combout  & 
// (\ALU_inst|ShiftLeft0~105_combout ))))

	.dataa(\ALU_inst|Mux3~4_combout ),
	.datab(\ALU_inst|ShiftLeft0~105_combout ),
	.datac(\ALU_inst|Mux11~0_combout ),
	.datad(\ALU_inst|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~1 .lut_mask = 16'hF4A4;
defparam \ALU_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N4
cycloneive_lcell_comb \ALU_inst|Mux11~2 (
// Equation(s):
// \ALU_inst|Mux11~2_combout  = (\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~44_combout  & (\ALU_inst|Mux3~8_combout ))) # (!\ALU_inst|Mux3~17_combout  & (((\ALU_inst|Mux11~1_combout ) # (!\ALU_inst|Mux3~8_combout ))))

	.dataa(\ALU_inst|Mux3~17_combout ),
	.datab(\ALU_inst|RESULTADO~44_combout ),
	.datac(\ALU_inst|Mux3~8_combout ),
	.datad(\ALU_inst|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~2 .lut_mask = 16'hD585;
defparam \ALU_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N8
cycloneive_lcell_comb \ALU_inst|Add0~40 (
// Equation(s):
// \ALU_inst|Add0~40_combout  = ((\mux_4to1_inst1|Mux11~0_combout  $ (\mux_2to1_inst1|salida[20]~66_combout  $ (!\ALU_inst|Add0~39 )))) # (GND)
// \ALU_inst|Add0~41  = CARRY((\mux_4to1_inst1|Mux11~0_combout  & ((\mux_2to1_inst1|salida[20]~66_combout ) # (!\ALU_inst|Add0~39 ))) # (!\mux_4to1_inst1|Mux11~0_combout  & (\mux_2to1_inst1|salida[20]~66_combout  & !\ALU_inst|Add0~39 )))

	.dataa(\mux_4to1_inst1|Mux11~0_combout ),
	.datab(\mux_2to1_inst1|salida[20]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~39 ),
	.combout(\ALU_inst|Add0~40_combout ),
	.cout(\ALU_inst|Add0~41 ));
// synopsys translate_off
defparam \ALU_inst|Add0~40 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N18
cycloneive_lcell_comb \ALU_inst|Mux11~3 (
// Equation(s):
// \ALU_inst|Mux11~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux11~2_combout  & ((\ALU_inst|Add0~40_combout ))) # (!\ALU_inst|Mux11~2_combout  & (\ALU_inst|RESULTADO~43_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux11~2_combout 
// ))))

	.dataa(\ALU_inst|Mux3~3_combout ),
	.datab(\ALU_inst|RESULTADO~43_combout ),
	.datac(\ALU_inst|Mux11~2_combout ),
	.datad(\ALU_inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~3 .lut_mask = 16'hF858;
defparam \ALU_inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N28
cycloneive_lcell_comb \ALU_inst|Mux11~6 (
// Equation(s):
// \ALU_inst|Mux11~6_combout  = (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux11~5_combout ) # ((\ALU_inst|Mux14~6_combout  & \ALU_inst|Mux11~3_combout )))) # (!\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux11~3_combout ))))

	.dataa(\ALU_inst|Mux1~0_combout ),
	.datab(\ALU_inst|Mux14~6_combout ),
	.datac(\ALU_inst|Mux11~5_combout ),
	.datad(\ALU_inst|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~6 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N14
cycloneive_lcell_comb \ALU_inst|Mux11~7 (
// Equation(s):
// \ALU_inst|Mux11~7_combout  = (\ALU_inst|Mux11~6_combout ) # ((\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftRight0~62_combout ))

	.dataa(\ALU_inst|Mux13~0_combout ),
	.datab(\ALU_inst|ShiftRight0~62_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux11~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux11~7 .lut_mask = 16'hFF88;
defparam \ALU_inst|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
cycloneive_lcell_comb \mux_2to1_inst2|salida[20]~20 (
// Equation(s):
// \mux_2to1_inst2|salida[20]~20_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux11~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[20]~input_o ))

	.dataa(\ddata_r[20]~input_o ),
	.datab(gnd),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux11~7_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[20]~20 .lut_mask = 16'hFA0A;
defparam \mux_2to1_inst2|salida[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y53_N1
dffeas \REGBANK_inst|mem[27][20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[20]~20_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][20] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~427 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~427_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[23][20]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[19][20]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[19][20]~q ),
	.datad(\REGBANK_inst|mem[23][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~427_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~427 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[20]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~428 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~428_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[20]~427_combout  & ((\REGBANK_inst|mem[31][20]~q ))) # (!\REGBANK_inst|read_data2[20]~427_combout  & (\REGBANK_inst|mem[27][20]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[20]~427_combout ))))

	.dataa(\REGBANK_inst|mem[27][20]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[31][20]~q ),
	.datad(\REGBANK_inst|read_data2[20]~427_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~428_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~428 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[20]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~420 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~420_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][20]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][20]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][20]~q ),
	.datad(\REGBANK_inst|mem[26][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~420_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~420 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[20]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~421 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~421_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[20]~420_combout  & ((\REGBANK_inst|mem[30][20]~q ))) # (!\REGBANK_inst|read_data2[20]~420_combout  & (\REGBANK_inst|mem[22][20]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[20]~420_combout ))))

	.dataa(\REGBANK_inst|mem[22][20]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[30][20]~q ),
	.datad(\REGBANK_inst|read_data2[20]~420_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~421_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~421 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[20]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~422 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~422_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][20]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][20]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][20]~q ),
	.datad(\REGBANK_inst|mem[21][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~422_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~422 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[20]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~423 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~423_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[20]~422_combout  & ((\REGBANK_inst|mem[29][20]~q ))) # (!\REGBANK_inst|read_data2[20]~422_combout  & (\REGBANK_inst|mem[25][20]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[20]~422_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[25][20]~q ),
	.datac(\REGBANK_inst|mem[29][20]~q ),
	.datad(\REGBANK_inst|read_data2[20]~422_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~423_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~423 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[20]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~424 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~424_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[24][20]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|mem[16][20]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[24][20]~q ),
	.datad(\REGBANK_inst|mem[16][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~424_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~424 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[20]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~425 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~425_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[20]~424_combout  & (\REGBANK_inst|mem[28][20]~q )) # (!\REGBANK_inst|read_data2[20]~424_combout  & ((\REGBANK_inst|mem[20][20]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[20]~424_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][20]~q ),
	.datac(\REGBANK_inst|read_data2[20]~424_combout ),
	.datad(\REGBANK_inst|mem[20][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~425_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~425 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[20]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~426 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~426_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[20]~423_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[20]~425_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[20]~423_combout ),
	.datad(\REGBANK_inst|read_data2[20]~425_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~426_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~426 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[20]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~429 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~429_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[20]~426_combout  & (\REGBANK_inst|read_data2[20]~428_combout )) # (!\REGBANK_inst|read_data2[20]~426_combout  & ((\REGBANK_inst|read_data2[20]~421_combout ))))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[20]~426_combout ))))

	.dataa(\REGBANK_inst|read_data2[20]~428_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[20]~421_combout ),
	.datad(\REGBANK_inst|read_data2[20]~426_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~429_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~429 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[20]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~437 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~437_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][20]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][20]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][20]~q ),
	.datad(\REGBANK_inst|mem[14][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~437_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~437 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[20]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~438 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~438_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[20]~437_combout  & (\REGBANK_inst|mem[15][20]~q )) # (!\REGBANK_inst|read_data2[20]~437_combout  & ((\REGBANK_inst|mem[13][20]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[20]~437_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[15][20]~q ),
	.datac(\REGBANK_inst|mem[13][20]~q ),
	.datad(\REGBANK_inst|read_data2[20]~437_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~438_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~438 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[20]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~430 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~430_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[9][20]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][20]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][20]~q ),
	.datad(\REGBANK_inst|mem[9][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~430_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~430 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[20]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~431 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~431_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[20]~430_combout  & ((\REGBANK_inst|mem[11][20]~q ))) # (!\REGBANK_inst|read_data2[20]~430_combout  & (\REGBANK_inst|mem[10][20]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[20]~430_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[10][20]~q ),
	.datac(\REGBANK_inst|mem[11][20]~q ),
	.datad(\REGBANK_inst|read_data2[20]~430_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~431_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~431 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[20]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~434 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~434_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|mem[1][20]~q ) # ((\idata[21]~input_o )))) # (!\idata[20]~input_o  & (((\REGBANK_inst|mem[0][20]~q  & !\idata[21]~input_o ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[1][20]~q ),
	.datac(\REGBANK_inst|mem[0][20]~q ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~434_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~434 .lut_mask = 16'hAAD8;
defparam \REGBANK_inst|read_data2[20]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~435 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~435_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[20]~434_combout  & ((\REGBANK_inst|mem[3][20]~q ))) # (!\REGBANK_inst|read_data2[20]~434_combout  & (\REGBANK_inst|mem[2][20]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[20]~434_combout ))))

	.dataa(\REGBANK_inst|mem[2][20]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][20]~q ),
	.datad(\REGBANK_inst|read_data2[20]~434_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~435_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~435 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[20]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~432 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~432_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[6][20]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][20]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][20]~q ),
	.datad(\REGBANK_inst|mem[6][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~432_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~432 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[20]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~433 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~433_combout  = (\REGBANK_inst|read_data2[20]~432_combout  & (((\REGBANK_inst|mem[7][20]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[20]~432_combout  & (\idata[20]~input_o  & ((\REGBANK_inst|mem[5][20]~q ))))

	.dataa(\REGBANK_inst|read_data2[20]~432_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][20]~q ),
	.datad(\REGBANK_inst|mem[5][20]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~433_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~433 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[20]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~436 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~436_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|read_data2[20]~433_combout )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[20]~435_combout )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[20]~435_combout ),
	.datad(\REGBANK_inst|read_data2[20]~433_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~436_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~436 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[20]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~439 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~439_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[20]~436_combout  & (\REGBANK_inst|read_data2[20]~438_combout )) # (!\REGBANK_inst|read_data2[20]~436_combout  & ((\REGBANK_inst|read_data2[20]~431_combout ))))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[20]~436_combout ))))

	.dataa(\REGBANK_inst|read_data2[20]~438_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[20]~431_combout ),
	.datad(\REGBANK_inst|read_data2[20]~436_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~439_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~439 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[20]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[20]~440 (
// Equation(s):
// \REGBANK_inst|read_data2[20]~440_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[20]~429_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[20]~439_combout ))))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[20]~429_combout ),
	.datad(\REGBANK_inst|read_data2[20]~439_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[20]~440_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[20]~440 .lut_mask = 16'hD1C0;
defparam \REGBANK_inst|read_data2[20]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N8
cycloneive_lcell_comb \mux_2to1_inst1|salida[20]~66 (
// Equation(s):
// \mux_2to1_inst1|salida[20]~66_combout  = (\control_inst|WideOr1~3_combout  & (\idata[31]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[20]~440_combout ))))

	.dataa(\idata[31]~input_o ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[20]~440_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[20]~66 .lut_mask = 16'h8F80;
defparam \mux_2to1_inst1|salida[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N10
cycloneive_lcell_comb \ALU_inst|Add1~42 (
// Equation(s):
// \ALU_inst|Add1~42_combout  = (\mux_2to1_inst1|salida[21]~65_combout  & ((\mux_4to1_inst1|Mux10~0_combout  & (!\ALU_inst|Add1~41 )) # (!\mux_4to1_inst1|Mux10~0_combout  & ((\ALU_inst|Add1~41 ) # (GND))))) # (!\mux_2to1_inst1|salida[21]~65_combout  & 
// ((\mux_4to1_inst1|Mux10~0_combout  & (\ALU_inst|Add1~41  & VCC)) # (!\mux_4to1_inst1|Mux10~0_combout  & (!\ALU_inst|Add1~41 ))))
// \ALU_inst|Add1~43  = CARRY((\mux_2to1_inst1|salida[21]~65_combout  & ((!\ALU_inst|Add1~41 ) # (!\mux_4to1_inst1|Mux10~0_combout ))) # (!\mux_2to1_inst1|salida[21]~65_combout  & (!\mux_4to1_inst1|Mux10~0_combout  & !\ALU_inst|Add1~41 )))

	.dataa(\mux_2to1_inst1|salida[21]~65_combout ),
	.datab(\mux_4to1_inst1|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~41 ),
	.combout(\ALU_inst|Add1~42_combout ),
	.cout(\ALU_inst|Add1~43 ));
// synopsys translate_off
defparam \ALU_inst|Add1~42 .lut_mask = 16'h692B;
defparam \ALU_inst|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N12
cycloneive_lcell_comb \ALU_inst|Add1~44 (
// Equation(s):
// \ALU_inst|Add1~44_combout  = ((\mux_4to1_inst1|Mux9~0_combout  $ (\mux_2to1_inst1|salida[22]~64_combout  $ (\ALU_inst|Add1~43 )))) # (GND)
// \ALU_inst|Add1~45  = CARRY((\mux_4to1_inst1|Mux9~0_combout  & ((!\ALU_inst|Add1~43 ) # (!\mux_2to1_inst1|salida[22]~64_combout ))) # (!\mux_4to1_inst1|Mux9~0_combout  & (!\mux_2to1_inst1|salida[22]~64_combout  & !\ALU_inst|Add1~43 )))

	.dataa(\mux_4to1_inst1|Mux9~0_combout ),
	.datab(\mux_2to1_inst1|salida[22]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~43 ),
	.combout(\ALU_inst|Add1~44_combout ),
	.cout(\ALU_inst|Add1~45 ));
// synopsys translate_off
defparam \ALU_inst|Add1~44 .lut_mask = 16'h962B;
defparam \ALU_inst|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N6
cycloneive_lcell_comb \ALU_inst|Mux9~5 (
// Equation(s):
// \ALU_inst|Mux9~5_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux9~4_combout  & ((\ALU_inst|Add1~44_combout ))) # (!\ALU_inst|Mux9~4_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux9~4_combout ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Mux3~2_combout ),
	.datac(\ALU_inst|Mux9~4_combout ),
	.datad(\ALU_inst|Add1~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~5 .lut_mask = 16'hF838;
defparam \ALU_inst|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N2
cycloneive_lcell_comb \ALU_inst|RESULTADO~47 (
// Equation(s):
// \ALU_inst|RESULTADO~47_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux9~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[22]~482_combout )))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux9~0_combout ),
	.datad(\REGBANK_inst|read_data2[22]~482_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~47 .lut_mask = 16'hFBFA;
defparam \ALU_inst|RESULTADO~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N4
cycloneive_lcell_comb \ALU_inst|RESULTADO~48 (
// Equation(s):
// \ALU_inst|RESULTADO~48_combout  = (\mux_4to1_inst1|Mux9~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[22]~482_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux9~0_combout ),
	.datad(\REGBANK_inst|read_data2[22]~482_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~48 .lut_mask = 16'hB0A0;
defparam \ALU_inst|RESULTADO~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~98 (
// Equation(s):
// \ALU_inst|ShiftLeft0~98_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~93_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~97_combout ))

	.dataa(\ALU_inst|ShiftLeft0~97_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~98 .lut_mask = 16'hFA0A;
defparam \ALU_inst|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~106 (
// Equation(s):
// \ALU_inst|ShiftLeft0~106_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[19]~456_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[21]~453_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[21]~453_combout ),
	.datac(\REGBANK_inst|read_data1[19]~456_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~106 .lut_mask = 16'hF0CC;
defparam \ALU_inst|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~109 (
// Equation(s):
// \ALU_inst|ShiftLeft0~109_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[20]~455_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[22]~454_combout )))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[20]~455_combout ),
	.datac(\REGBANK_inst|read_data1[22]~454_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~109 .lut_mask = 16'hCCF0;
defparam \ALU_inst|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~110 (
// Equation(s):
// \ALU_inst|ShiftLeft0~110_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~106_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~109_combout )))

	.dataa(\ALU_inst|ShiftLeft0~106_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~109_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~110 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~111 (
// Equation(s):
// \ALU_inst|ShiftLeft0~111_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~98_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~110_combout )))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~98_combout ),
	.datac(\ALU_inst|ShiftLeft0~12_combout ),
	.datad(\ALU_inst|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~111 .lut_mask = 16'hD080;
defparam \ALU_inst|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N16
cycloneive_lcell_comb \ALU_inst|Equal0~26 (
// Equation(s):
// \ALU_inst|Equal0~26_combout  = \mux_4to1_inst1|Mux9~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((\REGBANK_inst|read_data2[22]~482_combout  & !\control_inst|WideOr1~3_combout ))))

	.dataa(\REGBANK_inst|read_data2[22]~482_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\mux_4to1_inst1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~26 .lut_mask = 16'h0DF2;
defparam \ALU_inst|Equal0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N28
cycloneive_lcell_comb \ALU_inst|Mux9~0 (
// Equation(s):
// \ALU_inst|Mux9~0_combout  = (\ALU_inst|Mux3~5_combout  & ((\ALU_inst|Mux3~6_combout  & ((\ALU_inst|Equal0~26_combout ))) # (!\ALU_inst|Mux3~6_combout  & (\ALU_inst|ShiftLeft0~41_combout )))) # (!\ALU_inst|Mux3~5_combout  & (((\ALU_inst|Mux3~6_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~41_combout ),
	.datab(\ALU_inst|Equal0~26_combout ),
	.datac(\ALU_inst|Mux3~5_combout ),
	.datad(\ALU_inst|Mux3~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~0 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N6
cycloneive_lcell_comb \ALU_inst|Mux9~1 (
// Equation(s):
// \ALU_inst|Mux9~1_combout  = (\ALU_inst|Mux9~0_combout  & (((\ALU_inst|Mux3~4_combout ) # (\ALU_inst|ShiftLeft0~79_combout )))) # (!\ALU_inst|Mux9~0_combout  & (\ALU_inst|ShiftLeft0~111_combout  & (!\ALU_inst|Mux3~4_combout )))

	.dataa(\ALU_inst|ShiftLeft0~111_combout ),
	.datab(\ALU_inst|Mux9~0_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~1 .lut_mask = 16'hCEC2;
defparam \ALU_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N4
cycloneive_lcell_comb \ALU_inst|Mux9~2 (
// Equation(s):
// \ALU_inst|Mux9~2_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~48_combout )) # (!\ALU_inst|Mux3~17_combout  & ((\ALU_inst|Mux9~1_combout ))))) # (!\ALU_inst|Mux3~8_combout  & (((!\ALU_inst|Mux3~17_combout ))))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|RESULTADO~48_combout ),
	.datac(\ALU_inst|Mux3~17_combout ),
	.datad(\ALU_inst|Mux9~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~2 .lut_mask = 16'h8F85;
defparam \ALU_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N10
cycloneive_lcell_comb \ALU_inst|Add0~42 (
// Equation(s):
// \ALU_inst|Add0~42_combout  = (\mux_2to1_inst1|salida[21]~65_combout  & ((\mux_4to1_inst1|Mux10~0_combout  & (\ALU_inst|Add0~41  & VCC)) # (!\mux_4to1_inst1|Mux10~0_combout  & (!\ALU_inst|Add0~41 )))) # (!\mux_2to1_inst1|salida[21]~65_combout  & 
// ((\mux_4to1_inst1|Mux10~0_combout  & (!\ALU_inst|Add0~41 )) # (!\mux_4to1_inst1|Mux10~0_combout  & ((\ALU_inst|Add0~41 ) # (GND)))))
// \ALU_inst|Add0~43  = CARRY((\mux_2to1_inst1|salida[21]~65_combout  & (!\mux_4to1_inst1|Mux10~0_combout  & !\ALU_inst|Add0~41 )) # (!\mux_2to1_inst1|salida[21]~65_combout  & ((!\ALU_inst|Add0~41 ) # (!\mux_4to1_inst1|Mux10~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[21]~65_combout ),
	.datab(\mux_4to1_inst1|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~41 ),
	.combout(\ALU_inst|Add0~42_combout ),
	.cout(\ALU_inst|Add0~43 ));
// synopsys translate_off
defparam \ALU_inst|Add0~42 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N12
cycloneive_lcell_comb \ALU_inst|Add0~44 (
// Equation(s):
// \ALU_inst|Add0~44_combout  = ((\mux_4to1_inst1|Mux9~0_combout  $ (\mux_2to1_inst1|salida[22]~64_combout  $ (!\ALU_inst|Add0~43 )))) # (GND)
// \ALU_inst|Add0~45  = CARRY((\mux_4to1_inst1|Mux9~0_combout  & ((\mux_2to1_inst1|salida[22]~64_combout ) # (!\ALU_inst|Add0~43 ))) # (!\mux_4to1_inst1|Mux9~0_combout  & (\mux_2to1_inst1|salida[22]~64_combout  & !\ALU_inst|Add0~43 )))

	.dataa(\mux_4to1_inst1|Mux9~0_combout ),
	.datab(\mux_2to1_inst1|salida[22]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~43 ),
	.combout(\ALU_inst|Add0~44_combout ),
	.cout(\ALU_inst|Add0~45 ));
// synopsys translate_off
defparam \ALU_inst|Add0~44 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N2
cycloneive_lcell_comb \ALU_inst|Mux9~3 (
// Equation(s):
// \ALU_inst|Mux9~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux9~2_combout  & ((\ALU_inst|Add0~44_combout ))) # (!\ALU_inst|Mux9~2_combout  & (\ALU_inst|RESULTADO~47_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux9~2_combout ))))

	.dataa(\ALU_inst|RESULTADO~47_combout ),
	.datab(\ALU_inst|Mux3~3_combout ),
	.datac(\ALU_inst|Mux9~2_combout ),
	.datad(\ALU_inst|Add0~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~3 .lut_mask = 16'hF838;
defparam \ALU_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N12
cycloneive_lcell_comb \ALU_inst|Mux9~6 (
// Equation(s):
// \ALU_inst|Mux9~6_combout  = (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux9~3_combout ) # ((\ALU_inst|Mux1~0_combout  & \ALU_inst|Mux9~5_combout )))) # (!\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux9~5_combout )))

	.dataa(\ALU_inst|Mux14~6_combout ),
	.datab(\ALU_inst|Mux1~0_combout ),
	.datac(\ALU_inst|Mux9~5_combout ),
	.datad(\ALU_inst|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~6 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N30
cycloneive_lcell_comb \ALU_inst|Mux9~7 (
// Equation(s):
// \ALU_inst|Mux9~7_combout  = (\ALU_inst|Mux9~6_combout ) # ((\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftRight0~68_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|Mux13~0_combout ),
	.datac(\ALU_inst|ShiftRight0~68_combout ),
	.datad(\ALU_inst|Mux9~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux9~7 .lut_mask = 16'hFFC0;
defparam \ALU_inst|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N14
cycloneive_lcell_comb \mux_2to1_inst2|salida[22]~22 (
// Equation(s):
// \mux_2to1_inst2|salida[22]~22_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux9~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[22]~input_o ))

	.dataa(gnd),
	.datab(\ddata_r[22]~input_o ),
	.datac(\ALU_inst|Mux9~7_combout ),
	.datad(\control_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[22]~22 .lut_mask = 16'hF0CC;
defparam \mux_2to1_inst2|salida[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y55_N1
dffeas \REGBANK_inst|mem[11][22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[22]~22_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][22] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~196 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~196_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[9][22]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[8][22]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[8][22]~q ),
	.datad(\REGBANK_inst|mem[9][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~196 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~197 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~197_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[22]~196_combout  & (\REGBANK_inst|mem[11][22]~q )) # (!\REGBANK_inst|read_data1[22]~196_combout  & ((\REGBANK_inst|mem[10][22]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[22]~196_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[11][22]~q ),
	.datac(\REGBANK_inst|mem[10][22]~q ),
	.datad(\REGBANK_inst|read_data1[22]~196_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~197 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~203 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~203_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|mem[14][22]~q ))) # (!\idata[16]~input_o  & (\REGBANK_inst|mem[12][22]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[12][22]~q ),
	.datad(\REGBANK_inst|mem[14][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~203 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~204 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~204_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[22]~203_combout  & (\REGBANK_inst|mem[15][22]~q )) # (!\REGBANK_inst|read_data1[22]~203_combout  & ((\REGBANK_inst|mem[13][22]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[22]~203_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[15][22]~q ),
	.datac(\REGBANK_inst|read_data1[22]~203_combout ),
	.datad(\REGBANK_inst|mem[13][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~204 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data1[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~198 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~198_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[6][22]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][22]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][22]~q ),
	.datad(\REGBANK_inst|mem[4][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~198 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~199 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~199_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[22]~198_combout  & (\REGBANK_inst|mem[7][22]~q )) # (!\REGBANK_inst|read_data1[22]~198_combout  & ((\REGBANK_inst|mem[5][22]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[22]~198_combout ))))

	.dataa(\REGBANK_inst|mem[7][22]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][22]~q ),
	.datad(\REGBANK_inst|read_data1[22]~198_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~199 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~200 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~200_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[1][22]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][22]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[1][22]~q ),
	.datad(\REGBANK_inst|mem[0][22]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~200 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y55_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~201 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~201_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[22]~200_combout  & (\REGBANK_inst|mem[3][22]~q )) # (!\REGBANK_inst|read_data1[22]~200_combout  & ((\REGBANK_inst|mem[2][22]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[22]~200_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][22]~q ),
	.datac(\REGBANK_inst|mem[2][22]~q ),
	.datad(\REGBANK_inst|read_data1[22]~200_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~201 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~202 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~202_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|read_data1[22]~199_combout )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|read_data1[22]~201_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[22]~199_combout ),
	.datad(\REGBANK_inst|read_data1[22]~201_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~202 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[22]~205 (
// Equation(s):
// \REGBANK_inst|read_data1[22]~205_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[22]~202_combout  & ((\REGBANK_inst|read_data1[22]~204_combout ))) # (!\REGBANK_inst|read_data1[22]~202_combout  & (\REGBANK_inst|read_data1[22]~197_combout )))) 
// # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[22]~202_combout ))))

	.dataa(\REGBANK_inst|read_data1[22]~197_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[22]~204_combout ),
	.datad(\REGBANK_inst|read_data1[22]~202_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[22]~205 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux9~0 (
// Equation(s):
// \mux_4to1_inst1|Mux9~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & ((\REGBANK_inst|read_data1[22]~195_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[22]~205_combout ))))

	.dataa(\REGBANK_inst|read_data1[22]~205_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\REGBANK_inst|read_data1[22]~195_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux9~0 .lut_mask = 16'hC808;
defparam \mux_4to1_inst1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N14
cycloneive_lcell_comb \ALU_inst|Add1~46 (
// Equation(s):
// \ALU_inst|Add1~46_combout  = (\mux_4to1_inst1|Mux8~0_combout  & ((\mux_2to1_inst1|salida[23]~63_combout  & (!\ALU_inst|Add1~45 )) # (!\mux_2to1_inst1|salida[23]~63_combout  & (\ALU_inst|Add1~45  & VCC)))) # (!\mux_4to1_inst1|Mux8~0_combout  & 
// ((\mux_2to1_inst1|salida[23]~63_combout  & ((\ALU_inst|Add1~45 ) # (GND))) # (!\mux_2to1_inst1|salida[23]~63_combout  & (!\ALU_inst|Add1~45 ))))
// \ALU_inst|Add1~47  = CARRY((\mux_4to1_inst1|Mux8~0_combout  & (\mux_2to1_inst1|salida[23]~63_combout  & !\ALU_inst|Add1~45 )) # (!\mux_4to1_inst1|Mux8~0_combout  & ((\mux_2to1_inst1|salida[23]~63_combout ) # (!\ALU_inst|Add1~45 ))))

	.dataa(\mux_4to1_inst1|Mux8~0_combout ),
	.datab(\mux_2to1_inst1|salida[23]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~45 ),
	.combout(\ALU_inst|Add1~46_combout ),
	.cout(\ALU_inst|Add1~47 ));
// synopsys translate_off
defparam \ALU_inst|Add1~46 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N10
cycloneive_lcell_comb \ALU_inst|Mux8~4 (
// Equation(s):
// \ALU_inst|Mux8~4_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (((\REGBANK_inst|read_data1[31]~24_combout )))) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~79_combout  & (\ALU_inst|ShiftRight0~70_combout )) # 
// (!\ALU_inst|ShiftRight0~79_combout  & ((\REGBANK_inst|read_data1[31]~24_combout )))))

	.dataa(\ALU_inst|ShiftRight0~70_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~79_combout ),
	.datad(\REGBANK_inst|read_data1[31]~24_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~4 .lut_mask = 16'hEF20;
defparam \ALU_inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N4
cycloneive_lcell_comb \ALU_inst|Mux8~5 (
// Equation(s):
// \ALU_inst|Mux8~5_combout  = (\mux_2to1_inst1|salida[23]~63_combout  & ((\ALUcontrol_inst|Mux0~1_combout ) # ((\ALU_inst|Mux8~10_combout  & \ALU_inst|Mux8~4_combout )))) # (!\mux_2to1_inst1|salida[23]~63_combout  & (((\ALU_inst|Mux8~10_combout  & 
// \ALU_inst|Mux8~4_combout ))))

	.dataa(\mux_2to1_inst1|salida[23]~63_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux8~10_combout ),
	.datad(\ALU_inst|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~5 .lut_mask = 16'hF888;
defparam \ALU_inst|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N22
cycloneive_lcell_comb \ALU_inst|Mux8~6 (
// Equation(s):
// \ALU_inst|Mux8~6_combout  = (!\ALUcontrol_inst|Mux2~1_combout  & ((\mux_2to1_inst1|salida[23]~63_combout  & ((\ALUcontrol_inst|Mux0~1_combout ) # (!\mux_4to1_inst1|Mux8~0_combout ))) # (!\mux_2to1_inst1|salida[23]~63_combout  & 
// (\mux_4to1_inst1|Mux8~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[23]~63_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\mux_4to1_inst1|Mux8~0_combout ),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~6 .lut_mask = 16'h3212;
defparam \ALU_inst|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N2
cycloneive_lcell_comb \ALU_inst|RESULTADO~49 (
// Equation(s):
// \ALU_inst|RESULTADO~49_combout  = (\mux_4to1_inst1|Mux8~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[23]~503_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\mux_4to1_inst1|Mux8~0_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[23]~503_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~49 .lut_mask = 16'h8C88;
defparam \ALU_inst|RESULTADO~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~42 (
// Equation(s):
// \ALU_inst|ShiftLeft0~42_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_2to1_inst1|salida[3]~50_combout  & (!\mux_2to1_inst1|salida[2]~51_combout  & !\mux_2to1_inst1|salida[1]~53_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~42 .lut_mask = 16'h0004;
defparam \ALU_inst|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N18
cycloneive_lcell_comb \ALU_inst|ShiftRight0~71 (
// Equation(s):
// \ALU_inst|ShiftRight0~71_combout  = (\ALU_inst|ShiftRight0~49_combout  & ((\ALU_inst|ShiftRight0~70_combout ) # ((\mux_4to1_inst1|Mux0~2_combout  & \ALU_inst|ShiftLeft0~42_combout )))) # (!\ALU_inst|ShiftRight0~49_combout  & 
// (\mux_4to1_inst1|Mux0~2_combout  & (\ALU_inst|ShiftLeft0~42_combout )))

	.dataa(\ALU_inst|ShiftRight0~49_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|ShiftLeft0~42_combout ),
	.datad(\ALU_inst|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~71 .lut_mask = 16'hEAC0;
defparam \ALU_inst|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~85 (
// Equation(s):
// \ALU_inst|ShiftRight0~85_combout  = (\ALU_inst|ShiftRight0~79_combout  & \ALU_inst|ShiftRight0~71_combout )

	.dataa(\ALU_inst|ShiftRight0~79_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight0~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~85 .lut_mask = 16'hA0A0;
defparam \ALU_inst|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N14
cycloneive_lcell_comb \ALU_inst|Add0~46 (
// Equation(s):
// \ALU_inst|Add0~46_combout  = (\mux_4to1_inst1|Mux8~0_combout  & ((\mux_2to1_inst1|salida[23]~63_combout  & (\ALU_inst|Add0~45  & VCC)) # (!\mux_2to1_inst1|salida[23]~63_combout  & (!\ALU_inst|Add0~45 )))) # (!\mux_4to1_inst1|Mux8~0_combout  & 
// ((\mux_2to1_inst1|salida[23]~63_combout  & (!\ALU_inst|Add0~45 )) # (!\mux_2to1_inst1|salida[23]~63_combout  & ((\ALU_inst|Add0~45 ) # (GND)))))
// \ALU_inst|Add0~47  = CARRY((\mux_4to1_inst1|Mux8~0_combout  & (!\mux_2to1_inst1|salida[23]~63_combout  & !\ALU_inst|Add0~45 )) # (!\mux_4to1_inst1|Mux8~0_combout  & ((!\ALU_inst|Add0~45 ) # (!\mux_2to1_inst1|salida[23]~63_combout ))))

	.dataa(\mux_4to1_inst1|Mux8~0_combout ),
	.datab(\mux_2to1_inst1|salida[23]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~45 ),
	.combout(\ALU_inst|Add0~46_combout ),
	.cout(\ALU_inst|Add0~47 ));
// synopsys translate_off
defparam \ALU_inst|Add0~46 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N4
cycloneive_lcell_comb \REGBANK_inst|Equal0~1 (
// Equation(s):
// \REGBANK_inst|Equal0~1_combout  = (\REGBANK_inst|Equal0~0_combout  & !\idata[19]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REGBANK_inst|Equal0~0_combout ),
	.datad(\idata[19]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|Equal0~1 .lut_mask = 16'h00F0;
defparam \REGBANK_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~112 (
// Equation(s):
// \ALU_inst|ShiftLeft0~112_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[21]~453_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[23]~452_combout )))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[21]~453_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[23]~452_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~112 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~113 (
// Equation(s):
// \ALU_inst|ShiftLeft0~113_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~109_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~112_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~109_combout ),
	.datad(\ALU_inst|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~113 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~114 (
// Equation(s):
// \ALU_inst|ShiftLeft0~114_combout  = (!\REGBANK_inst|Equal0~1_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~101_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~113_combout )))))

	.dataa(\REGBANK_inst|Equal0~1_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftLeft0~101_combout ),
	.datad(\ALU_inst|ShiftLeft0~113_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~114 .lut_mask = 16'h5140;
defparam \ALU_inst|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~148 (
// Equation(s):
// \ALU_inst|ShiftLeft0~148_combout  = (\control_inst|WideOr3~4_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight0~79_combout  & \ALU_inst|ShiftLeft0~114_combout )))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~79_combout ),
	.datad(\ALU_inst|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~148_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~148 .lut_mask = 16'h2000;
defparam \ALU_inst|ShiftLeft0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N28
cycloneive_lcell_comb \ALU_inst|Mux30~14 (
// Equation(s):
// \ALU_inst|Mux30~14_combout  = (!\ALU_inst|ShiftLeft0~21_combout  & ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector1~1_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[4]~104_combout )))))

	.dataa(\Imm_Gen_inst|Selector1~1_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\ALU_inst|ShiftLeft0~21_combout ),
	.datad(\REGBANK_inst|read_data2[4]~104_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~14 .lut_mask = 16'h0B08;
defparam \ALU_inst|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~46 (
// Equation(s):
// \ALU_inst|ShiftLeft0~46_combout  = (!\mux_2to1_inst1|salida[3]~50_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~43_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~45_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~45_combout ),
	.datad(\ALU_inst|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~46 .lut_mask = 16'h3210;
defparam \ALU_inst|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~115 (
// Equation(s):
// \ALU_inst|ShiftLeft0~115_combout  = (!\mux_2to1_inst1|salida[4]~49_combout  & (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~84_combout  & !\ALU_inst|ShiftLeft0~21_combout )))

	.dataa(\mux_2to1_inst1|salida[4]~49_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~84_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~115 .lut_mask = 16'h0040;
defparam \ALU_inst|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N24
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~116 (
// Equation(s):
// \ALU_inst|ShiftLeft0~116_combout  = (\ALU_inst|ShiftLeft0~148_combout ) # ((\ALU_inst|ShiftLeft0~115_combout ) # ((\ALU_inst|Mux30~14_combout  & \ALU_inst|ShiftLeft0~46_combout )))

	.dataa(\ALU_inst|ShiftLeft0~148_combout ),
	.datab(\ALU_inst|Mux30~14_combout ),
	.datac(\ALU_inst|ShiftLeft0~46_combout ),
	.datad(\ALU_inst|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~116 .lut_mask = 16'hFFEA;
defparam \ALU_inst|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N6
cycloneive_lcell_comb \ALU_inst|Mux8~7 (
// Equation(s):
// \ALU_inst|Mux8~7_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (\ALUcontrol_inst|Mux0~1_combout )) # (!\ALUcontrol_inst|Mux2~1_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|Add0~46_combout )) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// ((\ALU_inst|ShiftLeft0~116_combout )))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Add0~46_combout ),
	.datad(\ALU_inst|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~7 .lut_mask = 16'hD9C8;
defparam \ALU_inst|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N20
cycloneive_lcell_comb \ALU_inst|Mux8~8 (
// Equation(s):
// \ALU_inst|Mux8~8_combout  = (\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux8~7_combout  & (\ALU_inst|RESULTADO~49_combout )) # (!\ALU_inst|Mux8~7_combout  & ((\ALU_inst|ShiftRight0~85_combout ))))) # (!\ALUcontrol_inst|Mux2~1_combout  & 
// (((\ALU_inst|Mux8~7_combout ))))

	.dataa(\ALU_inst|RESULTADO~49_combout ),
	.datab(\ALU_inst|ShiftRight0~85_combout ),
	.datac(\ALUcontrol_inst|Mux2~1_combout ),
	.datad(\ALU_inst|Mux8~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~8 .lut_mask = 16'hAFC0;
defparam \ALU_inst|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N18
cycloneive_lcell_comb \ALU_inst|Mux8~9 (
// Equation(s):
// \ALU_inst|Mux8~9_combout  = (\ALUcontrol_inst|Mux3~2_combout  & ((\ALUcontrol_inst|Mux1~2_combout ) # ((\ALU_inst|Mux8~6_combout )))) # (!\ALUcontrol_inst|Mux3~2_combout  & (!\ALUcontrol_inst|Mux1~2_combout  & ((\ALU_inst|Mux8~8_combout ))))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALU_inst|Mux8~6_combout ),
	.datad(\ALU_inst|Mux8~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~9 .lut_mask = 16'hB9A8;
defparam \ALU_inst|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N8
cycloneive_lcell_comb \ALU_inst|Mux8~11 (
// Equation(s):
// \ALU_inst|Mux8~11_combout  = (\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux8~9_combout  & (\ALUcontrol_inst|Mux0~1_combout )) # (!\ALU_inst|Mux8~9_combout  & ((\ALU_inst|Mux8~5_combout )))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux8~5_combout ),
	.datad(\ALU_inst|Mux8~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~11 .lut_mask = 16'h88A0;
defparam \ALU_inst|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N30
cycloneive_lcell_comb \ALU_inst|Mux8~12 (
// Equation(s):
// \ALU_inst|Mux8~12_combout  = (\ALUcontrol_inst|Mux1~2_combout  & (\ALU_inst|Mux8~11_combout  & ((\ALU_inst|Add1~46_combout ) # (!\ALU_inst|Mux8~9_combout )))) # (!\ALUcontrol_inst|Mux1~2_combout  & (((\ALU_inst|Mux8~9_combout ))))

	.dataa(\ALU_inst|Add1~46_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALU_inst|Mux8~11_combout ),
	.datad(\ALU_inst|Mux8~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux8~12 .lut_mask = 16'hB3C0;
defparam \ALU_inst|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N20
cycloneive_lcell_comb \mux_2to1_inst2|salida[23]~23 (
// Equation(s):
// \mux_2to1_inst2|salida[23]~23_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux8~12_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[23]~input_o ))

	.dataa(\ddata_r[23]~input_o ),
	.datab(gnd),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux8~12_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[23]~23 .lut_mask = 16'hFA0A;
defparam \mux_2to1_inst2|salida[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N24
cycloneive_lcell_comb \REGBANK_inst|mem[6][23]~feeder (
// Equation(s):
// \REGBANK_inst|mem[6][23]~feeder_combout  = \mux_2to1_inst2|salida[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[23]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[6][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[6][23]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[6][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y59_N25
dffeas \REGBANK_inst|mem[6][23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[6][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][23] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~176 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~176_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[5][23]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[4][23]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[4][23]~q ),
	.datad(\REGBANK_inst|mem[5][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~176 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y59_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~177 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~177_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[23]~176_combout  & ((\REGBANK_inst|mem[7][23]~q ))) # (!\REGBANK_inst|read_data1[23]~176_combout  & (\REGBANK_inst|mem[6][23]~q )))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[23]~176_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[6][23]~q ),
	.datac(\REGBANK_inst|mem[7][23]~q ),
	.datad(\REGBANK_inst|read_data1[23]~176_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~177 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~178 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~178_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[10][23]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[8][23]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[8][23]~q ),
	.datad(\REGBANK_inst|mem[10][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~178 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~179 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~179_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[23]~178_combout  & (\REGBANK_inst|mem[11][23]~q )) # (!\REGBANK_inst|read_data1[23]~178_combout  & ((\REGBANK_inst|mem[9][23]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[23]~178_combout ))))

	.dataa(\REGBANK_inst|mem[11][23]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][23]~q ),
	.datad(\REGBANK_inst|read_data1[23]~178_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~179 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~180 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~180_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][23]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][23]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][23]~q ),
	.datad(\REGBANK_inst|mem[0][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~180 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~181 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~181_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[23]~180_combout  & ((\REGBANK_inst|mem[3][23]~q ))) # (!\REGBANK_inst|read_data1[23]~180_combout  & (\REGBANK_inst|mem[1][23]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[23]~180_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[1][23]~q ),
	.datac(\REGBANK_inst|read_data1[23]~180_combout ),
	.datad(\REGBANK_inst|mem[3][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~181 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~182 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~182_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[23]~179_combout ) # ((\idata[17]~input_o )))) # (!\idata[18]~input_o  & (((!\idata[17]~input_o  & \REGBANK_inst|read_data1[23]~181_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|read_data1[23]~179_combout ),
	.datac(\idata[17]~input_o ),
	.datad(\REGBANK_inst|read_data1[23]~181_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~182 .lut_mask = 16'hADA8;
defparam \REGBANK_inst|read_data1[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~183 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~183_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[13][23]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & (\REGBANK_inst|mem[12][23]~q )))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[12][23]~q ),
	.datad(\REGBANK_inst|mem[13][23]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~183 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~184 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~184_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[23]~183_combout  & (\REGBANK_inst|mem[15][23]~q )) # (!\REGBANK_inst|read_data1[23]~183_combout  & ((\REGBANK_inst|mem[14][23]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[23]~183_combout ))))

	.dataa(\REGBANK_inst|mem[15][23]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[14][23]~q ),
	.datad(\REGBANK_inst|read_data1[23]~183_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~184 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[23]~185 (
// Equation(s):
// \REGBANK_inst|read_data1[23]~185_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[23]~182_combout  & ((\REGBANK_inst|read_data1[23]~184_combout ))) # (!\REGBANK_inst|read_data1[23]~182_combout  & (\REGBANK_inst|read_data1[23]~177_combout )))) 
// # (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[23]~182_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[23]~177_combout ),
	.datac(\REGBANK_inst|read_data1[23]~182_combout ),
	.datad(\REGBANK_inst|read_data1[23]~184_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[23]~185 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux8~0 (
// Equation(s):
// \mux_4to1_inst1|Mux8~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & ((\REGBANK_inst|read_data1[23]~175_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[23]~185_combout ))))

	.dataa(\REGBANK_inst|read_data1[23]~185_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\REGBANK_inst|read_data1[23]~175_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux8~0 .lut_mask = 16'hC808;
defparam \mux_4to1_inst1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N16
cycloneive_lcell_comb \ALU_inst|Add0~48 (
// Equation(s):
// \ALU_inst|Add0~48_combout  = ((\mux_4to1_inst1|Mux7~0_combout  $ (\mux_2to1_inst1|salida[24]~62_combout  $ (!\ALU_inst|Add0~47 )))) # (GND)
// \ALU_inst|Add0~49  = CARRY((\mux_4to1_inst1|Mux7~0_combout  & ((\mux_2to1_inst1|salida[24]~62_combout ) # (!\ALU_inst|Add0~47 ))) # (!\mux_4to1_inst1|Mux7~0_combout  & (\mux_2to1_inst1|salida[24]~62_combout  & !\ALU_inst|Add0~47 )))

	.dataa(\mux_4to1_inst1|Mux7~0_combout ),
	.datab(\mux_2to1_inst1|salida[24]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~47 ),
	.combout(\ALU_inst|Add0~48_combout ),
	.cout(\ALU_inst|Add0~49 ));
// synopsys translate_off
defparam \ALU_inst|Add0~48 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N28
cycloneive_lcell_comb \ALU_inst|RESULTADO~50 (
// Equation(s):
// \ALU_inst|RESULTADO~50_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux7~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[24]~524_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\mux_4to1_inst1|Mux7~0_combout ),
	.datad(\REGBANK_inst|read_data2[24]~524_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~50 .lut_mask = 16'hFDFC;
defparam \ALU_inst|RESULTADO~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N22
cycloneive_lcell_comb \ALU_inst|RESULTADO~51 (
// Equation(s):
// \ALU_inst|RESULTADO~51_combout  = (\mux_4to1_inst1|Mux7~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[24]~524_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\mux_4to1_inst1|Mux7~0_combout ),
	.datad(\REGBANK_inst|read_data2[24]~524_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~51 .lut_mask = 16'hD0C0;
defparam \ALU_inst|RESULTADO~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N8
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~117 (
// Equation(s):
// \ALU_inst|ShiftLeft0~117_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[22]~454_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[24]~449_combout ))

	.dataa(\REGBANK_inst|read_data1[24]~449_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[22]~454_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~117 .lut_mask = 16'hF0AA;
defparam \ALU_inst|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~118 (
// Equation(s):
// \ALU_inst|ShiftLeft0~118_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~112_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~117_combout ))

	.dataa(\ALU_inst|ShiftLeft0~117_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~118 .lut_mask = 16'hFA0A;
defparam \ALU_inst|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N24
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~119 (
// Equation(s):
// \ALU_inst|ShiftLeft0~119_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~104_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~118_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~118_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~119 .lut_mask = 16'hC808;
defparam \ALU_inst|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N0
cycloneive_lcell_comb \ALU_inst|Equal0~31 (
// Equation(s):
// \ALU_inst|Equal0~31_combout  = \mux_4to1_inst1|Mux7~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((\REGBANK_inst|read_data2[24]~524_combout  & !\control_inst|WideOr1~3_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\REGBANK_inst|read_data2[24]~524_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\mux_4to1_inst1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~31 .lut_mask = 16'h51AE;
defparam \ALU_inst|Equal0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~49 (
// Equation(s):
// \ALU_inst|ShiftLeft0~49_combout  = (\mux_4to1_inst1|Mux31~21_combout  & ((\ALU_inst|ShiftLeft0~42_combout ) # ((\ALU_inst|ShiftLeft0~145_combout  & \ALU_inst|ShiftLeft0~48_combout )))) # (!\mux_4to1_inst1|Mux31~21_combout  & 
// (\ALU_inst|ShiftLeft0~145_combout  & ((\ALU_inst|ShiftLeft0~48_combout ))))

	.dataa(\mux_4to1_inst1|Mux31~21_combout ),
	.datab(\ALU_inst|ShiftLeft0~145_combout ),
	.datac(\ALU_inst|ShiftLeft0~42_combout ),
	.datad(\ALU_inst|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~49 .lut_mask = 16'hECA0;
defparam \ALU_inst|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~50 (
// Equation(s):
// \ALU_inst|ShiftLeft0~50_combout  = (\ALU_inst|ShiftLeft0~49_combout ) # ((\mux_2to1_inst1|salida[2]~51_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftLeft0~32_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftLeft0~32_combout ),
	.datad(\ALU_inst|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~50 .lut_mask = 16'hFF20;
defparam \ALU_inst|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N2
cycloneive_lcell_comb \ALU_inst|Mux7~0 (
// Equation(s):
// \ALU_inst|Mux7~0_combout  = (\ALU_inst|Mux3~5_combout  & ((\ALU_inst|Mux3~6_combout  & (\ALU_inst|Equal0~31_combout )) # (!\ALU_inst|Mux3~6_combout  & ((\ALU_inst|ShiftLeft0~50_combout ))))) # (!\ALU_inst|Mux3~5_combout  & (((\ALU_inst|Mux3~6_combout ))))

	.dataa(\ALU_inst|Equal0~31_combout ),
	.datab(\ALU_inst|Mux3~5_combout ),
	.datac(\ALU_inst|Mux3~6_combout ),
	.datad(\ALU_inst|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~0 .lut_mask = 16'hBCB0;
defparam \ALU_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N8
cycloneive_lcell_comb \ALU_inst|Mux7~1 (
// Equation(s):
// \ALU_inst|Mux7~1_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux7~0_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux7~0_combout  & (\ALU_inst|ShiftLeft0~88_combout )) # (!\ALU_inst|Mux7~0_combout  & ((\ALU_inst|ShiftLeft0~119_combout 
// )))))

	.dataa(\ALU_inst|ShiftLeft0~88_combout ),
	.datab(\ALU_inst|ShiftLeft0~119_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~1 .lut_mask = 16'hFA0C;
defparam \ALU_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N0
cycloneive_lcell_comb \ALU_inst|Mux7~2 (
// Equation(s):
// \ALU_inst|Mux7~2_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~51_combout )) # (!\ALU_inst|Mux3~17_combout  & ((\ALU_inst|Mux7~1_combout ))))) # (!\ALU_inst|Mux3~8_combout  & (((!\ALU_inst|Mux3~17_combout ))))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|RESULTADO~51_combout ),
	.datac(\ALU_inst|Mux3~17_combout ),
	.datad(\ALU_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~2 .lut_mask = 16'h8F85;
defparam \ALU_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N26
cycloneive_lcell_comb \ALU_inst|Mux7~3 (
// Equation(s):
// \ALU_inst|Mux7~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux7~2_combout  & (\ALU_inst|Add0~48_combout )) # (!\ALU_inst|Mux7~2_combout  & ((\ALU_inst|RESULTADO~50_combout ))))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux7~2_combout ))))

	.dataa(\ALU_inst|Add0~48_combout ),
	.datab(\ALU_inst|RESULTADO~50_combout ),
	.datac(\ALU_inst|Mux3~3_combout ),
	.datad(\ALU_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~3 .lut_mask = 16'hAFC0;
defparam \ALU_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight1~54 (
// Equation(s):
// \ALU_inst|ShiftRight1~54_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~9_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\REGBANK_inst|read_data1[31]~24_combout ),
	.datad(\ALU_inst|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~54 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N4
cycloneive_lcell_comb \ALU_inst|Mux7~4 (
// Equation(s):
// \ALU_inst|Mux7~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[24]~62_combout ) # ((\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux3~2_combout  & \ALU_inst|ShiftRight1~54_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[24]~62_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftRight1~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~4 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N16
cycloneive_lcell_comb \ALU_inst|Add1~48 (
// Equation(s):
// \ALU_inst|Add1~48_combout  = ((\mux_4to1_inst1|Mux7~0_combout  $ (\mux_2to1_inst1|salida[24]~62_combout  $ (\ALU_inst|Add1~47 )))) # (GND)
// \ALU_inst|Add1~49  = CARRY((\mux_4to1_inst1|Mux7~0_combout  & ((!\ALU_inst|Add1~47 ) # (!\mux_2to1_inst1|salida[24]~62_combout ))) # (!\mux_4to1_inst1|Mux7~0_combout  & (!\mux_2to1_inst1|salida[24]~62_combout  & !\ALU_inst|Add1~47 )))

	.dataa(\mux_4to1_inst1|Mux7~0_combout ),
	.datab(\mux_2to1_inst1|salida[24]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~47 ),
	.combout(\ALU_inst|Add1~48_combout ),
	.cout(\ALU_inst|Add1~49 ));
// synopsys translate_off
defparam \ALU_inst|Add1~48 .lut_mask = 16'h962B;
defparam \ALU_inst|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N14
cycloneive_lcell_comb \ALU_inst|Mux7~5 (
// Equation(s):
// \ALU_inst|Mux7~5_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux7~4_combout  & ((\ALU_inst|Add1~48_combout ))) # (!\ALU_inst|Mux7~4_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux7~4_combout ))))

	.dataa(\ALU_inst|Mux3~2_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux7~4_combout ),
	.datad(\ALU_inst|Add1~48_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~5 .lut_mask = 16'hF858;
defparam \ALU_inst|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N16
cycloneive_lcell_comb \ALU_inst|Mux7~6 (
// Equation(s):
// \ALU_inst|Mux7~6_combout  = (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux7~3_combout ) # ((\ALU_inst|Mux1~0_combout  & \ALU_inst|Mux7~5_combout )))) # (!\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux7~5_combout ))))

	.dataa(\ALU_inst|Mux14~6_combout ),
	.datab(\ALU_inst|Mux1~0_combout ),
	.datac(\ALU_inst|Mux7~3_combout ),
	.datad(\ALU_inst|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~6 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N10
cycloneive_lcell_comb \ALU_inst|Mux7~7 (
// Equation(s):
// \ALU_inst|Mux7~7_combout  = (\ALU_inst|Mux7~6_combout ) # ((\ALU_inst|ShiftRight1~53_combout  & \ALU_inst|Mux13~0_combout ))

	.dataa(\ALU_inst|ShiftRight1~53_combout ),
	.datab(\ALU_inst|Mux13~0_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux7~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux7~7 .lut_mask = 16'hFF88;
defparam \ALU_inst|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N20
cycloneive_lcell_comb \mux_2to1_inst2|salida[24]~24 (
// Equation(s):
// \mux_2to1_inst2|salida[24]~24_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux7~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[24]~input_o ))

	.dataa(gnd),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ddata_r[24]~input_o ),
	.datad(\ALU_inst|Mux7~7_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[24]~24 .lut_mask = 16'hFC30;
defparam \mux_2to1_inst2|salida[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N24
cycloneive_lcell_comb \REGBANK_inst|mem[27][24]~feeder (
// Equation(s):
// \REGBANK_inst|mem[27][24]~feeder_combout  = \mux_2to1_inst2|salida[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[24]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[27][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[27][24]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[27][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y54_N25
dffeas \REGBANK_inst|mem[27][24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[27][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][24] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~153 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~153_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[23][24]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & (\REGBANK_inst|mem[19][24]~q )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[19][24]~q ),
	.datad(\REGBANK_inst|mem[23][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~153 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~154 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~154_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[24]~153_combout  & ((\REGBANK_inst|mem[31][24]~q ))) # (!\REGBANK_inst|read_data1[24]~153_combout  & (\REGBANK_inst|mem[27][24]~q )))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[24]~153_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[27][24]~q ),
	.datac(\REGBANK_inst|mem[31][24]~q ),
	.datad(\REGBANK_inst|read_data1[24]~153_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~154 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~150 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~150_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[24][24]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][24]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][24]~q ),
	.datad(\REGBANK_inst|mem[16][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~150_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~150 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[24]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~151 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~151_combout  = (\REGBANK_inst|read_data1[24]~150_combout  & (((\REGBANK_inst|mem[28][24]~q )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[24]~150_combout  & (\idata[17]~input_o  & (\REGBANK_inst|mem[20][24]~q )))

	.dataa(\REGBANK_inst|read_data1[24]~150_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][24]~q ),
	.datad(\REGBANK_inst|mem[28][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~151 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~148 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~148_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[21][24]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & (\REGBANK_inst|mem[17][24]~q )))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[17][24]~q ),
	.datad(\REGBANK_inst|mem[21][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~148 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~149 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~149_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[24]~148_combout  & (\REGBANK_inst|mem[29][24]~q )) # (!\REGBANK_inst|read_data1[24]~148_combout  & ((\REGBANK_inst|mem[25][24]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[24]~148_combout ))))

	.dataa(\REGBANK_inst|mem[29][24]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][24]~q ),
	.datad(\REGBANK_inst|read_data1[24]~148_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~149 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~152 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~152_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|read_data1[24]~149_combout ))) # (!\idata[15]~input_o  & (\REGBANK_inst|read_data1[24]~151_combout 
// ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[24]~151_combout ),
	.datad(\REGBANK_inst|read_data1[24]~149_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~152 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~146 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~146_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][24]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][24]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][24]~q ),
	.datad(\REGBANK_inst|mem[18][24]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~146_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~146 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[24]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~147 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~147_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[24]~146_combout  & (\REGBANK_inst|mem[30][24]~q )) # (!\REGBANK_inst|read_data1[24]~146_combout  & ((\REGBANK_inst|mem[22][24]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[24]~146_combout ))))

	.dataa(\REGBANK_inst|mem[30][24]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][24]~q ),
	.datad(\REGBANK_inst|read_data1[24]~146_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~147 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[24]~155 (
// Equation(s):
// \REGBANK_inst|read_data1[24]~155_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[24]~152_combout  & (\REGBANK_inst|read_data1[24]~154_combout )) # (!\REGBANK_inst|read_data1[24]~152_combout  & ((\REGBANK_inst|read_data1[24]~147_combout ))))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[24]~152_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[24]~154_combout ),
	.datac(\REGBANK_inst|read_data1[24]~152_combout ),
	.datad(\REGBANK_inst|read_data1[24]~147_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[24]~155 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data1[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux7~0 (
// Equation(s):
// \mux_4to1_inst1|Mux7~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[24]~155_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[24]~165_combout )))))

	.dataa(\REGBANK_inst|read_data1[24]~155_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\REGBANK_inst|read_data1[24]~165_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux7~0 .lut_mask = 16'h8C80;
defparam \mux_4to1_inst1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N18
cycloneive_lcell_comb \ALU_inst|Add1~50 (
// Equation(s):
// \ALU_inst|Add1~50_combout  = (\mux_4to1_inst1|Mux6~0_combout  & ((\mux_2to1_inst1|salida[25]~61_combout  & (!\ALU_inst|Add1~49 )) # (!\mux_2to1_inst1|salida[25]~61_combout  & (\ALU_inst|Add1~49  & VCC)))) # (!\mux_4to1_inst1|Mux6~0_combout  & 
// ((\mux_2to1_inst1|salida[25]~61_combout  & ((\ALU_inst|Add1~49 ) # (GND))) # (!\mux_2to1_inst1|salida[25]~61_combout  & (!\ALU_inst|Add1~49 ))))
// \ALU_inst|Add1~51  = CARRY((\mux_4to1_inst1|Mux6~0_combout  & (\mux_2to1_inst1|salida[25]~61_combout  & !\ALU_inst|Add1~49 )) # (!\mux_4to1_inst1|Mux6~0_combout  & ((\mux_2to1_inst1|salida[25]~61_combout ) # (!\ALU_inst|Add1~49 ))))

	.dataa(\mux_4to1_inst1|Mux6~0_combout ),
	.datab(\mux_2to1_inst1|salida[25]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~49 ),
	.combout(\ALU_inst|Add1~50_combout ),
	.cout(\ALU_inst|Add1~51 ));
// synopsys translate_off
defparam \ALU_inst|Add1~50 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N20
cycloneive_lcell_comb \ALU_inst|Add1~52 (
// Equation(s):
// \ALU_inst|Add1~52_combout  = ((\mux_2to1_inst1|salida[26]~60_combout  $ (\mux_4to1_inst1|Mux5~0_combout  $ (\ALU_inst|Add1~51 )))) # (GND)
// \ALU_inst|Add1~53  = CARRY((\mux_2to1_inst1|salida[26]~60_combout  & (\mux_4to1_inst1|Mux5~0_combout  & !\ALU_inst|Add1~51 )) # (!\mux_2to1_inst1|salida[26]~60_combout  & ((\mux_4to1_inst1|Mux5~0_combout ) # (!\ALU_inst|Add1~51 ))))

	.dataa(\mux_2to1_inst1|salida[26]~60_combout ),
	.datab(\mux_4to1_inst1|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~51 ),
	.combout(\ALU_inst|Add1~52_combout ),
	.cout(\ALU_inst|Add1~53 ));
// synopsys translate_off
defparam \ALU_inst|Add1~52 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N4
cycloneive_lcell_comb \ALU_inst|Mux5~5 (
// Equation(s):
// \ALU_inst|Mux5~5_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux5~4_combout  & ((\ALU_inst|Add1~52_combout ))) # (!\ALU_inst|Mux5~4_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux5~4_combout ))))

	.dataa(\ALU_inst|Mux3~2_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux5~4_combout ),
	.datad(\ALU_inst|Add1~52_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~5 .lut_mask = 16'hF858;
defparam \ALU_inst|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N14
cycloneive_lcell_comb \ALU_inst|RESULTADO~54 (
// Equation(s):
// \ALU_inst|RESULTADO~54_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux5~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[26]~566_combout )))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[26]~566_combout ),
	.datad(\mux_4to1_inst1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~54 .lut_mask = 16'hFFBA;
defparam \ALU_inst|RESULTADO~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N18
cycloneive_lcell_comb \ALU_inst|Add0~50 (
// Equation(s):
// \ALU_inst|Add0~50_combout  = (\mux_4to1_inst1|Mux6~0_combout  & ((\mux_2to1_inst1|salida[25]~61_combout  & (\ALU_inst|Add0~49  & VCC)) # (!\mux_2to1_inst1|salida[25]~61_combout  & (!\ALU_inst|Add0~49 )))) # (!\mux_4to1_inst1|Mux6~0_combout  & 
// ((\mux_2to1_inst1|salida[25]~61_combout  & (!\ALU_inst|Add0~49 )) # (!\mux_2to1_inst1|salida[25]~61_combout  & ((\ALU_inst|Add0~49 ) # (GND)))))
// \ALU_inst|Add0~51  = CARRY((\mux_4to1_inst1|Mux6~0_combout  & (!\mux_2to1_inst1|salida[25]~61_combout  & !\ALU_inst|Add0~49 )) # (!\mux_4to1_inst1|Mux6~0_combout  & ((!\ALU_inst|Add0~49 ) # (!\mux_2to1_inst1|salida[25]~61_combout ))))

	.dataa(\mux_4to1_inst1|Mux6~0_combout ),
	.datab(\mux_2to1_inst1|salida[25]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~49 ),
	.combout(\ALU_inst|Add0~50_combout ),
	.cout(\ALU_inst|Add0~51 ));
// synopsys translate_off
defparam \ALU_inst|Add0~50 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N20
cycloneive_lcell_comb \ALU_inst|Add0~52 (
// Equation(s):
// \ALU_inst|Add0~52_combout  = ((\mux_4to1_inst1|Mux5~0_combout  $ (\mux_2to1_inst1|salida[26]~60_combout  $ (!\ALU_inst|Add0~51 )))) # (GND)
// \ALU_inst|Add0~53  = CARRY((\mux_4to1_inst1|Mux5~0_combout  & ((\mux_2to1_inst1|salida[26]~60_combout ) # (!\ALU_inst|Add0~51 ))) # (!\mux_4to1_inst1|Mux5~0_combout  & (\mux_2to1_inst1|salida[26]~60_combout  & !\ALU_inst|Add0~51 )))

	.dataa(\mux_4to1_inst1|Mux5~0_combout ),
	.datab(\mux_2to1_inst1|salida[26]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~51 ),
	.combout(\ALU_inst|Add0~52_combout ),
	.cout(\ALU_inst|Add0~53 ));
// synopsys translate_off
defparam \ALU_inst|Add0~52 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N12
cycloneive_lcell_comb \ALU_inst|RESULTADO~55 (
// Equation(s):
// \ALU_inst|RESULTADO~55_combout  = (\mux_4to1_inst1|Mux5~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[26]~566_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[26]~566_combout ),
	.datad(\mux_4to1_inst1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~55 .lut_mask = 16'hBA00;
defparam \ALU_inst|RESULTADO~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~120 (
// Equation(s):
// \ALU_inst|ShiftLeft0~120_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[23]~452_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[25]~447_combout )))

	.dataa(\REGBANK_inst|read_data1[23]~452_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[25]~447_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~120 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~123 (
// Equation(s):
// \ALU_inst|ShiftLeft0~123_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[24]~449_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[26]~448_combout )))

	.dataa(\REGBANK_inst|read_data1[24]~449_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[26]~448_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~123 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N22
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~124 (
// Equation(s):
// \ALU_inst|ShiftLeft0~124_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~120_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~123_combout )))

	.dataa(\ALU_inst|ShiftLeft0~120_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~123_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~124 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~125 (
// Equation(s):
// \ALU_inst|ShiftLeft0~125_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~110_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~124_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~124_combout ),
	.datad(\ALU_inst|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~125 .lut_mask = 16'hC840;
defparam \ALU_inst|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~99 (
// Equation(s):
// \ALU_inst|ShiftLeft0~99_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~78_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~98_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~98_combout ),
	.datad(\ALU_inst|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~99 .lut_mask = 16'hC840;
defparam \ALU_inst|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N24
cycloneive_lcell_comb \ALU_inst|Equal0~33 (
// Equation(s):
// \ALU_inst|Equal0~33_combout  = \mux_4to1_inst1|Mux5~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[26]~566_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[26]~566_combout ),
	.datad(\mux_4to1_inst1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~33 .lut_mask = 16'h45BA;
defparam \ALU_inst|Equal0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N20
cycloneive_lcell_comb \ALU_inst|Mux5~0 (
// Equation(s):
// \ALU_inst|Mux5~0_combout  = (\ALU_inst|Mux3~6_combout  & ((\ALU_inst|Equal0~33_combout ) # ((!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (((\ALU_inst|ShiftLeft0~58_combout  & \ALU_inst|Mux3~5_combout ))))

	.dataa(\ALU_inst|Mux3~6_combout ),
	.datab(\ALU_inst|Equal0~33_combout ),
	.datac(\ALU_inst|ShiftLeft0~58_combout ),
	.datad(\ALU_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~0 .lut_mask = 16'hD8AA;
defparam \ALU_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N12
cycloneive_lcell_comb \ALU_inst|Mux5~1 (
// Equation(s):
// \ALU_inst|Mux5~1_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux5~0_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux5~0_combout  & ((\ALU_inst|ShiftLeft0~99_combout ))) # (!\ALU_inst|Mux5~0_combout  & (\ALU_inst|ShiftLeft0~125_combout 
// ))))

	.dataa(\ALU_inst|ShiftLeft0~125_combout ),
	.datab(\ALU_inst|ShiftLeft0~99_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~1 .lut_mask = 16'hFC0A;
defparam \ALU_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N2
cycloneive_lcell_comb \ALU_inst|Mux5~2 (
// Equation(s):
// \ALU_inst|Mux5~2_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~55_combout )) # (!\ALU_inst|Mux3~17_combout  & ((\ALU_inst|Mux5~1_combout ))))) # (!\ALU_inst|Mux3~8_combout  & (!\ALU_inst|Mux3~17_combout ))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|Mux3~17_combout ),
	.datac(\ALU_inst|RESULTADO~55_combout ),
	.datad(\ALU_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~2 .lut_mask = 16'hB391;
defparam \ALU_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N24
cycloneive_lcell_comb \ALU_inst|Mux5~3 (
// Equation(s):
// \ALU_inst|Mux5~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux5~2_combout  & ((\ALU_inst|Add0~52_combout ))) # (!\ALU_inst|Mux5~2_combout  & (\ALU_inst|RESULTADO~54_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux5~2_combout ))))

	.dataa(\ALU_inst|Mux3~3_combout ),
	.datab(\ALU_inst|RESULTADO~54_combout ),
	.datac(\ALU_inst|Add0~52_combout ),
	.datad(\ALU_inst|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~3 .lut_mask = 16'hF588;
defparam \ALU_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N18
cycloneive_lcell_comb \ALU_inst|Mux5~6 (
// Equation(s):
// \ALU_inst|Mux5~6_combout  = (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux5~3_combout ) # ((\ALU_inst|Mux1~0_combout  & \ALU_inst|Mux5~5_combout )))) # (!\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux5~5_combout )))

	.dataa(\ALU_inst|Mux14~6_combout ),
	.datab(\ALU_inst|Mux1~0_combout ),
	.datac(\ALU_inst|Mux5~5_combout ),
	.datad(\ALU_inst|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~6 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N28
cycloneive_lcell_comb \ALU_inst|Mux5~7 (
// Equation(s):
// \ALU_inst|Mux5~7_combout  = (\ALU_inst|Mux5~6_combout ) # ((!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftRight0~52_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|Mux13~0_combout ),
	.datac(\ALU_inst|ShiftRight0~52_combout ),
	.datad(\ALU_inst|Mux5~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux5~7 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N30
cycloneive_lcell_comb \mux_2to1_inst2|salida[26]~26 (
// Equation(s):
// \mux_2to1_inst2|salida[26]~26_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux5~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[26]~input_o ))

	.dataa(gnd),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ddata_r[26]~input_o ),
	.datad(\ALU_inst|Mux5~7_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[26]~26 .lut_mask = 16'hFC30;
defparam \mux_2to1_inst2|salida[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N31
dffeas \REGBANK_inst|mem[15][26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\mux_2to1_inst2|salida[26]~26_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][26] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~563 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~563_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][26]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][26]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][26]~q ),
	.datad(\REGBANK_inst|mem[14][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~563_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~563 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[26]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~564 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~564_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[26]~563_combout  & (\REGBANK_inst|mem[15][26]~q )) # (!\REGBANK_inst|read_data2[26]~563_combout  & ((\REGBANK_inst|mem[13][26]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~563_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[15][26]~q ),
	.datac(\REGBANK_inst|mem[13][26]~q ),
	.datad(\REGBANK_inst|read_data2[26]~563_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~564_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~564 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[26]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~556 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~556_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][26]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][26]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][26]~q ),
	.datad(\REGBANK_inst|mem[9][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~556_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~556 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[26]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~557 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~557_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[26]~556_combout  & (\REGBANK_inst|mem[11][26]~q )) # (!\REGBANK_inst|read_data2[26]~556_combout  & ((\REGBANK_inst|mem[10][26]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~556_combout ))))

	.dataa(\REGBANK_inst|mem[11][26]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[26]~556_combout ),
	.datad(\REGBANK_inst|mem[10][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~557_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~557 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[26]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~560 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~560_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[1][26]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][26]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][26]~q ),
	.datad(\REGBANK_inst|mem[1][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~560_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~560 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[26]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~561 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~561_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[26]~560_combout  & ((\REGBANK_inst|mem[3][26]~q ))) # (!\REGBANK_inst|read_data2[26]~560_combout  & (\REGBANK_inst|mem[2][26]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~560_combout ))))

	.dataa(\REGBANK_inst|mem[2][26]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][26]~q ),
	.datad(\REGBANK_inst|read_data2[26]~560_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~561_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~561 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[26]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~558 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~558_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[6][26]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][26]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][26]~q ),
	.datad(\REGBANK_inst|mem[6][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~558_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~558 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[26]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~559 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~559_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[26]~558_combout  & ((\REGBANK_inst|mem[7][26]~q ))) # (!\REGBANK_inst|read_data2[26]~558_combout  & (\REGBANK_inst|mem[5][26]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~558_combout ))))

	.dataa(\REGBANK_inst|mem[5][26]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][26]~q ),
	.datad(\REGBANK_inst|read_data2[26]~558_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~559_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~559 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[26]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~562 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~562_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|read_data2[26]~559_combout )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[26]~561_combout )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[26]~561_combout ),
	.datad(\REGBANK_inst|read_data2[26]~559_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~562_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~562 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[26]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~565 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~565_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[26]~562_combout  & (\REGBANK_inst|read_data2[26]~564_combout )) # (!\REGBANK_inst|read_data2[26]~562_combout  & ((\REGBANK_inst|read_data2[26]~557_combout ))))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[26]~562_combout ))))

	.dataa(\REGBANK_inst|read_data2[26]~564_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[26]~557_combout ),
	.datad(\REGBANK_inst|read_data2[26]~562_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~565_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~565 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[26]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~553 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~553_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[23][26]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[19][26]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[23][26]~q ),
	.datad(\REGBANK_inst|mem[19][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~553_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~553 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[26]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~554 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~554_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[26]~553_combout  & ((\REGBANK_inst|mem[31][26]~q ))) # (!\REGBANK_inst|read_data2[26]~553_combout  & (\REGBANK_inst|mem[27][26]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~553_combout ))))

	.dataa(\REGBANK_inst|mem[27][26]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[31][26]~q ),
	.datad(\REGBANK_inst|read_data2[26]~553_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~554_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~554 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[26]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~546 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~546_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[26][26]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][26]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][26]~q ),
	.datad(\REGBANK_inst|mem[26][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~546_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~546 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[26]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~547 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~547_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[26]~546_combout  & ((\REGBANK_inst|mem[30][26]~q ))) # (!\REGBANK_inst|read_data2[26]~546_combout  & (\REGBANK_inst|mem[22][26]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~546_combout ))))

	.dataa(\REGBANK_inst|mem[22][26]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[30][26]~q ),
	.datad(\REGBANK_inst|read_data2[26]~546_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~547_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~547 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[26]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~548 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~548_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[21][26]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[17][26]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[17][26]~q ),
	.datad(\REGBANK_inst|mem[21][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~548_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~548 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[26]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~549 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~549_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[26]~548_combout  & ((\REGBANK_inst|mem[29][26]~q ))) # (!\REGBANK_inst|read_data2[26]~548_combout  & (\REGBANK_inst|mem[25][26]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~548_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[25][26]~q ),
	.datac(\REGBANK_inst|mem[29][26]~q ),
	.datad(\REGBANK_inst|read_data2[26]~548_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~549_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~549 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[26]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~550 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~550_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o ) # (\REGBANK_inst|mem[24][26]~q )))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[16][26]~q  & (!\idata[22]~input_o )))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[16][26]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|mem[24][26]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~550_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~550 .lut_mask = 16'hAEA4;
defparam \REGBANK_inst|read_data2[26]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~551 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~551_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[26]~550_combout  & (\REGBANK_inst|mem[28][26]~q )) # (!\REGBANK_inst|read_data2[26]~550_combout  & ((\REGBANK_inst|mem[20][26]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[26]~550_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][26]~q ),
	.datac(\REGBANK_inst|mem[20][26]~q ),
	.datad(\REGBANK_inst|read_data2[26]~550_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~551_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~551 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[26]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~552 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~552_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[26]~549_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[26]~551_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[26]~549_combout ),
	.datad(\REGBANK_inst|read_data2[26]~551_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~552_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~552 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[26]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~555 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~555_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[26]~552_combout  & (\REGBANK_inst|read_data2[26]~554_combout )) # (!\REGBANK_inst|read_data2[26]~552_combout  & ((\REGBANK_inst|read_data2[26]~547_combout ))))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[26]~552_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[26]~554_combout ),
	.datac(\REGBANK_inst|read_data2[26]~547_combout ),
	.datad(\REGBANK_inst|read_data2[26]~552_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~555_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~555 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[26]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[26]~566 (
// Equation(s):
// \REGBANK_inst|read_data2[26]~566_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[26]~555_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[26]~565_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[26]~565_combout ),
	.datad(\REGBANK_inst|read_data2[26]~555_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[26]~566_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[26]~566 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[26]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N26
cycloneive_lcell_comb \mux_2to1_inst1|salida[26]~60 (
// Equation(s):
// \mux_2to1_inst1|salida[26]~60_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[26]~566_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\idata[31]~input_o ),
	.datad(\REGBANK_inst|read_data2[26]~566_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[26]~60 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N22
cycloneive_lcell_comb \ALU_inst|Add1~54 (
// Equation(s):
// \ALU_inst|Add1~54_combout  = (\mux_4to1_inst1|Mux4~0_combout  & ((\mux_2to1_inst1|salida[27]~59_combout  & (!\ALU_inst|Add1~53 )) # (!\mux_2to1_inst1|salida[27]~59_combout  & (\ALU_inst|Add1~53  & VCC)))) # (!\mux_4to1_inst1|Mux4~0_combout  & 
// ((\mux_2to1_inst1|salida[27]~59_combout  & ((\ALU_inst|Add1~53 ) # (GND))) # (!\mux_2to1_inst1|salida[27]~59_combout  & (!\ALU_inst|Add1~53 ))))
// \ALU_inst|Add1~55  = CARRY((\mux_4to1_inst1|Mux4~0_combout  & (\mux_2to1_inst1|salida[27]~59_combout  & !\ALU_inst|Add1~53 )) # (!\mux_4to1_inst1|Mux4~0_combout  & ((\mux_2to1_inst1|salida[27]~59_combout ) # (!\ALU_inst|Add1~53 ))))

	.dataa(\mux_4to1_inst1|Mux4~0_combout ),
	.datab(\mux_2to1_inst1|salida[27]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~53 ),
	.combout(\ALU_inst|Add1~54_combout ),
	.cout(\ALU_inst|Add1~55 ));
// synopsys translate_off
defparam \ALU_inst|Add1~54 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N2
cycloneive_lcell_comb \ALU_inst|Mux4~5 (
// Equation(s):
// \ALU_inst|Mux4~5_combout  = (\ALU_inst|Mux4~4_combout  & (((\ALU_inst|Add1~54_combout ) # (!\ALU_inst|Mux3~2_combout )))) # (!\ALU_inst|Mux4~4_combout  & (\mux_4to1_inst1|Mux0~2_combout  & (\ALU_inst|Mux3~2_combout )))

	.dataa(\ALU_inst|Mux4~4_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Add1~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~5 .lut_mask = 16'hEA4A;
defparam \ALU_inst|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N8
cycloneive_lcell_comb \ALU_inst|RESULTADO~56 (
// Equation(s):
// \ALU_inst|RESULTADO~56_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux4~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[27]~587_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[27]~587_combout ),
	.datad(\mux_4to1_inst1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~56_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~56 .lut_mask = 16'hFFDC;
defparam \ALU_inst|RESULTADO~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N22
cycloneive_lcell_comb \ALU_inst|Add0~54 (
// Equation(s):
// \ALU_inst|Add0~54_combout  = (\mux_2to1_inst1|salida[27]~59_combout  & ((\mux_4to1_inst1|Mux4~0_combout  & (\ALU_inst|Add0~53  & VCC)) # (!\mux_4to1_inst1|Mux4~0_combout  & (!\ALU_inst|Add0~53 )))) # (!\mux_2to1_inst1|salida[27]~59_combout  & 
// ((\mux_4to1_inst1|Mux4~0_combout  & (!\ALU_inst|Add0~53 )) # (!\mux_4to1_inst1|Mux4~0_combout  & ((\ALU_inst|Add0~53 ) # (GND)))))
// \ALU_inst|Add0~55  = CARRY((\mux_2to1_inst1|salida[27]~59_combout  & (!\mux_4to1_inst1|Mux4~0_combout  & !\ALU_inst|Add0~53 )) # (!\mux_2to1_inst1|salida[27]~59_combout  & ((!\ALU_inst|Add0~53 ) # (!\mux_4to1_inst1|Mux4~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[27]~59_combout ),
	.datab(\mux_4to1_inst1|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~53 ),
	.combout(\ALU_inst|Add0~54_combout ),
	.cout(\ALU_inst|Add0~55 ));
// synopsys translate_off
defparam \ALU_inst|Add0~54 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N22
cycloneive_lcell_comb \ALU_inst|RESULTADO~57 (
// Equation(s):
// \ALU_inst|RESULTADO~57_combout  = (\mux_4to1_inst1|Mux4~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[27]~587_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[27]~587_combout ),
	.datad(\mux_4to1_inst1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~57_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~57 .lut_mask = 16'hDC00;
defparam \ALU_inst|RESULTADO~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~126 (
// Equation(s):
// \ALU_inst|ShiftLeft0~126_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[25]~447_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[27]~446_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[27]~446_combout ),
	.datac(\REGBANK_inst|read_data1[25]~447_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~126 .lut_mask = 16'hF0CC;
defparam \ALU_inst|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N2
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~127 (
// Equation(s):
// \ALU_inst|ShiftLeft0~127_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~123_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~126_combout ))

	.dataa(\ALU_inst|ShiftLeft0~126_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~123_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~127 .lut_mask = 16'hF0AA;
defparam \ALU_inst|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~128 (
// Equation(s):
// \ALU_inst|ShiftLeft0~128_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~113_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~127_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftLeft0~127_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftLeft0~113_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~128 .lut_mask = 16'hA808;
defparam \ALU_inst|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N4
cycloneive_lcell_comb \ALU_inst|Equal0~34 (
// Equation(s):
// \ALU_inst|Equal0~34_combout  = \mux_4to1_inst1|Mux4~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[27]~587_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux4~0_combout ),
	.datad(\REGBANK_inst|read_data2[27]~587_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~34 .lut_mask = 16'h4B5A;
defparam \ALU_inst|Equal0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y59_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~63 (
// Equation(s):
// \ALU_inst|ShiftLeft0~63_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~43_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (((\ALU_inst|ShiftLeft0~62_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~43_combout ),
	.datac(\mux_2to1_inst1|salida[3]~50_combout ),
	.datad(\ALU_inst|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~63 .lut_mask = 16'h4F40;
defparam \ALU_inst|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N16
cycloneive_lcell_comb \ALU_inst|Mux4~0 (
// Equation(s):
// \ALU_inst|Mux4~0_combout  = (\ALU_inst|Mux3~5_combout  & ((\ALU_inst|Mux3~6_combout  & (\ALU_inst|Equal0~34_combout )) # (!\ALU_inst|Mux3~6_combout  & ((\ALU_inst|ShiftLeft0~63_combout ))))) # (!\ALU_inst|Mux3~5_combout  & (((\ALU_inst|Mux3~6_combout ))))

	.dataa(\ALU_inst|Mux3~5_combout ),
	.datab(\ALU_inst|Equal0~34_combout ),
	.datac(\ALU_inst|ShiftLeft0~63_combout ),
	.datad(\ALU_inst|Mux3~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~0 .lut_mask = 16'hDDA0;
defparam \ALU_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N10
cycloneive_lcell_comb \ALU_inst|Mux4~1 (
// Equation(s):
// \ALU_inst|Mux4~1_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux4~0_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux4~0_combout  & ((\ALU_inst|ShiftLeft0~102_combout ))) # (!\ALU_inst|Mux4~0_combout  & 
// (\ALU_inst|ShiftLeft0~128_combout ))))

	.dataa(\ALU_inst|Mux3~4_combout ),
	.datab(\ALU_inst|ShiftLeft0~128_combout ),
	.datac(\ALU_inst|ShiftLeft0~102_combout ),
	.datad(\ALU_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~1 .lut_mask = 16'hFA44;
defparam \ALU_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N12
cycloneive_lcell_comb \ALU_inst|Mux4~2 (
// Equation(s):
// \ALU_inst|Mux4~2_combout  = (\ALU_inst|Mux3~17_combout  & (\ALU_inst|Mux3~8_combout  & (\ALU_inst|RESULTADO~57_combout ))) # (!\ALU_inst|Mux3~17_combout  & (((\ALU_inst|Mux4~1_combout )) # (!\ALU_inst|Mux3~8_combout )))

	.dataa(\ALU_inst|Mux3~17_combout ),
	.datab(\ALU_inst|Mux3~8_combout ),
	.datac(\ALU_inst|RESULTADO~57_combout ),
	.datad(\ALU_inst|Mux4~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~2 .lut_mask = 16'hD591;
defparam \ALU_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N26
cycloneive_lcell_comb \ALU_inst|Mux4~3 (
// Equation(s):
// \ALU_inst|Mux4~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux4~2_combout  & ((\ALU_inst|Add0~54_combout ))) # (!\ALU_inst|Mux4~2_combout  & (\ALU_inst|RESULTADO~56_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux4~2_combout ))))

	.dataa(\ALU_inst|Mux3~3_combout ),
	.datab(\ALU_inst|RESULTADO~56_combout ),
	.datac(\ALU_inst|Add0~54_combout ),
	.datad(\ALU_inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~3 .lut_mask = 16'hF588;
defparam \ALU_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N10
cycloneive_lcell_comb \ALU_inst|Mux4~6 (
// Equation(s):
// \ALU_inst|Mux4~6_combout  = (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux4~3_combout ) # ((\ALU_inst|Mux1~0_combout  & \ALU_inst|Mux4~5_combout )))) # (!\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux4~5_combout )))

	.dataa(\ALU_inst|Mux14~6_combout ),
	.datab(\ALU_inst|Mux1~0_combout ),
	.datac(\ALU_inst|Mux4~5_combout ),
	.datad(\ALU_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~6 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N0
cycloneive_lcell_comb \ALU_inst|Mux4~7 (
// Equation(s):
// \ALU_inst|Mux4~7_combout  = (\ALU_inst|Mux4~6_combout ) # ((!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftRight0~56_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|Mux13~0_combout ),
	.datac(\ALU_inst|ShiftRight0~56_combout ),
	.datad(\ALU_inst|Mux4~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux4~7 .lut_mask = 16'hFF40;
defparam \ALU_inst|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N8
cycloneive_lcell_comb \mux_2to1_inst2|salida[27]~27 (
// Equation(s):
// \mux_2to1_inst2|salida[27]~27_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux4~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[27]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(\ddata_r[27]~input_o ),
	.datac(gnd),
	.datad(\ALU_inst|Mux4~7_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[27]~27 .lut_mask = 16'hEE44;
defparam \mux_2to1_inst2|salida[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N15
dffeas \REGBANK_inst|mem[27][27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[27]~27_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[27][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[27][27] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[27][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~93 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~93_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][27]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][27]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][27]~q ),
	.datad(\REGBANK_inst|mem[19][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~93 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~94 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~94_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[27]~93_combout  & ((\REGBANK_inst|mem[31][27]~q ))) # (!\REGBANK_inst|read_data1[27]~93_combout  & (\REGBANK_inst|mem[23][27]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[27]~93_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[27]~93_combout ),
	.datac(\REGBANK_inst|mem[23][27]~q ),
	.datad(\REGBANK_inst|mem[31][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~94 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~86 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~86_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[25][27]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][27]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[25][27]~q ),
	.datad(\REGBANK_inst|mem[17][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~86 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~87 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~87_combout  = (\REGBANK_inst|read_data1[27]~86_combout  & ((\REGBANK_inst|mem[29][27]~q ) # ((!\idata[17]~input_o )))) # (!\REGBANK_inst|read_data1[27]~86_combout  & (((\REGBANK_inst|mem[21][27]~q  & \idata[17]~input_o ))))

	.dataa(\REGBANK_inst|read_data1[27]~86_combout ),
	.datab(\REGBANK_inst|mem[29][27]~q ),
	.datac(\REGBANK_inst|mem[21][27]~q ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~87 .lut_mask = 16'hD8AA;
defparam \REGBANK_inst|read_data1[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~88 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~88_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][27]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][27]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][27]~q ),
	.datad(\REGBANK_inst|mem[18][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~88 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~89 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~89_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[27]~88_combout  & (\REGBANK_inst|mem[30][27]~q )) # (!\REGBANK_inst|read_data1[27]~88_combout  & ((\REGBANK_inst|mem[26][27]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[27]~88_combout ))))

	.dataa(\REGBANK_inst|mem[30][27]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[26][27]~q ),
	.datad(\REGBANK_inst|read_data1[27]~88_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~89 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~90 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~90_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[20][27]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][27]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][27]~q ),
	.datad(\REGBANK_inst|mem[16][27]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~90 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~91 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~91_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[27]~90_combout  & (\REGBANK_inst|mem[28][27]~q )) # (!\REGBANK_inst|read_data1[27]~90_combout  & ((\REGBANK_inst|mem[24][27]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[27]~90_combout ))))

	.dataa(\REGBANK_inst|mem[28][27]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][27]~q ),
	.datad(\REGBANK_inst|read_data1[27]~90_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~91 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~92 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~92_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|read_data1[27]~89_combout )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|read_data1[27]~91_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[27]~89_combout ),
	.datad(\REGBANK_inst|read_data1[27]~91_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~92 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[27]~95 (
// Equation(s):
// \REGBANK_inst|read_data1[27]~95_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[27]~92_combout  & (\REGBANK_inst|read_data1[27]~94_combout )) # (!\REGBANK_inst|read_data1[27]~92_combout  & ((\REGBANK_inst|read_data1[27]~87_combout ))))) # 
// (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[27]~92_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|read_data1[27]~94_combout ),
	.datac(\REGBANK_inst|read_data1[27]~87_combout ),
	.datad(\REGBANK_inst|read_data1[27]~92_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[27]~95 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux4~0 (
// Equation(s):
// \mux_4to1_inst1|Mux4~0_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\idata[19]~input_o  & (\REGBANK_inst|read_data1[27]~95_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[27]~105_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[27]~95_combout ),
	.datad(\REGBANK_inst|read_data1[27]~105_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux4~0 .lut_mask = 16'hA280;
defparam \mux_4to1_inst1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N24
cycloneive_lcell_comb \ALU_inst|Add1~56 (
// Equation(s):
// \ALU_inst|Add1~56_combout  = ((\mux_2to1_inst1|salida[28]~58_combout  $ (\mux_4to1_inst1|Mux3~0_combout  $ (\ALU_inst|Add1~55 )))) # (GND)
// \ALU_inst|Add1~57  = CARRY((\mux_2to1_inst1|salida[28]~58_combout  & (\mux_4to1_inst1|Mux3~0_combout  & !\ALU_inst|Add1~55 )) # (!\mux_2to1_inst1|salida[28]~58_combout  & ((\mux_4to1_inst1|Mux3~0_combout ) # (!\ALU_inst|Add1~55 ))))

	.dataa(\mux_2to1_inst1|salida[28]~58_combout ),
	.datab(\mux_4to1_inst1|Mux3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~55 ),
	.combout(\ALU_inst|Add1~56_combout ),
	.cout(\ALU_inst|Add1~57 ));
// synopsys translate_off
defparam \ALU_inst|Add1~56 .lut_mask = 16'h964D;
defparam \ALU_inst|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N26
cycloneive_lcell_comb \ALU_inst|Add1~58 (
// Equation(s):
// \ALU_inst|Add1~58_combout  = (\mux_4to1_inst1|Mux2~2_combout  & ((\mux_2to1_inst1|salida[29]~57_combout  & (!\ALU_inst|Add1~57 )) # (!\mux_2to1_inst1|salida[29]~57_combout  & (\ALU_inst|Add1~57  & VCC)))) # (!\mux_4to1_inst1|Mux2~2_combout  & 
// ((\mux_2to1_inst1|salida[29]~57_combout  & ((\ALU_inst|Add1~57 ) # (GND))) # (!\mux_2to1_inst1|salida[29]~57_combout  & (!\ALU_inst|Add1~57 ))))
// \ALU_inst|Add1~59  = CARRY((\mux_4to1_inst1|Mux2~2_combout  & (\mux_2to1_inst1|salida[29]~57_combout  & !\ALU_inst|Add1~57 )) # (!\mux_4to1_inst1|Mux2~2_combout  & ((\mux_2to1_inst1|salida[29]~57_combout ) # (!\ALU_inst|Add1~57 ))))

	.dataa(\mux_4to1_inst1|Mux2~2_combout ),
	.datab(\mux_2to1_inst1|salida[29]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~57 ),
	.combout(\ALU_inst|Add1~58_combout ),
	.cout(\ALU_inst|Add1~59 ));
// synopsys translate_off
defparam \ALU_inst|Add1~58 .lut_mask = 16'h694D;
defparam \ALU_inst|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N4
cycloneive_lcell_comb \ALU_inst|Mux2~7 (
// Equation(s):
// \ALU_inst|Mux2~7_combout  = (\ALU_inst|Mux2~6_combout  & (((\ALU_inst|Add1~58_combout ) # (!\ALU_inst|Mux3~2_combout )))) # (!\ALU_inst|Mux2~6_combout  & (\mux_4to1_inst1|Mux0~2_combout  & (\ALU_inst|Mux3~2_combout )))

	.dataa(\ALU_inst|Mux2~6_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Add1~58_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~7 .lut_mask = 16'hEA4A;
defparam \ALU_inst|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N26
cycloneive_lcell_comb \ALU_inst|RESULTADO~60 (
// Equation(s):
// \ALU_inst|RESULTADO~60_combout  = (\mux_4to1_inst1|Mux2~2_combout ) # (\mux_2to1_inst1|salida[29]~57_combout )

	.dataa(\mux_4to1_inst1|Mux2~2_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[29]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~60_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~60 .lut_mask = 16'hFAFA;
defparam \ALU_inst|RESULTADO~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N8
cycloneive_lcell_comb \ALU_inst|RESULTADO~61 (
// Equation(s):
// \ALU_inst|RESULTADO~61_combout  = (\mux_4to1_inst1|Mux2~2_combout  & \mux_2to1_inst1|salida[29]~57_combout )

	.dataa(\mux_4to1_inst1|Mux2~2_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[29]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~61 .lut_mask = 16'hA0A0;
defparam \ALU_inst|RESULTADO~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~107 (
// Equation(s):
// \ALU_inst|ShiftLeft0~107_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~103_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~106_combout )))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftLeft0~103_combout ),
	.datac(\ALU_inst|ShiftLeft0~106_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~107 .lut_mask = 16'hCCF0;
defparam \ALU_inst|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N22
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~108 (
// Equation(s):
// \ALU_inst|ShiftLeft0~108_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~94_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~107_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftLeft0~107_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~108 .lut_mask = 16'hA808;
defparam \ALU_inst|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~121 (
// Equation(s):
// \ALU_inst|ShiftLeft0~121_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~117_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~120_combout )))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftLeft0~117_combout ),
	.datac(\ALU_inst|ShiftLeft0~120_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~121 .lut_mask = 16'hCCF0;
defparam \ALU_inst|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~132 (
// Equation(s):
// \ALU_inst|ShiftLeft0~132_combout  = (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[27]~446_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[29]~65_combout 
// )))))

	.dataa(\REGBANK_inst|read_data1[27]~446_combout ),
	.datab(\REGBANK_inst|read_data1[29]~65_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~132 .lut_mask = 16'h00AC;
defparam \ALU_inst|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~129 (
// Equation(s):
// \ALU_inst|ShiftLeft0~129_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[26]~448_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[28]~451_combout ))

	.dataa(\REGBANK_inst|read_data1[28]~451_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[26]~448_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~129 .lut_mask = 16'hF0AA;
defparam \ALU_inst|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N24
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~133 (
// Equation(s):
// \ALU_inst|ShiftLeft0~133_combout  = (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~132_combout ) # ((\ALU_inst|ShiftLeft0~129_combout  & \mux_2to1_inst1|salida[0]~54_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~132_combout ),
	.datab(\ALU_inst|ShiftLeft0~129_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~133 .lut_mask = 16'h0E0A;
defparam \ALU_inst|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~134 (
// Equation(s):
// \ALU_inst|ShiftLeft0~134_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftLeft0~133_combout ) # ((\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftLeft0~121_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~121_combout ),
	.datad(\ALU_inst|ShiftLeft0~133_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~134 .lut_mask = 16'hCC80;
defparam \ALU_inst|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~57 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~57_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][29]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][29]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][29]~q ),
	.datad(\REGBANK_inst|mem[8][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~57 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~58 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~58_combout  = (\REGBANK_inst|read_data1[29]~57_combout  & (((\REGBANK_inst|mem[11][29]~q )) # (!\idata[15]~input_o ))) # (!\REGBANK_inst|read_data1[29]~57_combout  & (\idata[15]~input_o  & (\REGBANK_inst|mem[9][29]~q )))

	.dataa(\REGBANK_inst|read_data1[29]~57_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][29]~q ),
	.datad(\REGBANK_inst|mem[11][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~58 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~59 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~59_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[2][29]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[0][29]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[0][29]~q ),
	.datad(\REGBANK_inst|mem[2][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~59 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~60 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~60_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[29]~59_combout  & (\REGBANK_inst|mem[3][29]~q )) # (!\REGBANK_inst|read_data1[29]~59_combout  & ((\REGBANK_inst|mem[1][29]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[29]~59_combout ))))

	.dataa(\REGBANK_inst|mem[3][29]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][29]~q ),
	.datad(\REGBANK_inst|read_data1[29]~59_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~60 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~61 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~61_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[29]~58_combout ) # ((\idata[17]~input_o )))) # (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[29]~60_combout  & !\idata[17]~input_o ))))

	.dataa(\REGBANK_inst|read_data1[29]~58_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[29]~60_combout ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~61 .lut_mask = 16'hCCB8;
defparam \REGBANK_inst|read_data1[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~55 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~55_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[5][29]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][29]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][29]~q ),
	.datad(\REGBANK_inst|mem[4][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~55 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~56 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~56_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[29]~55_combout  & (\REGBANK_inst|mem[7][29]~q )) # (!\REGBANK_inst|read_data1[29]~55_combout  & ((\REGBANK_inst|mem[6][29]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[29]~55_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[7][29]~q ),
	.datac(\REGBANK_inst|mem[6][29]~q ),
	.datad(\REGBANK_inst|read_data1[29]~55_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~56 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~62 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~62_combout  = (\idata[15]~input_o  & (((\REGBANK_inst|mem[13][29]~q ) # (\idata[16]~input_o )))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][29]~q  & ((!\idata[16]~input_o ))))

	.dataa(\REGBANK_inst|mem[12][29]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[13][29]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~62 .lut_mask = 16'hCCE2;
defparam \REGBANK_inst|read_data1[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~63 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~63_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[29]~62_combout  & (\REGBANK_inst|mem[15][29]~q )) # (!\REGBANK_inst|read_data1[29]~62_combout  & ((\REGBANK_inst|mem[14][29]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[29]~62_combout ))))

	.dataa(\REGBANK_inst|mem[15][29]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[29]~62_combout ),
	.datad(\REGBANK_inst|mem[14][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~63 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~64 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~64_combout  = (\REGBANK_inst|read_data1[29]~61_combout  & (((\REGBANK_inst|read_data1[29]~63_combout )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[29]~61_combout  & (\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[29]~56_combout )))

	.dataa(\REGBANK_inst|read_data1[29]~61_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[29]~56_combout ),
	.datad(\REGBANK_inst|read_data1[29]~63_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~64 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~466 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~466_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[29]~54_combout )) # (!\idata[19]~input_o  & (((!\REGBANK_inst|Equal0~0_combout  & \REGBANK_inst|read_data1[29]~64_combout ))))

	.dataa(\REGBANK_inst|read_data1[29]~54_combout ),
	.datab(\REGBANK_inst|Equal0~0_combout ),
	.datac(\idata[19]~input_o ),
	.datad(\REGBANK_inst|read_data1[29]~64_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~466_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~466 .lut_mask = 16'hA3A0;
defparam \REGBANK_inst|read_data1[29]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N18
cycloneive_lcell_comb \ALU_inst|Equal0~38 (
// Equation(s):
// \ALU_inst|Equal0~38_combout  = \mux_2to1_inst1|salida[29]~57_combout  $ (((\control_inst|WideOr3~4_combout  & \REGBANK_inst|read_data1[29]~466_combout )))

	.dataa(gnd),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\mux_2to1_inst1|salida[29]~57_combout ),
	.datad(\REGBANK_inst|read_data1[29]~466_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~38 .lut_mask = 16'h3CF0;
defparam \ALU_inst|Equal0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N10
cycloneive_lcell_comb \ALU_inst|Mux2~2 (
// Equation(s):
// \ALU_inst|Mux2~2_combout  = (\ALU_inst|Mux3~5_combout  & ((\ALU_inst|Mux3~6_combout  & (\ALU_inst|Equal0~38_combout )) # (!\ALU_inst|Mux3~6_combout  & ((\ALU_inst|ShiftLeft0~75_combout ))))) # (!\ALU_inst|Mux3~5_combout  & (((\ALU_inst|Mux3~6_combout ))))

	.dataa(\ALU_inst|Mux3~5_combout ),
	.datab(\ALU_inst|Equal0~38_combout ),
	.datac(\ALU_inst|ShiftLeft0~75_combout ),
	.datad(\ALU_inst|Mux3~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~2 .lut_mask = 16'hDDA0;
defparam \ALU_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N12
cycloneive_lcell_comb \ALU_inst|Mux2~3 (
// Equation(s):
// \ALU_inst|Mux2~3_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux2~2_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux2~2_combout  & (\ALU_inst|ShiftLeft0~108_combout )) # (!\ALU_inst|Mux2~2_combout  & ((\ALU_inst|ShiftLeft0~134_combout 
// )))))

	.dataa(\ALU_inst|ShiftLeft0~108_combout ),
	.datab(\ALU_inst|ShiftLeft0~134_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~3 .lut_mask = 16'hFA0C;
defparam \ALU_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N30
cycloneive_lcell_comb \ALU_inst|Mux2~4 (
// Equation(s):
// \ALU_inst|Mux2~4_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~61_combout )) # (!\ALU_inst|Mux3~17_combout  & ((\ALU_inst|Mux2~3_combout ))))) # (!\ALU_inst|Mux3~8_combout  & (!\ALU_inst|Mux3~17_combout ))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|Mux3~17_combout ),
	.datac(\ALU_inst|RESULTADO~61_combout ),
	.datad(\ALU_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~4 .lut_mask = 16'hB391;
defparam \ALU_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N24
cycloneive_lcell_comb \ALU_inst|Add0~56 (
// Equation(s):
// \ALU_inst|Add0~56_combout  = ((\mux_4to1_inst1|Mux3~0_combout  $ (\mux_2to1_inst1|salida[28]~58_combout  $ (!\ALU_inst|Add0~55 )))) # (GND)
// \ALU_inst|Add0~57  = CARRY((\mux_4to1_inst1|Mux3~0_combout  & ((\mux_2to1_inst1|salida[28]~58_combout ) # (!\ALU_inst|Add0~55 ))) # (!\mux_4to1_inst1|Mux3~0_combout  & (\mux_2to1_inst1|salida[28]~58_combout  & !\ALU_inst|Add0~55 )))

	.dataa(\mux_4to1_inst1|Mux3~0_combout ),
	.datab(\mux_2to1_inst1|salida[28]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~55 ),
	.combout(\ALU_inst|Add0~56_combout ),
	.cout(\ALU_inst|Add0~57 ));
// synopsys translate_off
defparam \ALU_inst|Add0~56 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N26
cycloneive_lcell_comb \ALU_inst|Add0~58 (
// Equation(s):
// \ALU_inst|Add0~58_combout  = (\mux_4to1_inst1|Mux2~2_combout  & ((\mux_2to1_inst1|salida[29]~57_combout  & (\ALU_inst|Add0~57  & VCC)) # (!\mux_2to1_inst1|salida[29]~57_combout  & (!\ALU_inst|Add0~57 )))) # (!\mux_4to1_inst1|Mux2~2_combout  & 
// ((\mux_2to1_inst1|salida[29]~57_combout  & (!\ALU_inst|Add0~57 )) # (!\mux_2to1_inst1|salida[29]~57_combout  & ((\ALU_inst|Add0~57 ) # (GND)))))
// \ALU_inst|Add0~59  = CARRY((\mux_4to1_inst1|Mux2~2_combout  & (!\mux_2to1_inst1|salida[29]~57_combout  & !\ALU_inst|Add0~57 )) # (!\mux_4to1_inst1|Mux2~2_combout  & ((!\ALU_inst|Add0~57 ) # (!\mux_2to1_inst1|salida[29]~57_combout ))))

	.dataa(\mux_4to1_inst1|Mux2~2_combout ),
	.datab(\mux_2to1_inst1|salida[29]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~57 ),
	.combout(\ALU_inst|Add0~58_combout ),
	.cout(\ALU_inst|Add0~59 ));
// synopsys translate_off
defparam \ALU_inst|Add0~58 .lut_mask = 16'h9617;
defparam \ALU_inst|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N28
cycloneive_lcell_comb \ALU_inst|Mux2~5 (
// Equation(s):
// \ALU_inst|Mux2~5_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux2~4_combout  & ((\ALU_inst|Add0~58_combout ))) # (!\ALU_inst|Mux2~4_combout  & (\ALU_inst|RESULTADO~60_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux2~4_combout ))))

	.dataa(\ALU_inst|RESULTADO~60_combout ),
	.datab(\ALU_inst|Mux3~3_combout ),
	.datac(\ALU_inst|Mux2~4_combout ),
	.datad(\ALU_inst|Add0~58_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~5 .lut_mask = 16'hF838;
defparam \ALU_inst|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N2
cycloneive_lcell_comb \ALU_inst|Mux2~8 (
// Equation(s):
// \ALU_inst|Mux2~8_combout  = (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux2~7_combout ) # ((\ALU_inst|Mux14~6_combout  & \ALU_inst|Mux2~5_combout )))) # (!\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux2~5_combout ))))

	.dataa(\ALU_inst|Mux1~0_combout ),
	.datab(\ALU_inst|Mux14~6_combout ),
	.datac(\ALU_inst|Mux2~7_combout ),
	.datad(\ALU_inst|Mux2~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~8 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N24
cycloneive_lcell_comb \ALU_inst|Mux2~9 (
// Equation(s):
// \ALU_inst|Mux2~9_combout  = (\ALU_inst|Mux2~8_combout ) # ((\ALU_inst|ShiftRight0~42_combout  & (\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftLeft0~145_combout )))

	.dataa(\ALU_inst|ShiftRight0~42_combout ),
	.datab(\ALU_inst|Mux13~0_combout ),
	.datac(\ALU_inst|ShiftLeft0~145_combout ),
	.datad(\ALU_inst|Mux2~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux2~9 .lut_mask = 16'hFF80;
defparam \ALU_inst|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y58_N22
cycloneive_lcell_comb \mux_2to1_inst2|salida[29]~29 (
// Equation(s):
// \mux_2to1_inst2|salida[29]~29_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux2~9_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[29]~input_o ))

	.dataa(\ddata_r[29]~input_o ),
	.datab(gnd),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux2~9_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[29]~29 .lut_mask = 16'hFA0A;
defparam \mux_2to1_inst2|salida[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y51_N23
dffeas \REGBANK_inst|mem[29][29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[29]~29_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[29][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[29][29] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~45 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~45_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[25][29]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][29]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][29]~q ),
	.datad(\REGBANK_inst|mem[17][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~45 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~46 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~46_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[29]~45_combout  & (\REGBANK_inst|mem[29][29]~q )) # (!\REGBANK_inst|read_data1[29]~45_combout  & ((\REGBANK_inst|mem[21][29]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[29]~45_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[29][29]~q ),
	.datac(\REGBANK_inst|mem[21][29]~q ),
	.datad(\REGBANK_inst|read_data1[29]~45_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~46 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~47 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~47_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[22][29]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][29]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][29]~q ),
	.datad(\REGBANK_inst|mem[18][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~47_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~47 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[29]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~48 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~48_combout  = (\REGBANK_inst|read_data1[29]~47_combout  & (((\REGBANK_inst|mem[30][29]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[29]~47_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[26][29]~q )))

	.dataa(\REGBANK_inst|read_data1[29]~47_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[26][29]~q ),
	.datad(\REGBANK_inst|mem[30][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~48_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~48 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[29]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~49 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~49_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[20][29]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][29]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][29]~q ),
	.datad(\REGBANK_inst|mem[16][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~49_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~49 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[29]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~50 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~50_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[29]~49_combout  & (\REGBANK_inst|mem[28][29]~q )) # (!\REGBANK_inst|read_data1[29]~49_combout  & ((\REGBANK_inst|mem[24][29]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[29]~49_combout ))))

	.dataa(\REGBANK_inst|mem[28][29]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][29]~q ),
	.datad(\REGBANK_inst|read_data1[29]~49_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~50 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~51 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~51_combout  = (\idata[15]~input_o  & (((\idata[16]~input_o )))) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|read_data1[29]~48_combout )) # (!\idata[16]~input_o  & ((\REGBANK_inst|read_data1[29]~50_combout 
// )))))

	.dataa(\REGBANK_inst|read_data1[29]~48_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\idata[16]~input_o ),
	.datad(\REGBANK_inst|read_data1[29]~50_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~51 .lut_mask = 16'hE3E0;
defparam \REGBANK_inst|read_data1[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~52 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~52_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][29]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][29]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][29]~q ),
	.datad(\REGBANK_inst|mem[19][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~52 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~53 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~53_combout  = (\REGBANK_inst|read_data1[29]~52_combout  & (((\REGBANK_inst|mem[31][29]~q )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[29]~52_combout  & (\idata[17]~input_o  & (\REGBANK_inst|mem[23][29]~q )))

	.dataa(\REGBANK_inst|read_data1[29]~52_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][29]~q ),
	.datad(\REGBANK_inst|mem[31][29]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~53 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~54 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~54_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[29]~51_combout  & ((\REGBANK_inst|read_data1[29]~53_combout ))) # (!\REGBANK_inst|read_data1[29]~51_combout  & (\REGBANK_inst|read_data1[29]~46_combout )))) # 
// (!\idata[15]~input_o  & (((\REGBANK_inst|read_data1[29]~51_combout ))))

	.dataa(\REGBANK_inst|read_data1[29]~46_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[29]~51_combout ),
	.datad(\REGBANK_inst|read_data1[29]~53_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~54 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[29]~65 (
// Equation(s):
// \REGBANK_inst|read_data1[29]~65_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[29]~54_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[29]~64_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[29]~54_combout ),
	.datad(\REGBANK_inst|read_data1[29]~64_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[29]~65 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight0~7 (
// Equation(s):
// \ALU_inst|ShiftRight0~7_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[29]~65_combout )))))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\REGBANK_inst|read_data1[31]~24_combout ),
	.datad(\REGBANK_inst|read_data1[29]~65_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~7 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight1~58 (
// Equation(s):
// \ALU_inst|ShiftRight1~58_combout  = (\ALU_inst|ShiftLeft0~12_combout  & (\ALU_inst|ShiftLeft0~145_combout  & ((\ALU_inst|ShiftRight0~7_combout ) # (\ALU_inst|ShiftRight0~8_combout ))))

	.dataa(\ALU_inst|ShiftRight0~7_combout ),
	.datab(\ALU_inst|ShiftRight0~8_combout ),
	.datac(\ALU_inst|ShiftLeft0~12_combout ),
	.datad(\ALU_inst|ShiftLeft0~145_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~58 .lut_mask = 16'hE000;
defparam \ALU_inst|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N12
cycloneive_lcell_comb \ALU_inst|Mux3~13 (
// Equation(s):
// \ALU_inst|Mux3~13_combout  = (\ALUcontrol_inst|Mux0~1_combout  & (((\mux_2to1_inst1|salida[28]~58_combout ) # (\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|ShiftRight1~59_combout  & ((!\ALU_inst|Mux3~2_combout ))))

	.dataa(\ALU_inst|ShiftRight1~59_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\mux_2to1_inst1|salida[28]~58_combout ),
	.datad(\ALU_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~13 .lut_mask = 16'hCCE2;
defparam \ALU_inst|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N14
cycloneive_lcell_comb \ALU_inst|Mux3~14 (
// Equation(s):
// \ALU_inst|Mux3~14_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux3~13_combout  & ((\ALU_inst|Add1~56_combout ))) # (!\ALU_inst|Mux3~13_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux3~13_combout 
// ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Mux3~2_combout ),
	.datac(\ALU_inst|Add1~56_combout ),
	.datad(\ALU_inst|Mux3~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~14 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N0
cycloneive_lcell_comb \ALU_inst|RESULTADO~58 (
// Equation(s):
// \ALU_inst|RESULTADO~58_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux3~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[28]~608_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[28]~608_combout ),
	.datad(\mux_4to1_inst1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~58 .lut_mask = 16'hFFDC;
defparam \ALU_inst|RESULTADO~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N30
cycloneive_lcell_comb \ALU_inst|RESULTADO~59 (
// Equation(s):
// \ALU_inst|RESULTADO~59_combout  = (\mux_4to1_inst1|Mux3~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[28]~608_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[28]~608_combout ),
	.datad(\mux_4to1_inst1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~59 .lut_mask = 16'hDC00;
defparam \ALU_inst|RESULTADO~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~130 (
// Equation(s):
// \ALU_inst|ShiftLeft0~130_combout  = (!\mux_2to1_inst1|salida[2]~51_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~126_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~129_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~126_combout ),
	.datab(\ALU_inst|ShiftLeft0~129_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~130 .lut_mask = 16'h0A0C;
defparam \ALU_inst|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y58_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~131 (
// Equation(s):
// \ALU_inst|ShiftLeft0~131_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftLeft0~130_combout ) # ((\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftLeft0~118_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftLeft0~130_combout ),
	.datad(\ALU_inst|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~131 .lut_mask = 16'hC8C0;
defparam \ALU_inst|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N6
cycloneive_lcell_comb \ALU_inst|Equal0~37 (
// Equation(s):
// \ALU_inst|Equal0~37_combout  = \mux_4to1_inst1|Mux3~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[28]~608_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[28]~608_combout ),
	.datad(\mux_4to1_inst1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~37 .lut_mask = 16'h23DC;
defparam \ALU_inst|Equal0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N8
cycloneive_lcell_comb \ALU_inst|Mux3~9 (
// Equation(s):
// \ALU_inst|Mux3~9_combout  = (\ALU_inst|Mux3~6_combout  & ((\ALU_inst|Equal0~37_combout ) # ((!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (((\ALU_inst|ShiftLeft0~69_combout  & \ALU_inst|Mux3~5_combout ))))

	.dataa(\ALU_inst|Mux3~6_combout ),
	.datab(\ALU_inst|Equal0~37_combout ),
	.datac(\ALU_inst|ShiftLeft0~69_combout ),
	.datad(\ALU_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~9 .lut_mask = 16'hD8AA;
defparam \ALU_inst|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N6
cycloneive_lcell_comb \ALU_inst|Mux3~10 (
// Equation(s):
// \ALU_inst|Mux3~10_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux3~9_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux3~9_combout  & ((\ALU_inst|ShiftLeft0~105_combout ))) # (!\ALU_inst|Mux3~9_combout  & 
// (\ALU_inst|ShiftLeft0~131_combout ))))

	.dataa(\ALU_inst|Mux3~4_combout ),
	.datab(\ALU_inst|ShiftLeft0~131_combout ),
	.datac(\ALU_inst|Mux3~9_combout ),
	.datad(\ALU_inst|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~10 .lut_mask = 16'hF4A4;
defparam \ALU_inst|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N0
cycloneive_lcell_comb \ALU_inst|Mux3~11 (
// Equation(s):
// \ALU_inst|Mux3~11_combout  = (\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~59_combout  & (\ALU_inst|Mux3~8_combout ))) # (!\ALU_inst|Mux3~17_combout  & (((\ALU_inst|Mux3~10_combout ) # (!\ALU_inst|Mux3~8_combout ))))

	.dataa(\ALU_inst|Mux3~17_combout ),
	.datab(\ALU_inst|RESULTADO~59_combout ),
	.datac(\ALU_inst|Mux3~8_combout ),
	.datad(\ALU_inst|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~11 .lut_mask = 16'hD585;
defparam \ALU_inst|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N10
cycloneive_lcell_comb \ALU_inst|Mux3~12 (
// Equation(s):
// \ALU_inst|Mux3~12_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux3~11_combout  & ((\ALU_inst|Add0~56_combout ))) # (!\ALU_inst|Mux3~11_combout  & (\ALU_inst|RESULTADO~58_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux3~11_combout 
// ))))

	.dataa(\ALU_inst|Mux3~3_combout ),
	.datab(\ALU_inst|RESULTADO~58_combout ),
	.datac(\ALU_inst|Add0~56_combout ),
	.datad(\ALU_inst|Mux3~11_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~12 .lut_mask = 16'hF588;
defparam \ALU_inst|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N28
cycloneive_lcell_comb \ALU_inst|Mux3~15 (
// Equation(s):
// \ALU_inst|Mux3~15_combout  = (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux3~12_combout ) # ((\ALU_inst|Mux1~0_combout  & \ALU_inst|Mux3~14_combout )))) # (!\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux3~14_combout )))

	.dataa(\ALU_inst|Mux14~6_combout ),
	.datab(\ALU_inst|Mux1~0_combout ),
	.datac(\ALU_inst|Mux3~14_combout ),
	.datad(\ALU_inst|Mux3~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~15 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N18
cycloneive_lcell_comb \ALU_inst|Mux3~16 (
// Equation(s):
// \ALU_inst|Mux3~16_combout  = (\ALU_inst|Mux3~15_combout ) # ((\ALU_inst|ShiftRight1~58_combout  & \ALU_inst|Mux13~0_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight1~58_combout ),
	.datac(\ALU_inst|Mux13~0_combout ),
	.datad(\ALU_inst|Mux3~15_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux3~16 .lut_mask = 16'hFFC0;
defparam \ALU_inst|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N30
cycloneive_lcell_comb \mux_2to1_inst2|salida[28]~28 (
// Equation(s):
// \mux_2to1_inst2|salida[28]~28_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux3~16_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[28]~input_o ))

	.dataa(gnd),
	.datab(\ddata_r[28]~input_o ),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux3~16_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[28]~28 .lut_mask = 16'hFC0C;
defparam \mux_2to1_inst2|salida[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N1
dffeas \REGBANK_inst|mem[18][28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[28]~28_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[18][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[18][28] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~66 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~66_combout  = (\idata[18]~input_o  & (((\REGBANK_inst|mem[26][28]~q ) # (\idata[17]~input_o )))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[18][28]~q  & ((!\idata[17]~input_o ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[18][28]~q ),
	.datac(\REGBANK_inst|mem[26][28]~q ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~66 .lut_mask = 16'hAAE4;
defparam \REGBANK_inst|read_data1[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~67 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~67_combout  = (\REGBANK_inst|read_data1[28]~66_combout  & (((\REGBANK_inst|mem[30][28]~q )) # (!\idata[17]~input_o ))) # (!\REGBANK_inst|read_data1[28]~66_combout  & (\idata[17]~input_o  & (\REGBANK_inst|mem[22][28]~q )))

	.dataa(\REGBANK_inst|read_data1[28]~66_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[22][28]~q ),
	.datad(\REGBANK_inst|mem[30][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~67 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~73 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~73_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[23][28]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][28]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[23][28]~q ),
	.datad(\REGBANK_inst|mem[19][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~73 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~74 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~74_combout  = (\REGBANK_inst|read_data1[28]~73_combout  & (((\REGBANK_inst|mem[31][28]~q )) # (!\idata[18]~input_o ))) # (!\REGBANK_inst|read_data1[28]~73_combout  & (\idata[18]~input_o  & (\REGBANK_inst|mem[27][28]~q )))

	.dataa(\REGBANK_inst|read_data1[28]~73_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][28]~q ),
	.datad(\REGBANK_inst|mem[31][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~74 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data1[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~70 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~70_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[24][28]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[16][28]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[24][28]~q ),
	.datad(\REGBANK_inst|mem[16][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~70 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y57_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~71 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~71_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[28]~70_combout  & (\REGBANK_inst|mem[28][28]~q )) # (!\REGBANK_inst|read_data1[28]~70_combout  & ((\REGBANK_inst|mem[20][28]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[28]~70_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][28]~q ),
	.datac(\REGBANK_inst|mem[20][28]~q ),
	.datad(\REGBANK_inst|read_data1[28]~70_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~71 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~68 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~68_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][28]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][28]~q )))))

	.dataa(\REGBANK_inst|mem[21][28]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\idata[17]~input_o ),
	.datad(\REGBANK_inst|mem[17][28]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~68 .lut_mask = 16'hE3E0;
defparam \REGBANK_inst|read_data1[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~69 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~69_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[28]~68_combout  & (\REGBANK_inst|mem[29][28]~q )) # (!\REGBANK_inst|read_data1[28]~68_combout  & ((\REGBANK_inst|mem[25][28]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[28]~68_combout ))))

	.dataa(\REGBANK_inst|mem[29][28]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][28]~q ),
	.datad(\REGBANK_inst|read_data1[28]~68_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~69 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N0
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~72 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~72_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|read_data1[28]~69_combout )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & (\REGBANK_inst|read_data1[28]~71_combout )))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[28]~71_combout ),
	.datad(\REGBANK_inst|read_data1[28]~69_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~72 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~75 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~75_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[28]~72_combout  & ((\REGBANK_inst|read_data1[28]~74_combout ))) # (!\REGBANK_inst|read_data1[28]~72_combout  & (\REGBANK_inst|read_data1[28]~67_combout )))) # 
// (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[28]~72_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[28]~67_combout ),
	.datac(\REGBANK_inst|read_data1[28]~74_combout ),
	.datad(\REGBANK_inst|read_data1[28]~72_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~75 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data1[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[28]~451 (
// Equation(s):
// \REGBANK_inst|read_data1[28]~451_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[28]~75_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[28]~85_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[28]~75_combout ),
	.datad(\REGBANK_inst|read_data1[28]~85_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[28]~451_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[28]~451 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[28]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight1~7 (
// Equation(s):
// \ALU_inst|ShiftRight1~7_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[28]~451_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[26]~448_combout )))

	.dataa(\REGBANK_inst|read_data1[28]~451_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|read_data1[26]~448_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~7 .lut_mask = 16'hBB88;
defparam \ALU_inst|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight0~33 (
// Equation(s):
// \ALU_inst|ShiftRight0~33_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~7_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~4_combout )))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~7_combout ),
	.datad(\ALU_inst|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~33 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight0~43 (
// Equation(s):
// \ALU_inst|ShiftRight0~43_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftRight0~42_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~12_combout  & (\ALU_inst|ShiftRight0~33_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight0~33_combout ),
	.datad(\ALU_inst|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~43 .lut_mask = 16'hEA40;
defparam \ALU_inst|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N28
cycloneive_lcell_comb \ALU_inst|Mux6~4 (
// Equation(s):
// \ALU_inst|Mux6~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[25]~61_combout ) # ((\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux3~2_combout  & \ALU_inst|ShiftRight1~55_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[25]~61_combout ),
	.datac(\ALU_inst|Mux3~2_combout ),
	.datad(\ALU_inst|ShiftRight1~55_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~4 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N6
cycloneive_lcell_comb \ALU_inst|Mux6~5 (
// Equation(s):
// \ALU_inst|Mux6~5_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux6~4_combout  & ((\ALU_inst|Add1~50_combout ))) # (!\ALU_inst|Mux6~4_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux6~4_combout ))))

	.dataa(\ALU_inst|Mux3~2_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Add1~50_combout ),
	.datad(\ALU_inst|Mux6~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~5 .lut_mask = 16'hF588;
defparam \ALU_inst|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N22
cycloneive_lcell_comb \ALU_inst|RESULTADO~52 (
// Equation(s):
// \ALU_inst|RESULTADO~52_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux6~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[25]~545_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\mux_4to1_inst1|Mux6~0_combout ),
	.datad(\REGBANK_inst|read_data2[25]~545_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~52 .lut_mask = 16'hFDFC;
defparam \ALU_inst|RESULTADO~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N20
cycloneive_lcell_comb \ALU_inst|RESULTADO~53 (
// Equation(s):
// \ALU_inst|RESULTADO~53_combout  = (\mux_4to1_inst1|Mux6~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[25]~545_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\mux_4to1_inst1|Mux6~0_combout ),
	.datad(\REGBANK_inst|read_data2[25]~545_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~53 .lut_mask = 16'hD0C0;
defparam \ALU_inst|RESULTADO~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~122 (
// Equation(s):
// \ALU_inst|ShiftLeft0~122_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~107_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftLeft0~121_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftLeft0~107_combout ),
	.datad(\ALU_inst|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~122 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N10
cycloneive_lcell_comb \ALU_inst|Equal0~32 (
// Equation(s):
// \ALU_inst|Equal0~32_combout  = \mux_4to1_inst1|Mux6~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[25]~545_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_4to1_inst1|Mux6~0_combout ),
	.datac(\REGBANK_inst|read_data2[25]~545_combout ),
	.datad(\mux_2to1_inst1|salida[31]~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~32 .lut_mask = 16'h339C;
defparam \ALU_inst|Equal0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y59_N14
cycloneive_lcell_comb \ALU_inst|Mux6~0 (
// Equation(s):
// \ALU_inst|Mux6~0_combout  = (\ALU_inst|Mux3~5_combout  & ((\ALU_inst|Mux3~6_combout  & (\ALU_inst|Equal0~32_combout )) # (!\ALU_inst|Mux3~6_combout  & ((\ALU_inst|ShiftLeft0~54_combout ))))) # (!\ALU_inst|Mux3~5_combout  & (((\ALU_inst|Mux3~6_combout ))))

	.dataa(\ALU_inst|Mux3~5_combout ),
	.datab(\ALU_inst|Equal0~32_combout ),
	.datac(\ALU_inst|Mux3~6_combout ),
	.datad(\ALU_inst|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~0 .lut_mask = 16'hDAD0;
defparam \ALU_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N10
cycloneive_lcell_comb \ALU_inst|Mux6~1 (
// Equation(s):
// \ALU_inst|Mux6~1_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux6~0_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux6~0_combout  & ((\ALU_inst|ShiftLeft0~95_combout ))) # (!\ALU_inst|Mux6~0_combout  & (\ALU_inst|ShiftLeft0~122_combout 
// ))))

	.dataa(\ALU_inst|ShiftLeft0~122_combout ),
	.datab(\ALU_inst|Mux3~4_combout ),
	.datac(\ALU_inst|ShiftLeft0~95_combout ),
	.datad(\ALU_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~1 .lut_mask = 16'hFC22;
defparam \ALU_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N0
cycloneive_lcell_comb \ALU_inst|Mux6~2 (
// Equation(s):
// \ALU_inst|Mux6~2_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~53_combout )) # (!\ALU_inst|Mux3~17_combout  & ((\ALU_inst|Mux6~1_combout ))))) # (!\ALU_inst|Mux3~8_combout  & (((!\ALU_inst|Mux3~17_combout ))))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|RESULTADO~53_combout ),
	.datac(\ALU_inst|Mux3~17_combout ),
	.datad(\ALU_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~2 .lut_mask = 16'h8F85;
defparam \ALU_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N2
cycloneive_lcell_comb \ALU_inst|Mux6~3 (
// Equation(s):
// \ALU_inst|Mux6~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux6~2_combout  & ((\ALU_inst|Add0~50_combout ))) # (!\ALU_inst|Mux6~2_combout  & (\ALU_inst|RESULTADO~52_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux6~2_combout ))))

	.dataa(\ALU_inst|RESULTADO~52_combout ),
	.datab(\ALU_inst|Mux3~3_combout ),
	.datac(\ALU_inst|Add0~50_combout ),
	.datad(\ALU_inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~3 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y59_N28
cycloneive_lcell_comb \ALU_inst|Mux6~6 (
// Equation(s):
// \ALU_inst|Mux6~6_combout  = (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux6~5_combout ) # ((\ALU_inst|Mux14~6_combout  & \ALU_inst|Mux6~3_combout )))) # (!\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux6~3_combout ))))

	.dataa(\ALU_inst|Mux1~0_combout ),
	.datab(\ALU_inst|Mux14~6_combout ),
	.datac(\ALU_inst|Mux6~5_combout ),
	.datad(\ALU_inst|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~6 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N24
cycloneive_lcell_comb \ALU_inst|Mux6~7 (
// Equation(s):
// \ALU_inst|Mux6~7_combout  = (\ALU_inst|Mux6~6_combout ) # ((\ALU_inst|Mux13~0_combout  & (\ALU_inst|ShiftRight0~43_combout  & !\mux_2to1_inst1|salida[3]~50_combout )))

	.dataa(\ALU_inst|Mux13~0_combout ),
	.datab(\ALU_inst|ShiftRight0~43_combout ),
	.datac(\mux_2to1_inst1|salida[3]~50_combout ),
	.datad(\ALU_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux6~7 .lut_mask = 16'hFF08;
defparam \ALU_inst|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N30
cycloneive_lcell_comb \mux_2to1_inst2|salida[25]~25 (
// Equation(s):
// \mux_2to1_inst2|salida[25]~25_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux6~7_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[25]~input_o ))

	.dataa(gnd),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ddata_r[25]~input_o ),
	.datad(\ALU_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[25]~25 .lut_mask = 16'hFC30;
defparam \mux_2to1_inst2|salida[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|mem[14][25]~feeder (
// Equation(s):
// \REGBANK_inst|mem[14][25]~feeder_combout  = \mux_2to1_inst2|salida[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[25]~25_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[14][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[14][25]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[14][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N17
dffeas \REGBANK_inst|mem[14][25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[14][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][25] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~143 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~143_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[13][25]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][25]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][25]~q ),
	.datad(\REGBANK_inst|mem[13][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~143 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~144 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~144_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[25]~143_combout  & ((\REGBANK_inst|mem[15][25]~q ))) # (!\REGBANK_inst|read_data1[25]~143_combout  & (\REGBANK_inst|mem[14][25]~q )))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~143_combout ))))

	.dataa(\REGBANK_inst|mem[14][25]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[25]~143_combout ),
	.datad(\REGBANK_inst|mem[15][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~144 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~136 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~136_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[5][25]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[4][25]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[5][25]~q ),
	.datad(\REGBANK_inst|mem[4][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~136 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~137 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~137_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[25]~136_combout  & (\REGBANK_inst|mem[7][25]~q )) # (!\REGBANK_inst|read_data1[25]~136_combout  & ((\REGBANK_inst|mem[6][25]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~136_combout ))))

	.dataa(\REGBANK_inst|mem[7][25]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[6][25]~q ),
	.datad(\REGBANK_inst|read_data1[25]~136_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~137 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N24
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~138 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~138_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[10][25]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[8][25]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[8][25]~q ),
	.datad(\REGBANK_inst|mem[10][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~138 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~139 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~139_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[25]~138_combout  & (\REGBANK_inst|mem[11][25]~q )) # (!\REGBANK_inst|read_data1[25]~138_combout  & ((\REGBANK_inst|mem[9][25]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~138_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[11][25]~q ),
	.datac(\REGBANK_inst|mem[9][25]~q ),
	.datad(\REGBANK_inst|read_data1[25]~138_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~139 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~140 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~140_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][25]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][25]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][25]~q ),
	.datad(\REGBANK_inst|mem[0][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~140 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y59_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~141 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~141_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[25]~140_combout  & ((\REGBANK_inst|mem[3][25]~q ))) # (!\REGBANK_inst|read_data1[25]~140_combout  & (\REGBANK_inst|mem[1][25]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[25]~140_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[1][25]~q ),
	.datac(\REGBANK_inst|read_data1[25]~140_combout ),
	.datad(\REGBANK_inst|mem[3][25]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~141 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~142 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~142_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|read_data1[25]~139_combout )) # (!\idata[18]~input_o  & 
// ((\REGBANK_inst|read_data1[25]~141_combout )))))

	.dataa(\REGBANK_inst|read_data1[25]~139_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\idata[18]~input_o ),
	.datad(\REGBANK_inst|read_data1[25]~141_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~142 .lut_mask = 16'hE3E0;
defparam \REGBANK_inst|read_data1[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~145 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~145_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[25]~142_combout  & (\REGBANK_inst|read_data1[25]~144_combout )) # (!\REGBANK_inst|read_data1[25]~142_combout  & ((\REGBANK_inst|read_data1[25]~137_combout ))))) 
// # (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[25]~142_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[25]~144_combout ),
	.datac(\REGBANK_inst|read_data1[25]~137_combout ),
	.datad(\REGBANK_inst|read_data1[25]~142_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~145 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N20
cycloneive_lcell_comb \REGBANK_inst|read_data1[25]~447 (
// Equation(s):
// \REGBANK_inst|read_data1[25]~447_combout  = (\idata[19]~input_o  & ((\REGBANK_inst|read_data1[25]~135_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[25]~145_combout ))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[25]~145_combout ),
	.datad(\REGBANK_inst|read_data1[25]~135_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[25]~447_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[25]~447 .lut_mask = 16'hFC30;
defparam \REGBANK_inst|read_data1[25]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight0~4 (
// Equation(s):
// \ALU_inst|ShiftRight0~4_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[27]~446_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[25]~447_combout ))

	.dataa(\REGBANK_inst|read_data1[25]~447_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[27]~446_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~4 .lut_mask = 16'hF0AA;
defparam \ALU_inst|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N6
cycloneive_lcell_comb \ALU_inst|ShiftRight0~6 (
// Equation(s):
// \ALU_inst|ShiftRight0~6_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~4_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~5_combout )))

	.dataa(\ALU_inst|ShiftRight0~4_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~6 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight1~53 (
// Equation(s):
// \ALU_inst|ShiftRight1~53_combout  = (\ALU_inst|ShiftRight0~49_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~73_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~6_combout ))))

	.dataa(\ALU_inst|ShiftRight0~49_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~6_combout ),
	.datad(\ALU_inst|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~53 .lut_mask = 16'hA820;
defparam \ALU_inst|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
cycloneive_lcell_comb \ALU_inst|RESULTADO~24 (
// Equation(s):
// \ALU_inst|RESULTADO~24_combout  = (\mux_2to1_inst1|salida[8]~45_combout  & \mux_4to1_inst1|Mux23~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[8]~45_combout ),
	.datad(\mux_4to1_inst1|Mux23~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~24 .lut_mask = 16'hF000;
defparam \ALU_inst|RESULTADO~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N24
cycloneive_lcell_comb \ALU_inst|Equal0~12 (
// Equation(s):
// \ALU_inst|Equal0~12_combout  = \mux_4to1_inst1|Mux23~21_combout  $ (\mux_2to1_inst1|salida[8]~45_combout )

	.dataa(gnd),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(gnd),
	.datad(\mux_2to1_inst1|salida[8]~45_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~12 .lut_mask = 16'h33CC;
defparam \ALU_inst|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N16
cycloneive_lcell_comb \ALU_inst|RESULTADO~25 (
// Equation(s):
// \ALU_inst|RESULTADO~25_combout  = (\mux_4to1_inst1|Mux23~21_combout ) # (\mux_2to1_inst1|salida[8]~45_combout )

	.dataa(gnd),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(gnd),
	.datad(\mux_2to1_inst1|salida[8]~45_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~25 .lut_mask = 16'hFFCC;
defparam \ALU_inst|RESULTADO~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N2
cycloneive_lcell_comb \ALU_inst|Mux23~3 (
// Equation(s):
// \ALU_inst|Mux23~3_combout  = (\ALUcontrol_inst|Mux3~2_combout  & (((\ALU_inst|RESULTADO~25_combout )) # (!\ALUcontrol_inst|Mux0~1_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|Add0~16_combout )))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Add0~16_combout ),
	.datad(\ALU_inst|RESULTADO~25_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~3 .lut_mask = 16'hEA62;
defparam \ALU_inst|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N28
cycloneive_lcell_comb \ALU_inst|Mux23~4 (
// Equation(s):
// \ALU_inst|Mux23~4_combout  = (\ALU_inst|Mux23~3_combout  & ((\ALU_inst|Equal0~12_combout ) # ((!\ALU_inst|Mux29~14_combout )))) # (!\ALU_inst|Mux23~3_combout  & (((\ALU_inst|ShiftLeft0~50_combout  & \ALU_inst|Mux29~14_combout ))))

	.dataa(\ALU_inst|Equal0~12_combout ),
	.datab(\ALU_inst|Mux23~3_combout ),
	.datac(\ALU_inst|ShiftLeft0~50_combout ),
	.datad(\ALU_inst|Mux29~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~4 .lut_mask = 16'hB8CC;
defparam \ALU_inst|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N22
cycloneive_lcell_comb \ALU_inst|Mux23~0 (
// Equation(s):
// \ALU_inst|Mux23~0_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[8]~45_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux29~9_combout  & \ALU_inst|ShiftRight1~54_combout ))))

	.dataa(\mux_2to1_inst1|salida[8]~45_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|ShiftRight1~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~0 .lut_mask = 16'hCBC8;
defparam \ALU_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N24
cycloneive_lcell_comb \ALU_inst|Mux23~1 (
// Equation(s):
// \ALU_inst|Mux23~1_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux23~0_combout  & ((\ALU_inst|Add1~16_combout ))) # (!\ALU_inst|Mux23~0_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux23~0_combout 
// ))))

	.dataa(\ALU_inst|Mux29~9_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux23~0_combout ),
	.datad(\ALU_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~1 .lut_mask = 16'hF858;
defparam \ALU_inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N10
cycloneive_lcell_comb \ALU_inst|Mux23~2 (
// Equation(s):
// \ALU_inst|Mux23~2_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux23~1_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux23~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~2 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N4
cycloneive_lcell_comb \ALU_inst|Mux23~5 (
// Equation(s):
// \ALU_inst|Mux23~5_combout  = (\ALU_inst|Mux29~8_combout  & (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux23~2_combout )))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux29~7_combout ) # ((\ALU_inst|Mux23~4_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux29~7_combout ),
	.datac(\ALU_inst|Mux23~4_combout ),
	.datad(\ALU_inst|Mux23~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~5 .lut_mask = 16'h7654;
defparam \ALU_inst|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N26
cycloneive_lcell_comb \ALU_inst|Mux23~6 (
// Equation(s):
// \ALU_inst|Mux23~6_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux23~5_combout  & ((\ALU_inst|RESULTADO~24_combout ))) # (!\ALU_inst|Mux23~5_combout  & (\ALU_inst|ShiftRight1~53_combout )))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux23~5_combout ))))

	.dataa(\ALU_inst|ShiftRight1~53_combout ),
	.datab(\ALU_inst|RESULTADO~24_combout ),
	.datac(\ALU_inst|Mux29~22_combout ),
	.datad(\ALU_inst|Mux23~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~6 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight0~27 (
// Equation(s):
// \ALU_inst|ShiftRight0~27_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[11]~464_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[10]~465_combout )))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[11]~464_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\REGBANK_inst|read_data1[10]~465_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~27 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N28
cycloneive_lcell_comb \ALU_inst|ShiftRight0~26 (
// Equation(s):
// \ALU_inst|ShiftRight0~26_combout  = (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux22~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux23~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux22~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~26 .lut_mask = 16'h5404;
defparam \ALU_inst|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight0~28 (
// Equation(s):
// \ALU_inst|ShiftRight0~28_combout  = (\ALU_inst|ShiftRight0~26_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftRight0~27_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|ShiftRight0~27_combout ),
	.datad(\ALU_inst|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~28 .lut_mask = 16'hFF80;
defparam \ALU_inst|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight0~29 (
// Equation(s):
// \ALU_inst|ShiftRight0~29_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight0~25_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftRight0~28_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~28_combout ),
	.datad(\ALU_inst|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~29 .lut_mask = 16'hB830;
defparam \ALU_inst|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N26
cycloneive_lcell_comb \ALU_inst|Mux23~7 (
// Equation(s):
// \ALU_inst|Mux23~7_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight0~16_combout )))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (((\ALU_inst|ShiftRight0~29_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight0~29_combout ),
	.datad(\ALU_inst|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~7 .lut_mask = 16'hD850;
defparam \ALU_inst|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N8
cycloneive_lcell_comb \ALU_inst|Mux23~8 (
// Equation(s):
// \ALU_inst|Mux23~8_combout  = (\ALU_inst|Mux17~12_combout  & ((\ALU_inst|Mux23~6_combout ) # ((\ALU_inst|Mux29~20_combout  & \ALU_inst|Mux23~7_combout )))) # (!\ALU_inst|Mux17~12_combout  & (\ALU_inst|Mux29~20_combout  & ((\ALU_inst|Mux23~7_combout ))))

	.dataa(\ALU_inst|Mux17~12_combout ),
	.datab(\ALU_inst|Mux29~20_combout ),
	.datac(\ALU_inst|Mux23~6_combout ),
	.datad(\ALU_inst|Mux23~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux23~8 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N2
cycloneive_lcell_comb \mux_2to1_inst2|salida[8]~8 (
// Equation(s):
// \mux_2to1_inst2|salida[8]~8_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux23~8_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[8]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\ddata_r[8]~input_o ),
	.datad(\ALU_inst|Mux23~8_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[8]~8 .lut_mask = 16'hFA50;
defparam \mux_2to1_inst2|salida[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneive_lcell_comb \REGBANK_inst|mem[13][8]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][8]~feeder_combout  = \mux_2to1_inst2|salida[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[8]~8_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][8]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N19
dffeas \REGBANK_inst|mem[13][8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][8] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~185 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~185_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][8]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][8]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][8]~q ),
	.datad(\REGBANK_inst|mem[14][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~185_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~185 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[8]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~186 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~186_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[8]~185_combout  & ((\REGBANK_inst|mem[15][8]~q ))) # (!\REGBANK_inst|read_data2[8]~185_combout  & (\REGBANK_inst|mem[13][8]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~185_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[13][8]~q ),
	.datac(\REGBANK_inst|read_data2[8]~185_combout ),
	.datad(\REGBANK_inst|mem[15][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~186_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~186 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[8]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~178 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~178_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][8]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][8]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][8]~q ),
	.datad(\REGBANK_inst|mem[9][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~178 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~179 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~179_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[8]~178_combout  & ((\REGBANK_inst|mem[11][8]~q ))) # (!\REGBANK_inst|read_data2[8]~178_combout  & (\REGBANK_inst|mem[10][8]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~178_combout ))))

	.dataa(\REGBANK_inst|mem[10][8]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[11][8]~q ),
	.datad(\REGBANK_inst|read_data2[8]~178_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~179 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~182 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~182_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|mem[1][8]~q )) # (!\idata[20]~input_o  & ((\REGBANK_inst|mem[0][8]~q )))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[1][8]~q ),
	.datad(\REGBANK_inst|mem[0][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~182_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~182 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[8]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~183 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~183_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[8]~182_combout  & ((\REGBANK_inst|mem[3][8]~q ))) # (!\REGBANK_inst|read_data2[8]~182_combout  & (\REGBANK_inst|mem[2][8]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~182_combout ))))

	.dataa(\REGBANK_inst|mem[2][8]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[8]~182_combout ),
	.datad(\REGBANK_inst|mem[3][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~183_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~183 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data2[8]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~180 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~180_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][8]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][8]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][8]~q ),
	.datad(\REGBANK_inst|mem[6][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~180_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~180 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[8]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~181 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~181_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[8]~180_combout  & ((\REGBANK_inst|mem[7][8]~q ))) # (!\REGBANK_inst|read_data2[8]~180_combout  & (\REGBANK_inst|mem[5][8]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~180_combout ))))

	.dataa(\REGBANK_inst|mem[5][8]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][8]~q ),
	.datad(\REGBANK_inst|read_data2[8]~180_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~181_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~181 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[8]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~184 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~184_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[8]~181_combout ))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[8]~183_combout 
// ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[8]~183_combout ),
	.datad(\REGBANK_inst|read_data2[8]~181_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~184_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~184 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[8]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~187 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~187_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[8]~184_combout  & (\REGBANK_inst|read_data2[8]~186_combout )) # (!\REGBANK_inst|read_data2[8]~184_combout  & ((\REGBANK_inst|read_data2[8]~179_combout ))))) # 
// (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[8]~184_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[8]~186_combout ),
	.datac(\REGBANK_inst|read_data2[8]~179_combout ),
	.datad(\REGBANK_inst|read_data2[8]~184_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~187_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~187 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[8]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~175 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~175_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][8]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][8]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][8]~q ),
	.datad(\REGBANK_inst|mem[23][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~175 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~176 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~176_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[8]~175_combout  & ((\REGBANK_inst|mem[31][8]~q ))) # (!\REGBANK_inst|read_data2[8]~175_combout  & (\REGBANK_inst|mem[27][8]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~175_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[27][8]~q ),
	.datac(\REGBANK_inst|mem[31][8]~q ),
	.datad(\REGBANK_inst|read_data2[8]~175_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~176 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~168 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~168_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][8]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][8]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][8]~q ),
	.datad(\REGBANK_inst|mem[26][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~168 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~169 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~169_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[8]~168_combout  & ((\REGBANK_inst|mem[30][8]~q ))) # (!\REGBANK_inst|read_data2[8]~168_combout  & (\REGBANK_inst|mem[22][8]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~168_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[22][8]~q ),
	.datac(\REGBANK_inst|read_data2[8]~168_combout ),
	.datad(\REGBANK_inst|mem[30][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~169 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~172 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~172_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|mem[24][8]~q )) # (!\idata[23]~input_o  & ((\REGBANK_inst|mem[16][8]~q )))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[24][8]~q ),
	.datad(\REGBANK_inst|mem[16][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~172 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~173 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~173_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[8]~172_combout  & ((\REGBANK_inst|mem[28][8]~q ))) # (!\REGBANK_inst|read_data2[8]~172_combout  & (\REGBANK_inst|mem[20][8]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~172_combout ))))

	.dataa(\REGBANK_inst|mem[20][8]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[8]~172_combout ),
	.datad(\REGBANK_inst|mem[28][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~173 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data2[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~170 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~170_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[21][8]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[17][8]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[21][8]~q ),
	.datad(\REGBANK_inst|mem[17][8]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~170_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~170 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[8]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~171 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~171_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[8]~170_combout  & ((\REGBANK_inst|mem[29][8]~q ))) # (!\REGBANK_inst|read_data2[8]~170_combout  & (\REGBANK_inst|mem[25][8]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[8]~170_combout ))))

	.dataa(\REGBANK_inst|mem[25][8]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][8]~q ),
	.datad(\REGBANK_inst|read_data2[8]~170_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~171 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~174 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~174_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|read_data2[8]~171_combout ))) # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[8]~173_combout 
// ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[8]~173_combout ),
	.datad(\REGBANK_inst|read_data2[8]~171_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~174 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~177 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~177_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[8]~174_combout  & (\REGBANK_inst|read_data2[8]~176_combout )) # (!\REGBANK_inst|read_data2[8]~174_combout  & ((\REGBANK_inst|read_data2[8]~169_combout ))))) # 
// (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[8]~174_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[8]~176_combout ),
	.datac(\REGBANK_inst|read_data2[8]~169_combout ),
	.datad(\REGBANK_inst|read_data2[8]~174_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~177 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[8]~188 (
// Equation(s):
// \REGBANK_inst|read_data2[8]~188_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[8]~177_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[8]~187_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[8]~187_combout ),
	.datad(\REGBANK_inst|read_data2[8]~177_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[8]~188_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[8]~188 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[8]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
cycloneive_lcell_comb \mux_2to1_inst1|salida[8]~45 (
// Equation(s):
// \mux_2to1_inst1|salida[8]~45_combout  = (\control_inst|WideOr1~3_combout  & (\idata[28]~input_o  & (\Imm_Gen_inst|WideOr0~3_combout ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[8]~188_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\idata[28]~input_o ),
	.datac(\Imm_Gen_inst|WideOr0~3_combout ),
	.datad(\REGBANK_inst|read_data2[8]~188_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[8]~45 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~19 (
// Equation(s):
// \ALU_inst|ShiftLeft0~19_combout  = (\mux_2to1_inst1|salida[8]~45_combout ) # ((\mux_2to1_inst1|salida[7]~46_combout ) # ((\mux_2to1_inst1|salida[10]~43_combout ) # (\mux_2to1_inst1|salida[9]~44_combout )))

	.dataa(\mux_2to1_inst1|salida[8]~45_combout ),
	.datab(\mux_2to1_inst1|salida[7]~46_combout ),
	.datac(\mux_2to1_inst1|salida[10]~43_combout ),
	.datad(\mux_2to1_inst1|salida[9]~44_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~19 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y55_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~18 (
// Equation(s):
// \ALU_inst|ShiftLeft0~18_combout  = (\mux_2to1_inst1|salida[13]~73_combout ) # ((\mux_2to1_inst1|salida[14]~72_combout ) # ((\mux_2to1_inst1|salida[12]~74_combout ) # (\mux_2to1_inst1|salida[15]~71_combout )))

	.dataa(\mux_2to1_inst1|salida[13]~73_combout ),
	.datab(\mux_2to1_inst1|salida[14]~72_combout ),
	.datac(\mux_2to1_inst1|salida[12]~74_combout ),
	.datad(\mux_2to1_inst1|salida[15]~71_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~18 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~20 (
// Equation(s):
// \ALU_inst|ShiftLeft0~20_combout  = (\mux_2to1_inst1|salida[5]~48_combout ) # ((\mux_2to1_inst1|salida[11]~42_combout ) # (\mux_2to1_inst1|salida[6]~47_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[5]~48_combout ),
	.datac(\mux_2to1_inst1|salida[11]~42_combout ),
	.datad(\mux_2to1_inst1|salida[6]~47_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~20 .lut_mask = 16'hFFFC;
defparam \ALU_inst|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~15 (
// Equation(s):
// \ALU_inst|ShiftLeft0~15_combout  = (\mux_2to1_inst1|salida[21]~65_combout ) # ((\mux_2to1_inst1|salida[23]~63_combout ) # ((\mux_2to1_inst1|salida[20]~66_combout ) # (\mux_2to1_inst1|salida[22]~64_combout )))

	.dataa(\mux_2to1_inst1|salida[21]~65_combout ),
	.datab(\mux_2to1_inst1|salida[23]~63_combout ),
	.datac(\mux_2to1_inst1|salida[20]~66_combout ),
	.datad(\mux_2to1_inst1|salida[22]~64_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~15 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N0
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~14 (
// Equation(s):
// \ALU_inst|ShiftLeft0~14_combout  = (\mux_2to1_inst1|salida[25]~61_combout ) # ((\mux_2to1_inst1|salida[27]~59_combout ) # ((\mux_2to1_inst1|salida[26]~60_combout ) # (\mux_2to1_inst1|salida[24]~62_combout )))

	.dataa(\mux_2to1_inst1|salida[25]~61_combout ),
	.datab(\mux_2to1_inst1|salida[27]~59_combout ),
	.datac(\mux_2to1_inst1|salida[26]~60_combout ),
	.datad(\mux_2to1_inst1|salida[24]~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~14 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N4
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~16 (
// Equation(s):
// \ALU_inst|ShiftLeft0~16_combout  = (\mux_2to1_inst1|salida[18]~68_combout ) # ((\mux_2to1_inst1|salida[16]~70_combout ) # ((\mux_2to1_inst1|salida[17]~69_combout ) # (\mux_2to1_inst1|salida[19]~67_combout )))

	.dataa(\mux_2to1_inst1|salida[18]~68_combout ),
	.datab(\mux_2to1_inst1|salida[16]~70_combout ),
	.datac(\mux_2to1_inst1|salida[17]~69_combout ),
	.datad(\mux_2to1_inst1|salida[19]~67_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~16 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N21
dffeas \REGBANK_inst|mem[8][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[8][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[8][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N11
dffeas \REGBANK_inst|mem[9][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[9][0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[9][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~640 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~640_combout  = (\idata[20]~input_o  & (((\idata[21]~input_o ) # (\REGBANK_inst|mem[9][30]~q )))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[8][30]~q  & (!\idata[21]~input_o )))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[8][30]~q ),
	.datac(\idata[21]~input_o ),
	.datad(\REGBANK_inst|mem[9][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~640_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~640 .lut_mask = 16'hAEA4;
defparam \REGBANK_inst|read_data2[30]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N9
dffeas \REGBANK_inst|mem[10][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[10][0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[10][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~641 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~641_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[30]~640_combout  & (\REGBANK_inst|mem[11][30]~q )) # (!\REGBANK_inst|read_data2[30]~640_combout  & ((\REGBANK_inst|mem[10][30]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[30]~640_combout ))))

	.dataa(\REGBANK_inst|mem[11][30]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[30]~640_combout ),
	.datad(\REGBANK_inst|mem[10][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~641_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~641 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[30]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N7
dffeas \REGBANK_inst|mem[12][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[12][0]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[12][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N9
dffeas \REGBANK_inst|mem[14][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~647 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~647_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][30]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][30]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][30]~q ),
	.datad(\REGBANK_inst|mem[14][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~647_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~647 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[30]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N21
dffeas \REGBANK_inst|mem[13][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y58_N25
dffeas \REGBANK_inst|mem[15][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~648 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~648_combout  = (\REGBANK_inst|read_data2[30]~647_combout  & (((\REGBANK_inst|mem[15][30]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[30]~647_combout  & (\idata[20]~input_o  & (\REGBANK_inst|mem[13][30]~q )))

	.dataa(\REGBANK_inst|read_data2[30]~647_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[13][30]~q ),
	.datad(\REGBANK_inst|mem[15][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~648_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~648 .lut_mask = 16'hEA62;
defparam \REGBANK_inst|read_data2[30]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N19
dffeas \REGBANK_inst|mem[2][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[2][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N17
dffeas \REGBANK_inst|mem[3][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y53_N19
dffeas \REGBANK_inst|mem[0][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[0][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N24
cycloneive_lcell_comb \REGBANK_inst|mem[1][30]~feeder (
// Equation(s):
// \REGBANK_inst|mem[1][30]~feeder_combout  = \mux_2to1_inst2|salida[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[30]~30_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[1][30]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N25
dffeas \REGBANK_inst|mem[1][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[1][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[1][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~644 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~644_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[1][30]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][30]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][30]~q ),
	.datad(\REGBANK_inst|mem[1][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~644_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~644 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[30]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~645 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~645_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[30]~644_combout  & ((\REGBANK_inst|mem[3][30]~q ))) # (!\REGBANK_inst|read_data2[30]~644_combout  & (\REGBANK_inst|mem[2][30]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[30]~644_combout ))))

	.dataa(\REGBANK_inst|mem[2][30]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][30]~q ),
	.datad(\REGBANK_inst|read_data2[30]~644_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~645_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~645 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[30]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N7
dffeas \REGBANK_inst|mem[5][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[5][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[5][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N19
dffeas \REGBANK_inst|mem[7][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N25
dffeas \REGBANK_inst|mem[4][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[30]~30_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|mem[6][30]~feeder (
// Equation(s):
// \REGBANK_inst|mem[6][30]~feeder_combout  = \mux_2to1_inst2|salida[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[30]~30_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[6][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[6][30]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[6][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N21
dffeas \REGBANK_inst|mem[6][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[6][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[6][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~642 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~642_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[6][30]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][30]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][30]~q ),
	.datad(\REGBANK_inst|mem[6][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~642_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~642 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[30]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~643 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~643_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[30]~642_combout  & ((\REGBANK_inst|mem[7][30]~q ))) # (!\REGBANK_inst|read_data2[30]~642_combout  & (\REGBANK_inst|mem[5][30]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[30]~642_combout ))))

	.dataa(\REGBANK_inst|mem[5][30]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][30]~q ),
	.datad(\REGBANK_inst|read_data2[30]~642_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~643_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~643 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[30]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~646 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~646_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o )))) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|read_data2[30]~643_combout ))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[30]~645_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[30]~645_combout ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|read_data2[30]~643_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~646_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~646 .lut_mask = 16'hF4A4;
defparam \REGBANK_inst|read_data2[30]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~649 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~649_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[30]~646_combout  & ((\REGBANK_inst|read_data2[30]~648_combout ))) # (!\REGBANK_inst|read_data2[30]~646_combout  & (\REGBANK_inst|read_data2[30]~641_combout )))) 
// # (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[30]~646_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|read_data2[30]~641_combout ),
	.datac(\REGBANK_inst|read_data2[30]~648_combout ),
	.datad(\REGBANK_inst|read_data2[30]~646_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~649_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~649 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[30]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~637 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~637_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][30]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][30]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][30]~q ),
	.datad(\REGBANK_inst|mem[23][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~637_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~637 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[30]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~638 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~638_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[30]~637_combout  & ((\REGBANK_inst|mem[31][30]~q ))) # (!\REGBANK_inst|read_data2[30]~637_combout  & (\REGBANK_inst|mem[27][30]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[30]~637_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[27][30]~q ),
	.datac(\REGBANK_inst|mem[31][30]~q ),
	.datad(\REGBANK_inst|read_data2[30]~637_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~638_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~638 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[30]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~634 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~634_combout  = (\idata[23]~input_o  & (((\idata[22]~input_o ) # (\REGBANK_inst|mem[24][30]~q )))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[16][30]~q  & (!\idata[22]~input_o )))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[16][30]~q ),
	.datac(\idata[22]~input_o ),
	.datad(\REGBANK_inst|mem[24][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~634_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~634 .lut_mask = 16'hAEA4;
defparam \REGBANK_inst|read_data2[30]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~635 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~635_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[30]~634_combout  & (\REGBANK_inst|mem[28][30]~q )) # (!\REGBANK_inst|read_data2[30]~634_combout  & ((\REGBANK_inst|mem[20][30]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[30]~634_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[28][30]~q ),
	.datac(\REGBANK_inst|read_data2[30]~634_combout ),
	.datad(\REGBANK_inst|mem[20][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~635_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~635 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[30]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~632 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~632_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][30]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][30]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][30]~q ),
	.datad(\REGBANK_inst|mem[21][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~632_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~632 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[30]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~633 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~633_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[30]~632_combout  & (\REGBANK_inst|mem[29][30]~q )) # (!\REGBANK_inst|read_data2[30]~632_combout  & ((\REGBANK_inst|mem[25][30]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[30]~632_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[29][30]~q ),
	.datac(\REGBANK_inst|read_data2[30]~632_combout ),
	.datad(\REGBANK_inst|mem[25][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~633_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~633 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[30]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~636 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~636_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[30]~633_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[30]~635_combout )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[30]~635_combout ),
	.datad(\REGBANK_inst|read_data2[30]~633_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~636_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~636 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[30]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~630 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~630_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|mem[26][30]~q ))) # (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][30]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][30]~q ),
	.datad(\REGBANK_inst|mem[26][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~630_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~630 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[30]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~631 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~631_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[30]~630_combout  & (\REGBANK_inst|mem[30][30]~q )) # (!\REGBANK_inst|read_data2[30]~630_combout  & ((\REGBANK_inst|mem[22][30]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[30]~630_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[30]~630_combout ),
	.datac(\REGBANK_inst|mem[30][30]~q ),
	.datad(\REGBANK_inst|mem[22][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~631_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~631 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[30]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~639 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~639_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[30]~636_combout  & (\REGBANK_inst|read_data2[30]~638_combout )) # (!\REGBANK_inst|read_data2[30]~636_combout  & ((\REGBANK_inst|read_data2[30]~631_combout ))))) 
// # (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[30]~636_combout ))))

	.dataa(\REGBANK_inst|read_data2[30]~638_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[30]~636_combout ),
	.datad(\REGBANK_inst|read_data2[30]~631_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~639_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~639 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[30]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[30]~650 (
// Equation(s):
// \REGBANK_inst|read_data2[30]~650_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[30]~639_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[30]~649_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[30]~649_combout ),
	.datad(\REGBANK_inst|read_data2[30]~639_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[30]~650_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[30]~650 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[30]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N24
cycloneive_lcell_comb \mux_2to1_inst1|salida[30]~56 (
// Equation(s):
// \mux_2to1_inst1|salida[30]~56_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[30]~650_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\idata[31]~input_o ),
	.datad(\REGBANK_inst|read_data2[30]~650_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[30]~56 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N10
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~13 (
// Equation(s):
// \ALU_inst|ShiftLeft0~13_combout  = (\mux_2to1_inst1|salida[29]~57_combout ) # ((\mux_2to1_inst1|salida[28]~58_combout ) # ((\mux_2to1_inst1|salida[30]~56_combout ) # (\mux_2to1_inst1|salida[31]~55_combout )))

	.dataa(\mux_2to1_inst1|salida[29]~57_combout ),
	.datab(\mux_2to1_inst1|salida[28]~58_combout ),
	.datac(\mux_2to1_inst1|salida[30]~56_combout ),
	.datad(\mux_2to1_inst1|salida[31]~55_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~13 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y55_N6
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~17 (
// Equation(s):
// \ALU_inst|ShiftLeft0~17_combout  = (\ALU_inst|ShiftLeft0~15_combout ) # ((\ALU_inst|ShiftLeft0~14_combout ) # ((\ALU_inst|ShiftLeft0~16_combout ) # (\ALU_inst|ShiftLeft0~13_combout )))

	.dataa(\ALU_inst|ShiftLeft0~15_combout ),
	.datab(\ALU_inst|ShiftLeft0~14_combout ),
	.datac(\ALU_inst|ShiftLeft0~16_combout ),
	.datad(\ALU_inst|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~17 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~21 (
// Equation(s):
// \ALU_inst|ShiftLeft0~21_combout  = (\ALU_inst|ShiftLeft0~19_combout ) # ((\ALU_inst|ShiftLeft0~18_combout ) # ((\ALU_inst|ShiftLeft0~20_combout ) # (\ALU_inst|ShiftLeft0~17_combout )))

	.dataa(\ALU_inst|ShiftLeft0~19_combout ),
	.datab(\ALU_inst|ShiftLeft0~18_combout ),
	.datac(\ALU_inst|ShiftLeft0~20_combout ),
	.datad(\ALU_inst|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~21 .lut_mask = 16'hFFFE;
defparam \ALU_inst|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y55_N16
cycloneive_lcell_comb \ALU_inst|Mux29~20 (
// Equation(s):
// \ALU_inst|Mux29~20_combout  = (\ALU_inst|Mux29~19_combout  & (!\mux_2to1_inst1|salida[4]~49_combout  & !\ALU_inst|ShiftLeft0~21_combout ))

	.dataa(\ALU_inst|Mux29~19_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[4]~49_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~20 .lut_mask = 16'h000A;
defparam \ALU_inst|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N4
cycloneive_lcell_comb \ALU_inst|Mux17~12 (
// Equation(s):
// \ALU_inst|Mux17~12_combout  = (!\ALU_inst|Mux29~20_combout  & (((\ALUcontrol_inst|Mux1~2_combout ) # (!\ALUcontrol_inst|Mux2~1_combout )) # (!\ALUcontrol_inst|Mux3~2_combout )))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALUcontrol_inst|Mux2~1_combout ),
	.datad(\ALU_inst|Mux29~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux17~12 .lut_mask = 16'h00DF;
defparam \ALU_inst|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight1~40 (
// Equation(s):
// \ALU_inst|ShiftRight1~40_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & (\mux_4to1_inst1|Mux21~0_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_4to1_inst1|Mux23~21_combout )))))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_4to1_inst1|Mux21~0_combout ),
	.datad(\mux_4to1_inst1|Mux23~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~40 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N6
cycloneive_lcell_comb \ALU_inst|ShiftRight1~41 (
// Equation(s):
// \ALU_inst|ShiftRight1~41_combout  = (\ALU_inst|ShiftRight1~40_combout ) # ((!\mux_2to1_inst1|salida[0]~54_combout  & \ALU_inst|ShiftRight1~17_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\ALU_inst|ShiftRight1~40_combout ),
	.datad(\ALU_inst|ShiftRight1~17_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~41 .lut_mask = 16'hF3F0;
defparam \ALU_inst|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N30
cycloneive_lcell_comb \ALU_inst|Mux29~4 (
// Equation(s):
// \ALU_inst|Mux29~4_combout  = (\mux_2to1_inst1|salida[3]~50_combout ) # ((\mux_2to1_inst1|salida[1]~53_combout  & !\mux_2to1_inst1|salida[2]~51_combout ))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_2to1_inst1|salida[2]~51_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~4 .lut_mask = 16'hAAFA;
defparam \ALU_inst|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight1~42 (
// Equation(s):
// \ALU_inst|ShiftRight1~42_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux27~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux28~21_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux28~21_combout ),
	.datad(\mux_4to1_inst1|Mux27~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~42 .lut_mask = 16'hFA50;
defparam \ALU_inst|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N16
cycloneive_lcell_comb \ALU_inst|Mux28~7 (
// Equation(s):
// \ALU_inst|Mux28~7_combout  = (\ALU_inst|ShiftLeft0~145_combout  & (((!\ALU_inst|Mux29~4_combout  & \ALU_inst|ShiftRight1~42_combout )))) # (!\ALU_inst|ShiftLeft0~145_combout  & ((\ALU_inst|ShiftRight1~41_combout ) # ((\ALU_inst|Mux29~4_combout ))))

	.dataa(\ALU_inst|ShiftRight1~41_combout ),
	.datab(\ALU_inst|ShiftLeft0~145_combout ),
	.datac(\ALU_inst|Mux29~4_combout ),
	.datad(\ALU_inst|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~7 .lut_mask = 16'h3E32;
defparam \ALU_inst|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight1~11 (
// Equation(s):
// \ALU_inst|ShiftRight1~11_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux25~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux26~21_combout ))

	.dataa(\mux_4to1_inst1|Mux26~21_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux25~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~11 .lut_mask = 16'hFA0A;
defparam \ALU_inst|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N28
cycloneive_lcell_comb \ALU_inst|ShiftRight0~58 (
// Equation(s):
// \ALU_inst|ShiftRight0~58_combout  = (!\mux_2to1_inst1|salida[2]~51_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~24_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~22_combout ))))

	.dataa(\ALU_inst|ShiftRight1~22_combout ),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~58 .lut_mask = 16'h0E02;
defparam \ALU_inst|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight0~59 (
// Equation(s):
// \ALU_inst|ShiftRight0~59_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\ALU_inst|ShiftRight0~58_combout ) # ((\ALU_inst|ShiftRight1~43_combout  & \mux_2to1_inst1|salida[2]~51_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftRight0~58_combout ),
	.datac(\ALU_inst|ShiftRight1~43_combout ),
	.datad(\mux_2to1_inst1|salida[2]~51_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~59 .lut_mask = 16'hA888;
defparam \ALU_inst|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N20
cycloneive_lcell_comb \ALU_inst|Mux28~8 (
// Equation(s):
// \ALU_inst|Mux28~8_combout  = (\ALU_inst|Mux28~7_combout  & (((\ALU_inst|ShiftRight0~59_combout )) # (!\ALU_inst|Mux29~4_combout ))) # (!\ALU_inst|Mux28~7_combout  & (\ALU_inst|Mux29~4_combout  & (\ALU_inst|ShiftRight1~11_combout )))

	.dataa(\ALU_inst|Mux28~7_combout ),
	.datab(\ALU_inst|Mux29~4_combout ),
	.datac(\ALU_inst|ShiftRight1~11_combout ),
	.datad(\ALU_inst|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~8 .lut_mask = 16'hEA62;
defparam \ALU_inst|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N20
cycloneive_lcell_comb \ALU_inst|RESULTADO~65 (
// Equation(s):
// \ALU_inst|RESULTADO~65_combout  = (\mux_4to1_inst1|Mux28~21_combout  & ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector2~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[3]~83_combout )))))

	.dataa(\Imm_Gen_inst|Selector2~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux28~21_combout ),
	.datad(\REGBANK_inst|read_data2[3]~83_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~65 .lut_mask = 16'hB080;
defparam \ALU_inst|RESULTADO~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N6
cycloneive_lcell_comb \ALU_inst|Mux28~0 (
// Equation(s):
// \ALU_inst|Mux28~0_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[3]~50_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux29~9_combout  & \ALU_inst|ShiftRight1~39_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|ShiftRight1~39_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~0 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N0
cycloneive_lcell_comb \ALU_inst|Mux28~1 (
// Equation(s):
// \ALU_inst|Mux28~1_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux28~0_combout  & (\ALU_inst|Add1~6_combout )) # (!\ALU_inst|Mux28~0_combout  & ((\mux_4to1_inst1|Mux0~2_combout ))))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux28~0_combout 
// ))))

	.dataa(\ALU_inst|Add1~6_combout ),
	.datab(\ALU_inst|Mux29~9_combout ),
	.datac(\mux_4to1_inst1|Mux0~2_combout ),
	.datad(\ALU_inst|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~1 .lut_mask = 16'hBBC0;
defparam \ALU_inst|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N14
cycloneive_lcell_comb \ALU_inst|Mux28~2 (
// Equation(s):
// \ALU_inst|Mux28~2_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux28~1_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux28~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~2 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N0
cycloneive_lcell_comb \ALU_inst|Equal0~45 (
// Equation(s):
// \ALU_inst|Equal0~45_combout  = \mux_4to1_inst1|Mux28~21_combout  $ (((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector2~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[3]~83_combout )))))

	.dataa(\Imm_Gen_inst|Selector2~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux28~21_combout ),
	.datad(\REGBANK_inst|read_data2[3]~83_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~45 .lut_mask = 16'h4B78;
defparam \ALU_inst|Equal0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N26
cycloneive_lcell_comb \ALU_inst|RESULTADO~66 (
// Equation(s):
// \ALU_inst|RESULTADO~66_combout  = (\mux_4to1_inst1|Mux28~21_combout ) # ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector2~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[3]~83_combout ))))

	.dataa(\Imm_Gen_inst|Selector2~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux28~21_combout ),
	.datad(\REGBANK_inst|read_data2[3]~83_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~66 .lut_mask = 16'hFBF8;
defparam \ALU_inst|RESULTADO~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N8
cycloneive_lcell_comb \ALU_inst|Mux28~3 (
// Equation(s):
// \ALU_inst|Mux28~3_combout  = (\ALUcontrol_inst|Mux3~2_combout  & (((\ALU_inst|RESULTADO~66_combout )) # (!\ALUcontrol_inst|Mux0~1_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALUcontrol_inst|Mux0~1_combout  & ((\ALU_inst|Add0~6_combout ))))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|RESULTADO~66_combout ),
	.datad(\ALU_inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~3 .lut_mask = 16'hE6A2;
defparam \ALU_inst|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N14
cycloneive_lcell_comb \ALU_inst|Mux28~4 (
// Equation(s):
// \ALU_inst|Mux28~4_combout  = (\ALU_inst|Mux28~3_combout  & (((\ALU_inst|Equal0~45_combout ) # (!\ALU_inst|Mux29~14_combout )))) # (!\ALU_inst|Mux28~3_combout  & (\ALU_inst|ShiftLeft0~28_combout  & ((\ALU_inst|Mux29~14_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~28_combout ),
	.datab(\ALU_inst|Equal0~45_combout ),
	.datac(\ALU_inst|Mux28~3_combout ),
	.datad(\ALU_inst|Mux29~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~4 .lut_mask = 16'hCAF0;
defparam \ALU_inst|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N28
cycloneive_lcell_comb \ALU_inst|Mux28~5 (
// Equation(s):
// \ALU_inst|Mux28~5_combout  = (\ALU_inst|Mux29~8_combout  & (!\ALU_inst|Mux29~7_combout  & (\ALU_inst|Mux28~2_combout ))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux29~7_combout ) # ((\ALU_inst|Mux28~4_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux29~7_combout ),
	.datac(\ALU_inst|Mux28~2_combout ),
	.datad(\ALU_inst|Mux28~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~5 .lut_mask = 16'h7564;
defparam \ALU_inst|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N10
cycloneive_lcell_comb \ALU_inst|Mux28~6 (
// Equation(s):
// \ALU_inst|Mux28~6_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux28~5_combout  & (\ALU_inst|RESULTADO~65_combout )) # (!\ALU_inst|Mux28~5_combout  & ((\ALU_inst|ShiftRight0~57_combout ))))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux28~5_combout ))))

	.dataa(\ALU_inst|Mux29~22_combout ),
	.datab(\ALU_inst|RESULTADO~65_combout ),
	.datac(\ALU_inst|ShiftRight0~57_combout ),
	.datad(\ALU_inst|Mux28~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~6 .lut_mask = 16'hDDA0;
defparam \ALU_inst|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N16
cycloneive_lcell_comb \ALU_inst|Mux28~9 (
// Equation(s):
// \ALU_inst|Mux28~9_combout  = (\ALU_inst|Mux17~12_combout  & ((\ALU_inst|Mux28~6_combout ) # ((\ALU_inst|Mux28~8_combout  & \ALU_inst|Mux29~20_combout )))) # (!\ALU_inst|Mux17~12_combout  & (\ALU_inst|Mux28~8_combout  & (\ALU_inst|Mux29~20_combout )))

	.dataa(\ALU_inst|Mux17~12_combout ),
	.datab(\ALU_inst|Mux28~8_combout ),
	.datac(\ALU_inst|Mux29~20_combout ),
	.datad(\ALU_inst|Mux28~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux28~9 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
cycloneive_lcell_comb \mux_2to1_inst2|salida[3]~3 (
// Equation(s):
// \mux_2to1_inst2|salida[3]~3_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux28~9_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[3]~input_o ))

	.dataa(gnd),
	.datab(\ddata_r[3]~input_o ),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux28~9_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[3]~3 .lut_mask = 16'hFC0C;
defparam \mux_2to1_inst2|salida[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|mem[23][3]~feeder (
// Equation(s):
// \REGBANK_inst|mem[23][3]~feeder_combout  = \mux_2to1_inst2|salida[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[3]~3_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[23][3]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \REGBANK_inst|mem[23][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[23][0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[23][3] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~70 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~70_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][3]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][3]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][3]~q ),
	.datad(\REGBANK_inst|mem[27][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~70 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~71 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~71_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[3]~70_combout  & ((\REGBANK_inst|mem[31][3]~q ))) # (!\REGBANK_inst|read_data2[3]~70_combout  & (\REGBANK_inst|mem[23][3]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~70_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[23][3]~q ),
	.datac(\REGBANK_inst|mem[31][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~70_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~71 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~63 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~63_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][3]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][3]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][3]~q ),
	.datad(\REGBANK_inst|mem[25][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~63 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~64 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~64_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[3]~63_combout  & (\REGBANK_inst|mem[29][3]~q )) # (!\REGBANK_inst|read_data2[3]~63_combout  & ((\REGBANK_inst|mem[21][3]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~63_combout ))))

	.dataa(\REGBANK_inst|mem[29][3]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[21][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~63_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~64 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~65 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~65_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[22][3]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[18][3]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[18][3]~q ),
	.datad(\REGBANK_inst|mem[22][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~65 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~66 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~66_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[3]~65_combout  & ((\REGBANK_inst|mem[30][3]~q ))) # (!\REGBANK_inst|read_data2[3]~65_combout  & (\REGBANK_inst|mem[26][3]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~65_combout ))))

	.dataa(\REGBANK_inst|mem[26][3]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[30][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~65_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~66 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~67 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~67_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][3]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][3]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][3]~q ),
	.datad(\REGBANK_inst|mem[20][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~67 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~68 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~68_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[3]~67_combout  & ((\REGBANK_inst|mem[28][3]~q ))) # (!\REGBANK_inst|read_data2[3]~67_combout  & (\REGBANK_inst|mem[24][3]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~67_combout ))))

	.dataa(\REGBANK_inst|mem[24][3]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[28][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~67_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~68 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~69 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~69_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|read_data2[3]~66_combout )) # (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[3]~68_combout )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[3]~66_combout ),
	.datad(\REGBANK_inst|read_data2[3]~68_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~69 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~72 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~72_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[3]~69_combout  & (\REGBANK_inst|read_data2[3]~71_combout )) # (!\REGBANK_inst|read_data2[3]~69_combout  & ((\REGBANK_inst|read_data2[3]~64_combout ))))) # 
// (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[3]~69_combout ))))

	.dataa(\REGBANK_inst|read_data2[3]~71_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[3]~64_combout ),
	.datad(\REGBANK_inst|read_data2[3]~69_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~72 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~73 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~73_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][3]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][3]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][3]~q ),
	.datad(\REGBANK_inst|mem[5][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~73 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~74 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~74_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[3]~73_combout  & (\REGBANK_inst|mem[7][3]~q )) # (!\REGBANK_inst|read_data2[3]~73_combout  & ((\REGBANK_inst|mem[6][3]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~73_combout ))))

	.dataa(\REGBANK_inst|mem[7][3]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[6][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~73_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~74 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~75 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~75_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][3]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][3]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][3]~q ),
	.datad(\REGBANK_inst|mem[10][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~75 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~76 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~76_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[3]~75_combout  & ((\REGBANK_inst|mem[11][3]~q ))) # (!\REGBANK_inst|read_data2[3]~75_combout  & (\REGBANK_inst|mem[9][3]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~75_combout ))))

	.dataa(\REGBANK_inst|mem[9][3]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[11][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~75_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~76 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~77 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~77_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[2][3]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[0][3]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[2][3]~q ),
	.datad(\REGBANK_inst|mem[0][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~77 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~78 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~78_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[3]~77_combout  & ((\REGBANK_inst|mem[3][3]~q ))) # (!\REGBANK_inst|read_data2[3]~77_combout  & (\REGBANK_inst|mem[1][3]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~77_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[1][3]~q ),
	.datac(\REGBANK_inst|mem[3][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~77_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~78 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~79 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~79_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & (\REGBANK_inst|read_data2[3]~76_combout )) # (!\idata[23]~input_o  & ((\REGBANK_inst|read_data2[3]~78_combout )))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[3]~76_combout ),
	.datad(\REGBANK_inst|read_data2[3]~78_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~79 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~80 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~80_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[13][3]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][3]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][3]~q ),
	.datad(\REGBANK_inst|mem[13][3]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~80 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~81 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~81_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[3]~80_combout  & (\REGBANK_inst|mem[15][3]~q )) # (!\REGBANK_inst|read_data2[3]~80_combout  & ((\REGBANK_inst|mem[14][3]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[3]~80_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[15][3]~q ),
	.datac(\REGBANK_inst|mem[14][3]~q ),
	.datad(\REGBANK_inst|read_data2[3]~80_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~81 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~82 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~82_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[3]~79_combout  & ((\REGBANK_inst|read_data2[3]~81_combout ))) # (!\REGBANK_inst|read_data2[3]~79_combout  & (\REGBANK_inst|read_data2[3]~74_combout )))) # 
// (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[3]~79_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[3]~74_combout ),
	.datac(\REGBANK_inst|read_data2[3]~79_combout ),
	.datad(\REGBANK_inst|read_data2[3]~81_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~82 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[3]~83 (
// Equation(s):
// \REGBANK_inst|read_data2[3]~83_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[3]~72_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & ((\REGBANK_inst|read_data2[3]~82_combout ))))

	.dataa(\idata[24]~input_o ),
	.datab(\REGBANK_inst|Equal1~0_combout ),
	.datac(\REGBANK_inst|read_data2[3]~72_combout ),
	.datad(\REGBANK_inst|read_data2[3]~82_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[3]~83 .lut_mask = 16'hB1A0;
defparam \REGBANK_inst|read_data2[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N8
cycloneive_lcell_comb \mux_2to1_inst1|salida[3]~50 (
// Equation(s):
// \mux_2to1_inst1|salida[3]~50_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector2~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[3]~83_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(gnd),
	.datac(\Imm_Gen_inst|Selector2~0_combout ),
	.datad(\REGBANK_inst|read_data2[3]~83_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[3]~50 .lut_mask = 16'hF5A0;
defparam \mux_2to1_inst1|salida[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight0~50 (
// Equation(s):
// \ALU_inst|ShiftRight0~50_combout  = (\ALU_inst|ShiftRight0~49_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~25_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~27_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftRight0~49_combout ),
	.datac(\ALU_inst|ShiftRight1~27_combout ),
	.datad(\ALU_inst|ShiftRight1~25_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~50 .lut_mask = 16'hC840;
defparam \ALU_inst|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight0~53 (
// Equation(s):
// \ALU_inst|ShiftRight0~53_combout  = (\ALU_inst|ShiftRight0~50_combout ) # ((\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight0~52_combout ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~52_combout ),
	.datad(\ALU_inst|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~53 .lut_mask = 16'hFFC0;
defparam \ALU_inst|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y56_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight1~33 (
// Equation(s):
// \ALU_inst|ShiftRight1~33_combout  = (\ALU_inst|ShiftRight0~50_combout ) # ((\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~12_combout  & \ALU_inst|ShiftRight1~32_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight1~32_combout ),
	.datad(\ALU_inst|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~33 .lut_mask = 16'hFF80;
defparam \ALU_inst|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N26
cycloneive_lcell_comb \ALU_inst|Mux13~5 (
// Equation(s):
// \ALU_inst|Mux13~5_combout  = (\ALUcontrol_inst|Mux0~1_combout  & (((\mux_2to1_inst1|salida[18]~68_combout ) # (\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|ShiftRight1~33_combout  & ((!\ALU_inst|Mux3~2_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALU_inst|ShiftRight1~33_combout ),
	.datac(\mux_2to1_inst1|salida[18]~68_combout ),
	.datad(\ALU_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~5 .lut_mask = 16'hAAE4;
defparam \ALU_inst|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N20
cycloneive_lcell_comb \ALU_inst|Mux13~6 (
// Equation(s):
// \ALU_inst|Mux13~6_combout  = (\ALU_inst|Mux13~5_combout  & (((\ALU_inst|Add1~36_combout ) # (!\ALU_inst|Mux3~2_combout )))) # (!\ALU_inst|Mux13~5_combout  & (\mux_4to1_inst1|Mux0~2_combout  & ((\ALU_inst|Mux3~2_combout ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Add1~36_combout ),
	.datac(\ALU_inst|Mux13~5_combout ),
	.datad(\ALU_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~6 .lut_mask = 16'hCAF0;
defparam \ALU_inst|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N18
cycloneive_lcell_comb \ALU_inst|RESULTADO~39 (
// Equation(s):
// \ALU_inst|RESULTADO~39_combout  = (\mux_4to1_inst1|Mux13~0_combout ) # ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[18]~398_combout )))

	.dataa(\mux_4to1_inst1|Mux13~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\REGBANK_inst|read_data2[18]~398_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~39 .lut_mask = 16'hFBFA;
defparam \ALU_inst|RESULTADO~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N28
cycloneive_lcell_comb \ALU_inst|Equal0~23 (
// Equation(s):
// \ALU_inst|Equal0~23_combout  = \mux_4to1_inst1|Mux13~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((\REGBANK_inst|read_data2[18]~398_combout  & !\control_inst|WideOr1~3_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\REGBANK_inst|read_data2[18]~398_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\mux_4to1_inst1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~23 .lut_mask = 16'h51AE;
defparam \ALU_inst|Equal0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~26 (
// Equation(s):
// \ALU_inst|ShiftLeft0~26_combout  = (\ALU_inst|ShiftLeft0~25_combout  & \ALU_inst|ShiftLeft0~145_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~25_combout ),
	.datad(\ALU_inst|ShiftLeft0~145_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~26 .lut_mask = 16'hF000;
defparam \ALU_inst|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y58_N26
cycloneive_lcell_comb \ALU_inst|Mux13~1 (
// Equation(s):
// \ALU_inst|Mux13~1_combout  = (\ALU_inst|Mux3~6_combout  & ((\ALU_inst|Equal0~23_combout ) # ((!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (((\ALU_inst|ShiftLeft0~26_combout  & \ALU_inst|Mux3~5_combout ))))

	.dataa(\ALU_inst|Equal0~23_combout ),
	.datab(\ALU_inst|ShiftLeft0~26_combout ),
	.datac(\ALU_inst|Mux3~6_combout ),
	.datad(\ALU_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~1 .lut_mask = 16'hACF0;
defparam \ALU_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N8
cycloneive_lcell_comb \ALU_inst|Mux13~2 (
// Equation(s):
// \ALU_inst|Mux13~2_combout  = (\ALU_inst|Mux13~1_combout  & (((\ALU_inst|Mux3~4_combout ) # (\ALU_inst|ShiftLeft0~57_combout )))) # (!\ALU_inst|Mux13~1_combout  & (\ALU_inst|ShiftLeft0~99_combout  & (!\ALU_inst|Mux3~4_combout )))

	.dataa(\ALU_inst|Mux13~1_combout ),
	.datab(\ALU_inst|ShiftLeft0~99_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~2 .lut_mask = 16'hAEA4;
defparam \ALU_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N8
cycloneive_lcell_comb \ALU_inst|RESULTADO~40 (
// Equation(s):
// \ALU_inst|RESULTADO~40_combout  = (\mux_4to1_inst1|Mux13~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((\REGBANK_inst|read_data2[18]~398_combout  & !\control_inst|WideOr1~3_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~40_combout ),
	.datab(\REGBANK_inst|read_data2[18]~398_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\mux_4to1_inst1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~40 .lut_mask = 16'hAE00;
defparam \ALU_inst|RESULTADO~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N22
cycloneive_lcell_comb \ALU_inst|Mux13~3 (
// Equation(s):
// \ALU_inst|Mux13~3_combout  = (\ALU_inst|Mux3~17_combout  & (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|RESULTADO~40_combout )))) # (!\ALU_inst|Mux3~17_combout  & (((\ALU_inst|Mux13~2_combout )) # (!\ALU_inst|Mux3~8_combout )))

	.dataa(\ALU_inst|Mux3~17_combout ),
	.datab(\ALU_inst|Mux3~8_combout ),
	.datac(\ALU_inst|Mux13~2_combout ),
	.datad(\ALU_inst|RESULTADO~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~3 .lut_mask = 16'hD951;
defparam \ALU_inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N16
cycloneive_lcell_comb \ALU_inst|Mux13~4 (
// Equation(s):
// \ALU_inst|Mux13~4_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux13~3_combout  & ((\ALU_inst|Add0~36_combout ))) # (!\ALU_inst|Mux13~3_combout  & (\ALU_inst|RESULTADO~39_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux13~3_combout 
// ))))

	.dataa(\ALU_inst|Mux3~3_combout ),
	.datab(\ALU_inst|RESULTADO~39_combout ),
	.datac(\ALU_inst|Mux13~3_combout ),
	.datad(\ALU_inst|Add0~36_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~4 .lut_mask = 16'hF858;
defparam \ALU_inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N6
cycloneive_lcell_comb \ALU_inst|Mux13~7 (
// Equation(s):
// \ALU_inst|Mux13~7_combout  = (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux13~6_combout ) # ((\ALU_inst|Mux14~6_combout  & \ALU_inst|Mux13~4_combout )))) # (!\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux13~4_combout ))))

	.dataa(\ALU_inst|Mux1~0_combout ),
	.datab(\ALU_inst|Mux14~6_combout ),
	.datac(\ALU_inst|Mux13~6_combout ),
	.datad(\ALU_inst|Mux13~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~7 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N20
cycloneive_lcell_comb \ALU_inst|Mux13~8 (
// Equation(s):
// \ALU_inst|Mux13~8_combout  = (\ALU_inst|Mux13~7_combout ) # ((\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftRight0~53_combout ))

	.dataa(\ALU_inst|Mux13~0_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight0~53_combout ),
	.datad(\ALU_inst|Mux13~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~8 .lut_mask = 16'hFFA0;
defparam \ALU_inst|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N26
cycloneive_lcell_comb \mux_2to1_inst2|salida[18]~18 (
// Equation(s):
// \mux_2to1_inst2|salida[18]~18_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux13~8_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[18]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\ddata_r[18]~input_o ),
	.datad(\ALU_inst|Mux13~8_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[18]~18 .lut_mask = 16'hFA50;
defparam \mux_2to1_inst2|salida[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y53_N7
dffeas \REGBANK_inst|mem[31][18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[31][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[31][18] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~273 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~273_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|mem[23][18]~q ))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[19][18]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[19][18]~q ),
	.datac(\REGBANK_inst|mem[23][18]~q ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~273 .lut_mask = 16'hFA44;
defparam \REGBANK_inst|read_data1[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~274 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~274_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[18]~273_combout  & (\REGBANK_inst|mem[31][18]~q )) # (!\REGBANK_inst|read_data1[18]~273_combout  & ((\REGBANK_inst|mem[27][18]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[18]~273_combout ))))

	.dataa(\REGBANK_inst|mem[31][18]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[27][18]~q ),
	.datad(\REGBANK_inst|read_data1[18]~273_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~274 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~270 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~270_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[24][18]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][18]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[24][18]~q ),
	.datad(\REGBANK_inst|mem[16][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~270_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~270 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[18]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~271 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~271_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[18]~270_combout  & (\REGBANK_inst|mem[28][18]~q )) # (!\REGBANK_inst|read_data1[18]~270_combout  & ((\REGBANK_inst|mem[20][18]~q ))))) # (!\idata[17]~input_o  & 
// (((\REGBANK_inst|read_data1[18]~270_combout ))))

	.dataa(\REGBANK_inst|mem[28][18]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[20][18]~q ),
	.datad(\REGBANK_inst|read_data1[18]~270_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~271_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~271 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data1[18]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~268 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~268_combout  = (\idata[18]~input_o  & (((\idata[17]~input_o )))) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & (\REGBANK_inst|mem[21][18]~q )) # (!\idata[17]~input_o  & ((\REGBANK_inst|mem[17][18]~q )))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[21][18]~q ),
	.datac(\REGBANK_inst|mem[17][18]~q ),
	.datad(\idata[17]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~268_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~268 .lut_mask = 16'hEE50;
defparam \REGBANK_inst|read_data1[18]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~269 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~269_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[18]~268_combout  & (\REGBANK_inst|mem[29][18]~q )) # (!\REGBANK_inst|read_data1[18]~268_combout  & ((\REGBANK_inst|mem[25][18]~q ))))) # (!\idata[18]~input_o  & 
// (((\REGBANK_inst|read_data1[18]~268_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[29][18]~q ),
	.datac(\REGBANK_inst|mem[25][18]~q ),
	.datad(\REGBANK_inst|read_data1[18]~268_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~269_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~269 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[18]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~272 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~272_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|read_data1[18]~269_combout )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & (\REGBANK_inst|read_data1[18]~271_combout )))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[18]~271_combout ),
	.datad(\REGBANK_inst|read_data1[18]~269_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~272_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~272 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[18]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~266 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~266_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][18]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][18]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][18]~q ),
	.datad(\REGBANK_inst|mem[18][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~266_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~266 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[18]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~267 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~267_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[18]~266_combout  & ((\REGBANK_inst|mem[30][18]~q ))) # (!\REGBANK_inst|read_data1[18]~266_combout  & (\REGBANK_inst|mem[22][18]~q )))) # (!\idata[17]~input_o  & 
// (\REGBANK_inst|read_data1[18]~266_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[18]~266_combout ),
	.datac(\REGBANK_inst|mem[22][18]~q ),
	.datad(\REGBANK_inst|mem[30][18]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~267_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~267 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data1[18]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N26
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~275 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~275_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[18]~272_combout  & (\REGBANK_inst|read_data1[18]~274_combout )) # (!\REGBANK_inst|read_data1[18]~272_combout  & ((\REGBANK_inst|read_data1[18]~267_combout ))))) 
// # (!\idata[16]~input_o  & (((\REGBANK_inst|read_data1[18]~272_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|read_data1[18]~274_combout ),
	.datac(\REGBANK_inst|read_data1[18]~272_combout ),
	.datad(\REGBANK_inst|read_data1[18]~267_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~275 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data1[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y57_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[18]~458 (
// Equation(s):
// \REGBANK_inst|read_data1[18]~458_combout  = (\idata[19]~input_o  & (\REGBANK_inst|read_data1[18]~275_combout )) # (!\idata[19]~input_o  & ((\REGBANK_inst|read_data1[18]~285_combout )))

	.dataa(gnd),
	.datab(\idata[19]~input_o ),
	.datac(\REGBANK_inst|read_data1[18]~275_combout ),
	.datad(\REGBANK_inst|read_data1[18]~285_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[18]~458_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[18]~458 .lut_mask = 16'hF3C0;
defparam \REGBANK_inst|read_data1[18]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N12
cycloneive_lcell_comb \ALU_inst|ShiftRight0~14 (
// Equation(s):
// \ALU_inst|ShiftRight0~14_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[18]~458_combout )) # (!\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[16]~459_combout )))

	.dataa(\REGBANK_inst|read_data1[18]~458_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[16]~459_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~14 .lut_mask = 16'hAAF0;
defparam \ALU_inst|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight0~75 (
// Equation(s):
// \ALU_inst|ShiftRight0~75_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight0~14_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight1~19_combout )))))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\ALU_inst|ShiftRight0~14_combout ),
	.datac(\ALU_inst|ShiftRight1~19_combout ),
	.datad(\mux_2to1_inst1|salida[2]~51_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~75 .lut_mask = 16'hD800;
defparam \ALU_inst|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~74 (
// Equation(s):
// \ALU_inst|ShiftRight0~74_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~34_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~35_combout )))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight1~34_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~74 .lut_mask = 16'hCFC0;
defparam \ALU_inst|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N16
cycloneive_lcell_comb \ALU_inst|Mux20~4 (
// Equation(s):
// \ALU_inst|Mux20~4_combout  = (\mux_2to1_inst1|salida[3]~50_combout  & (((\ALU_inst|ShiftRight0~74_combout )))) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~75_combout ) # ((\ALU_inst|ShiftRight0~58_combout ))))

	.dataa(\ALU_inst|ShiftRight0~75_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~58_combout ),
	.datad(\ALU_inst|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~4 .lut_mask = 16'hFE32;
defparam \ALU_inst|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N28
cycloneive_lcell_comb \ALU_inst|Mux20~5 (
// Equation(s):
// \ALU_inst|Mux20~5_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[11]~42_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((!\ALU_inst|Mux29~9_combout  & \ALU_inst|ShiftRight1~57_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[11]~42_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|ShiftRight1~57_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~5 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N22
cycloneive_lcell_comb \ALU_inst|Mux20~6 (
// Equation(s):
// \ALU_inst|Mux20~6_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux20~5_combout  & ((\ALU_inst|Add1~22_combout ))) # (!\ALU_inst|Mux20~5_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux20~5_combout 
// ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Add1~22_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|Mux20~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~6 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N22
cycloneive_lcell_comb \ALU_inst|Equal0~15 (
// Equation(s):
// \ALU_inst|Equal0~15_combout  = \mux_2to1_inst1|salida[11]~42_combout  $ (\mux_4to1_inst1|Mux20~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[11]~42_combout ),
	.datad(\mux_4to1_inst1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~15 .lut_mask = 16'h0FF0;
defparam \ALU_inst|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N24
cycloneive_lcell_comb \ALU_inst|RESULTADO~28 (
// Equation(s):
// \ALU_inst|RESULTADO~28_combout  = (\mux_2to1_inst1|salida[11]~42_combout ) # (\mux_4to1_inst1|Mux20~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[11]~42_combout ),
	.datad(\mux_4to1_inst1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~28 .lut_mask = 16'hFFF0;
defparam \ALU_inst|RESULTADO~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N26
cycloneive_lcell_comb \ALU_inst|Mux20~7 (
// Equation(s):
// \ALU_inst|Mux20~7_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|RESULTADO~28_combout )) # (!\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|Add0~22_combout ))))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALUcontrol_inst|Mux3~2_combout ))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\ALU_inst|RESULTADO~28_combout ),
	.datad(\ALU_inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~7 .lut_mask = 16'hE6C4;
defparam \ALU_inst|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N12
cycloneive_lcell_comb \ALU_inst|Mux20~8 (
// Equation(s):
// \ALU_inst|Mux20~8_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux20~7_combout  & (\ALU_inst|Equal0~15_combout )) # (!\ALU_inst|Mux20~7_combout  & ((\ALU_inst|ShiftLeft0~63_combout ))))) # (!\ALU_inst|Mux29~14_combout  & 
// (((\ALU_inst|Mux20~7_combout ))))

	.dataa(\ALU_inst|Equal0~15_combout ),
	.datab(\ALU_inst|Mux29~14_combout ),
	.datac(\ALU_inst|Mux20~7_combout ),
	.datad(\ALU_inst|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~8 .lut_mask = 16'hBCB0;
defparam \ALU_inst|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N2
cycloneive_lcell_comb \ALU_inst|Mux20~9 (
// Equation(s):
// \ALU_inst|Mux20~9_combout  = (\ALU_inst|Mux29~8_combout  & (\ALU_inst|Mux22~13_combout  & (\ALU_inst|Mux20~6_combout ))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux22~13_combout ) # ((\ALU_inst|Mux20~8_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux22~13_combout ),
	.datac(\ALU_inst|Mux20~6_combout ),
	.datad(\ALU_inst|Mux20~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~9 .lut_mask = 16'hD5C4;
defparam \ALU_inst|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N4
cycloneive_lcell_comb \ALU_inst|Mux20~10 (
// Equation(s):
// \ALU_inst|Mux20~10_combout  = (\ALU_inst|Mux20~9_combout  & (((\mux_4to1_inst1|Mux20~0_combout  & \mux_2to1_inst1|salida[11]~42_combout )))) # (!\ALU_inst|Mux20~9_combout  & (\mux_2to1_inst1|salida[3]~50_combout ))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\mux_4to1_inst1|Mux20~0_combout ),
	.datac(\mux_2to1_inst1|salida[11]~42_combout ),
	.datad(\ALU_inst|Mux20~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~10 .lut_mask = 16'hC0AA;
defparam \ALU_inst|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y57_N14
cycloneive_lcell_comb \ALU_inst|Mux20~11 (
// Equation(s):
// \ALU_inst|Mux20~11_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux20~10_combout  & ((\ALU_inst|Mux20~9_combout ))) # (!\ALU_inst|Mux20~10_combout  & (\ALU_inst|ShiftRight0~56_combout  & !\ALU_inst|Mux20~9_combout )))) # 
// (!\ALU_inst|Mux29~22_combout  & (((\ALU_inst|Mux20~9_combout ))))

	.dataa(\ALU_inst|ShiftRight0~56_combout ),
	.datab(\ALU_inst|Mux29~22_combout ),
	.datac(\ALU_inst|Mux20~10_combout ),
	.datad(\ALU_inst|Mux20~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~11 .lut_mask = 16'hF308;
defparam \ALU_inst|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N18
cycloneive_lcell_comb \ALU_inst|Mux20~12 (
// Equation(s):
// \ALU_inst|Mux20~12_combout  = (\ALU_inst|Mux20~4_combout  & ((\ALU_inst|Mux21~18_combout ) # ((\ALU_inst|Mux20~11_combout  & \ALU_inst|Mux17~12_combout )))) # (!\ALU_inst|Mux20~4_combout  & (\ALU_inst|Mux20~11_combout  & ((\ALU_inst|Mux17~12_combout ))))

	.dataa(\ALU_inst|Mux20~4_combout ),
	.datab(\ALU_inst|Mux20~11_combout ),
	.datac(\ALU_inst|Mux21~18_combout ),
	.datad(\ALU_inst|Mux17~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux20~12 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N8
cycloneive_lcell_comb \mux_2to1_inst2|salida[11]~11 (
// Equation(s):
// \mux_2to1_inst2|salida[11]~11_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux20~12_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[11]~input_o ))

	.dataa(\ddata_r[11]~input_o ),
	.datab(gnd),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux20~12_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[11]~11 .lut_mask = 16'hFA0A;
defparam \mux_2to1_inst2|salida[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|mem[15][11]~feeder (
// Equation(s):
// \REGBANK_inst|mem[15][11]~feeder_combout  = \mux_2to1_inst2|salida[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[11]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[15][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[15][11]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[15][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y53_N29
dffeas \REGBANK_inst|mem[15][11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[15][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[15][11] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~423 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~423_combout  = (\idata[16]~input_o  & (((\idata[15]~input_o )))) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[13][11]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][11]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[13][11]~q ),
	.datac(\REGBANK_inst|mem[12][11]~q ),
	.datad(\idata[15]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~423 .lut_mask = 16'hEE50;
defparam \REGBANK_inst|read_data1[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~424 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~424_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[11]~423_combout  & (\REGBANK_inst|mem[15][11]~q )) # (!\REGBANK_inst|read_data1[11]~423_combout  & ((\REGBANK_inst|mem[14][11]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[11]~423_combout ))))

	.dataa(\REGBANK_inst|mem[15][11]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|read_data1[11]~423_combout ),
	.datad(\REGBANK_inst|mem[14][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~424 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y56_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~420 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~420_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][11]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][11]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][11]~q ),
	.datad(\REGBANK_inst|mem[0][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~420 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~421 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~421_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[11]~420_combout  & (\REGBANK_inst|mem[3][11]~q )) # (!\REGBANK_inst|read_data1[11]~420_combout  & ((\REGBANK_inst|mem[1][11]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[11]~420_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[3][11]~q ),
	.datac(\REGBANK_inst|mem[1][11]~q ),
	.datad(\REGBANK_inst|read_data1[11]~420_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~421 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~418 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~418_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|mem[10][11]~q ))) # (!\idata[16]~input_o  & (\REGBANK_inst|mem[8][11]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[8][11]~q ),
	.datad(\REGBANK_inst|mem[10][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~418_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~418 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data1[11]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~419 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~419_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[11]~418_combout  & ((\REGBANK_inst|mem[11][11]~q ))) # (!\REGBANK_inst|read_data1[11]~418_combout  & (\REGBANK_inst|mem[9][11]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[11]~418_combout ))))

	.dataa(\REGBANK_inst|mem[9][11]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|read_data1[11]~418_combout ),
	.datad(\REGBANK_inst|mem[11][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~419_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~419 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data1[11]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~422 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~422_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o )))) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|read_data1[11]~419_combout ))) # (!\idata[18]~input_o  & 
// (\REGBANK_inst|read_data1[11]~421_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|read_data1[11]~421_combout ),
	.datac(\idata[18]~input_o ),
	.datad(\REGBANK_inst|read_data1[11]~419_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~422 .lut_mask = 16'hF4A4;
defparam \REGBANK_inst|read_data1[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~416 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~416_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][11]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][11]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][11]~q ),
	.datad(\REGBANK_inst|mem[4][11]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~416_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~416 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[11]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~417 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~417_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[11]~416_combout  & (\REGBANK_inst|mem[7][11]~q )) # (!\REGBANK_inst|read_data1[11]~416_combout  & ((\REGBANK_inst|mem[6][11]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[11]~416_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[7][11]~q ),
	.datac(\REGBANK_inst|mem[6][11]~q ),
	.datad(\REGBANK_inst|read_data1[11]~416_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~417_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~417 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[11]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~425 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~425_combout  = (\idata[17]~input_o  & ((\REGBANK_inst|read_data1[11]~422_combout  & (\REGBANK_inst|read_data1[11]~424_combout )) # (!\REGBANK_inst|read_data1[11]~422_combout  & ((\REGBANK_inst|read_data1[11]~417_combout ))))) 
// # (!\idata[17]~input_o  & (((\REGBANK_inst|read_data1[11]~422_combout ))))

	.dataa(\REGBANK_inst|read_data1[11]~424_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|read_data1[11]~422_combout ),
	.datad(\REGBANK_inst|read_data1[11]~417_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~425 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data1[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data1[11]~464 (
// Equation(s):
// \REGBANK_inst|read_data1[11]~464_combout  = (\idata[19]~input_o  & ((\REGBANK_inst|read_data1[11]~415_combout ))) # (!\idata[19]~input_o  & (\REGBANK_inst|read_data1[11]~425_combout ))

	.dataa(\idata[19]~input_o ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[11]~425_combout ),
	.datad(\REGBANK_inst|read_data1[11]~415_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[11]~464_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[11]~464 .lut_mask = 16'hFA50;
defparam \REGBANK_inst|read_data1[11]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight1~22 (
// Equation(s):
// \ALU_inst|ShiftRight1~22_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\REGBANK_inst|read_data1[13]~461_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & (\REGBANK_inst|read_data1[11]~464_combout ))

	.dataa(gnd),
	.datab(\REGBANK_inst|read_data1[11]~464_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\REGBANK_inst|read_data1[13]~461_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~22 .lut_mask = 16'hFC0C;
defparam \ALU_inst|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight1~51 (
// Equation(s):
// \ALU_inst|ShiftRight1~51_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftRight0~24_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftRight1~22_combout ))))

	.dataa(\ALU_inst|ShiftRight1~22_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\ALU_inst|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~51 .lut_mask = 16'hC808;
defparam \ALU_inst|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~72 (
// Equation(s):
// \ALU_inst|ShiftRight0~72_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~35_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~43_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight1~43_combout ),
	.datad(\ALU_inst|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~72 .lut_mask = 16'hA820;
defparam \ALU_inst|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y54_N18
cycloneive_lcell_comb \ALU_inst|RESULTADO~22 (
// Equation(s):
// \ALU_inst|RESULTADO~22_combout  = (\mux_2to1_inst1|salida[7]~46_combout  & \mux_4to1_inst1|Mux24~21_combout )

	.dataa(\mux_2to1_inst1|salida[7]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_4to1_inst1|Mux24~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~22 .lut_mask = 16'hAA00;
defparam \ALU_inst|RESULTADO~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N12
cycloneive_lcell_comb \ALU_inst|Equal0~9 (
// Equation(s):
// \ALU_inst|Equal0~9_combout  = \mux_2to1_inst1|salida[7]~46_combout  $ (\mux_4to1_inst1|Mux24~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[7]~46_combout ),
	.datad(\mux_4to1_inst1|Mux24~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~9 .lut_mask = 16'h0FF0;
defparam \ALU_inst|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N18
cycloneive_lcell_comb \ALU_inst|RESULTADO~23 (
// Equation(s):
// \ALU_inst|RESULTADO~23_combout  = (\mux_2to1_inst1|salida[7]~46_combout ) # (\mux_4to1_inst1|Mux24~21_combout )

	.dataa(\mux_2to1_inst1|salida[7]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_4to1_inst1|Mux24~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~23 .lut_mask = 16'hFFAA;
defparam \ALU_inst|RESULTADO~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N22
cycloneive_lcell_comb \ALU_inst|Mux24~3 (
// Equation(s):
// \ALU_inst|Mux24~3_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|RESULTADO~23_combout )) # (!\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|Add0~14_combout ))))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (((\ALUcontrol_inst|Mux3~2_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALU_inst|RESULTADO~23_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~3 .lut_mask = 16'hDAD0;
defparam \ALU_inst|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N4
cycloneive_lcell_comb \ALU_inst|Mux24~4 (
// Equation(s):
// \ALU_inst|Mux24~4_combout  = (\ALU_inst|Mux24~3_combout  & (((\ALU_inst|Equal0~9_combout ) # (!\ALU_inst|Mux29~14_combout )))) # (!\ALU_inst|Mux24~3_combout  & (\ALU_inst|ShiftLeft0~46_combout  & ((\ALU_inst|Mux29~14_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~46_combout ),
	.datab(\ALU_inst|Equal0~9_combout ),
	.datac(\ALU_inst|Mux24~3_combout ),
	.datad(\ALU_inst|Mux29~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~4 .lut_mask = 16'hCAF0;
defparam \ALU_inst|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight1~52 (
// Equation(s):
// \ALU_inst|ShiftRight1~52_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~70_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\REGBANK_inst|read_data1[31]~24_combout ),
	.datad(\ALU_inst|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~52 .lut_mask = 16'hA280;
defparam \ALU_inst|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N28
cycloneive_lcell_comb \ALU_inst|Mux24~0 (
// Equation(s):
// \ALU_inst|Mux24~0_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[7]~46_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((\ALU_inst|ShiftRight1~52_combout  & !\ALU_inst|Mux29~9_combout ))))

	.dataa(\mux_2to1_inst1|salida[7]~46_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|ShiftRight1~52_combout ),
	.datad(\ALU_inst|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~0 .lut_mask = 16'hCCB8;
defparam \ALU_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N2
cycloneive_lcell_comb \ALU_inst|Mux24~1 (
// Equation(s):
// \ALU_inst|Mux24~1_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux24~0_combout  & (\ALU_inst|Add1~14_combout )) # (!\ALU_inst|Mux24~0_combout  & ((\mux_4to1_inst1|Mux0~2_combout ))))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux24~0_combout 
// ))))

	.dataa(\ALU_inst|Add1~14_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~1 .lut_mask = 16'hAFC0;
defparam \ALU_inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N24
cycloneive_lcell_comb \ALU_inst|Mux24~2 (
// Equation(s):
// \ALU_inst|Mux24~2_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux24~1_combout )

	.dataa(\ALU_inst|Mux29~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU_inst|Mux24~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~2 .lut_mask = 16'hAA00;
defparam \ALU_inst|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N18
cycloneive_lcell_comb \ALU_inst|Mux24~5 (
// Equation(s):
// \ALU_inst|Mux24~5_combout  = (\ALU_inst|Mux29~7_combout  & (!\ALU_inst|Mux29~8_combout )) # (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux24~2_combout ))) # (!\ALU_inst|Mux29~8_combout  & (\ALU_inst|Mux24~4_combout ))))

	.dataa(\ALU_inst|Mux29~7_combout ),
	.datab(\ALU_inst|Mux29~8_combout ),
	.datac(\ALU_inst|Mux24~4_combout ),
	.datad(\ALU_inst|Mux24~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~5 .lut_mask = 16'h7632;
defparam \ALU_inst|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N16
cycloneive_lcell_comb \ALU_inst|Mux24~6 (
// Equation(s):
// \ALU_inst|Mux24~6_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux24~5_combout  & (\ALU_inst|RESULTADO~22_combout )) # (!\ALU_inst|Mux24~5_combout  & ((\ALU_inst|ShiftRight0~71_combout ))))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux24~5_combout ))))

	.dataa(\ALU_inst|Mux29~22_combout ),
	.datab(\ALU_inst|RESULTADO~22_combout ),
	.datac(\ALU_inst|ShiftRight0~71_combout ),
	.datad(\ALU_inst|Mux24~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~6 .lut_mask = 16'hDDA0;
defparam \ALU_inst|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N10
cycloneive_lcell_comb \ALU_inst|Mux24~7 (
// Equation(s):
// \ALU_inst|Mux24~7_combout  = (\ALU_inst|Mux27~11_combout  & ((\ALU_inst|ShiftRight0~72_combout ) # ((!\ALU_inst|Mux27~12_combout )))) # (!\ALU_inst|Mux27~11_combout  & (((\ALU_inst|Mux27~12_combout  & \ALU_inst|Mux24~6_combout ))))

	.dataa(\ALU_inst|Mux27~11_combout ),
	.datab(\ALU_inst|ShiftRight0~72_combout ),
	.datac(\ALU_inst|Mux27~12_combout ),
	.datad(\ALU_inst|Mux24~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24~7 .lut_mask = 16'hDA8A;
defparam \ALU_inst|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N8
cycloneive_lcell_comb \ALU_inst|Mux24 (
// Equation(s):
// \ALU_inst|Mux24~combout  = (\ALU_inst|Mux27~14_combout  & (((\ALU_inst|Mux24~7_combout )))) # (!\ALU_inst|Mux27~14_combout  & ((\ALU_inst|Mux24~7_combout  & (\ALU_inst|ShiftRight1~51_combout )) # (!\ALU_inst|Mux24~7_combout  & 
// ((\ALU_inst|ShiftRight1~41_combout )))))

	.dataa(\ALU_inst|ShiftRight1~51_combout ),
	.datab(\ALU_inst|ShiftRight1~41_combout ),
	.datac(\ALU_inst|Mux27~14_combout ),
	.datad(\ALU_inst|Mux24~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux24~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux24 .lut_mask = 16'hFA0C;
defparam \ALU_inst|Mux24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
cycloneive_lcell_comb \mux_2to1_inst2|salida[7]~7 (
// Equation(s):
// \mux_2to1_inst2|salida[7]~7_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux24~combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[7]~input_o ))

	.dataa(gnd),
	.datab(\ddata_r[7]~input_o ),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux24~combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[7]~7 .lut_mask = 16'hFC0C;
defparam \mux_2to1_inst2|salida[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N1
dffeas \REGBANK_inst|mem[7][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[7]~7_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[7][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[7][7] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~11 (
// Equation(s):
// \mux_4to1_inst1|Mux24~11_combout  = (\idata[15]~input_o  & (((\REGBANK_inst|mem[5][7]~q ) # (\idata[16]~input_o )))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[4][7]~q  & ((!\idata[16]~input_o ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[4][7]~q ),
	.datac(\REGBANK_inst|mem[5][7]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~11 .lut_mask = 16'hAAE4;
defparam \mux_4to1_inst1|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~12 (
// Equation(s):
// \mux_4to1_inst1|Mux24~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux24~11_combout  & (\REGBANK_inst|mem[7][7]~q )) # (!\mux_4to1_inst1|Mux24~11_combout  & ((\REGBANK_inst|mem[6][7]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux24~11_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[7][7]~q ),
	.datac(\REGBANK_inst|mem[6][7]~q ),
	.datad(\mux_4to1_inst1|Mux24~11_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~12 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~18 (
// Equation(s):
// \mux_4to1_inst1|Mux24~18_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[13][7]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][7]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][7]~q ),
	.datad(\REGBANK_inst|mem[13][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~18 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~19 (
// Equation(s):
// \mux_4to1_inst1|Mux24~19_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux24~18_combout  & ((\REGBANK_inst|mem[15][7]~q ))) # (!\mux_4to1_inst1|Mux24~18_combout  & (\REGBANK_inst|mem[14][7]~q )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux24~18_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[14][7]~q ),
	.datac(\mux_4to1_inst1|Mux24~18_combout ),
	.datad(\REGBANK_inst|mem[15][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~19 .lut_mask = 16'hF858;
defparam \mux_4to1_inst1|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~13 (
// Equation(s):
// \mux_4to1_inst1|Mux24~13_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][7]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][7]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][7]~q ),
	.datad(\REGBANK_inst|mem[8][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~13 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~14 (
// Equation(s):
// \mux_4to1_inst1|Mux24~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux24~13_combout  & (\REGBANK_inst|mem[11][7]~q )) # (!\mux_4to1_inst1|Mux24~13_combout  & ((\REGBANK_inst|mem[9][7]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux24~13_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[11][7]~q ),
	.datac(\REGBANK_inst|mem[9][7]~q ),
	.datad(\mux_4to1_inst1|Mux24~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~14 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~15 (
// Equation(s):
// \mux_4to1_inst1|Mux24~15_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|mem[2][7]~q ))) # (!\idata[16]~input_o  & (\REGBANK_inst|mem[0][7]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[0][7]~q ),
	.datad(\REGBANK_inst|mem[2][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~15 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~16 (
// Equation(s):
// \mux_4to1_inst1|Mux24~16_combout  = (\mux_4to1_inst1|Mux24~15_combout  & (((\REGBANK_inst|mem[3][7]~q )) # (!\idata[15]~input_o ))) # (!\mux_4to1_inst1|Mux24~15_combout  & (\idata[15]~input_o  & (\REGBANK_inst|mem[1][7]~q )))

	.dataa(\mux_4to1_inst1|Mux24~15_combout ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][7]~q ),
	.datad(\REGBANK_inst|mem[3][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~16 .lut_mask = 16'hEA62;
defparam \mux_4to1_inst1|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~17 (
// Equation(s):
// \mux_4to1_inst1|Mux24~17_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\mux_4to1_inst1|Mux24~14_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\mux_4to1_inst1|Mux24~16_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux24~14_combout ),
	.datad(\mux_4to1_inst1|Mux24~16_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~17 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~20 (
// Equation(s):
// \mux_4to1_inst1|Mux24~20_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux24~17_combout  & ((\mux_4to1_inst1|Mux24~19_combout ))) # (!\mux_4to1_inst1|Mux24~17_combout  & (\mux_4to1_inst1|Mux24~12_combout )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux24~17_combout ))))

	.dataa(\mux_4to1_inst1|Mux24~12_combout ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux24~19_combout ),
	.datad(\mux_4to1_inst1|Mux24~17_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~20 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~0 (
// Equation(s):
// \mux_4to1_inst1|Mux24~0_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[25][7]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][7]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][7]~q ),
	.datad(\REGBANK_inst|mem[17][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~0 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~1 (
// Equation(s):
// \mux_4to1_inst1|Mux24~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux24~0_combout  & (\REGBANK_inst|mem[29][7]~q )) # (!\mux_4to1_inst1|Mux24~0_combout  & ((\REGBANK_inst|mem[21][7]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux24~0_combout ))))

	.dataa(\REGBANK_inst|mem[29][7]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[21][7]~q ),
	.datad(\mux_4to1_inst1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~1 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~2 (
// Equation(s):
// \mux_4to1_inst1|Mux24~2_combout  = (\idata[17]~input_o  & (((\idata[18]~input_o ) # (\REGBANK_inst|mem[22][7]~q )))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[18][7]~q  & (!\idata[18]~input_o )))

	.dataa(\REGBANK_inst|mem[18][7]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\idata[18]~input_o ),
	.datad(\REGBANK_inst|mem[22][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~2 .lut_mask = 16'hCEC2;
defparam \mux_4to1_inst1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~3 (
// Equation(s):
// \mux_4to1_inst1|Mux24~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux24~2_combout  & (\REGBANK_inst|mem[30][7]~q )) # (!\mux_4to1_inst1|Mux24~2_combout  & ((\REGBANK_inst|mem[26][7]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux24~2_combout ))))

	.dataa(\REGBANK_inst|mem[30][7]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[26][7]~q ),
	.datad(\mux_4to1_inst1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~3 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~4 (
// Equation(s):
// \mux_4to1_inst1|Mux24~4_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][7]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][7]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][7]~q ),
	.datad(\REGBANK_inst|mem[16][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~4 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~5 (
// Equation(s):
// \mux_4to1_inst1|Mux24~5_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux24~4_combout  & (\REGBANK_inst|mem[28][7]~q )) # (!\mux_4to1_inst1|Mux24~4_combout  & ((\REGBANK_inst|mem[24][7]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux24~4_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[28][7]~q ),
	.datac(\REGBANK_inst|mem[24][7]~q ),
	.datad(\mux_4to1_inst1|Mux24~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~5 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~6 (
// Equation(s):
// \mux_4to1_inst1|Mux24~6_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\mux_4to1_inst1|Mux24~3_combout )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\mux_4to1_inst1|Mux24~5_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux24~3_combout ),
	.datad(\mux_4to1_inst1|Mux24~5_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~6 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~7 (
// Equation(s):
// \mux_4to1_inst1|Mux24~7_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][7]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][7]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][7]~q ),
	.datad(\REGBANK_inst|mem[19][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~7 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~8 (
// Equation(s):
// \mux_4to1_inst1|Mux24~8_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux24~7_combout  & (\REGBANK_inst|mem[31][7]~q )) # (!\mux_4to1_inst1|Mux24~7_combout  & ((\REGBANK_inst|mem[23][7]~q ))))) # (!\idata[17]~input_o  & 
// (\mux_4to1_inst1|Mux24~7_combout ))

	.dataa(\idata[17]~input_o ),
	.datab(\mux_4to1_inst1|Mux24~7_combout ),
	.datac(\REGBANK_inst|mem[31][7]~q ),
	.datad(\REGBANK_inst|mem[23][7]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~8 .lut_mask = 16'hE6C4;
defparam \mux_4to1_inst1|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~9 (
// Equation(s):
// \mux_4to1_inst1|Mux24~9_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux24~6_combout  & ((\mux_4to1_inst1|Mux24~8_combout ))) # (!\mux_4to1_inst1|Mux24~6_combout  & (\mux_4to1_inst1|Mux24~1_combout )))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux24~6_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\mux_4to1_inst1|Mux24~1_combout ),
	.datac(\mux_4to1_inst1|Mux24~6_combout ),
	.datad(\mux_4to1_inst1|Mux24~8_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~9 .lut_mask = 16'hF858;
defparam \mux_4to1_inst1|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~10 (
// Equation(s):
// \mux_4to1_inst1|Mux24~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux24~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [7]))))

	.dataa(\idata[19]~input_o ),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\PC_inst|PC_reg [7]),
	.datad(\mux_4to1_inst1|Mux24~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~10 .lut_mask = 16'hB830;
defparam \mux_4to1_inst1|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux24~21 (
// Equation(s):
// \mux_4to1_inst1|Mux24~21_combout  = (\mux_4to1_inst1|Mux24~10_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\idata[19]~input_o  & \mux_4to1_inst1|Mux24~20_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\mux_4to1_inst1|Mux24~20_combout ),
	.datad(\mux_4to1_inst1|Mux24~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux24~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux24~21 .lut_mask = 16'hFF20;
defparam \mux_4to1_inst1|Mux24~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N14
cycloneive_lcell_comb \ALU_inst|ShiftRight0~20 (
// Equation(s):
// \ALU_inst|ShiftRight0~20_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux24~21_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux25~21_combout )))))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_4to1_inst1|Mux24~21_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_4to1_inst1|Mux25~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~20 .lut_mask = 16'hD080;
defparam \ALU_inst|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N10
cycloneive_lcell_comb \ALU_inst|ShiftRight0~21 (
// Equation(s):
// \ALU_inst|ShiftRight0~21_combout  = (\ALU_inst|ShiftRight0~20_combout ) # ((\ALU_inst|ShiftRight1~1_combout  & !\mux_2to1_inst1|salida[1]~53_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight1~1_combout ),
	.datac(\ALU_inst|ShiftRight0~20_combout ),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~21 .lut_mask = 16'hF0FC;
defparam \ALU_inst|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~63 (
// Equation(s):
// \ALU_inst|ShiftRight0~63_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~15_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~25_combout ))))

	.dataa(\ALU_inst|ShiftRight0~25_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~63 .lut_mask = 16'hC808;
defparam \ALU_inst|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N12
cycloneive_lcell_comb \ALU_inst|RESULTADO~67 (
// Equation(s):
// \ALU_inst|RESULTADO~67_combout  = (\mux_4to1_inst1|Mux27~21_combout  & ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector1~1_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[4]~104_combout )))))

	.dataa(\Imm_Gen_inst|Selector1~1_combout ),
	.datab(\mux_4to1_inst1|Mux27~21_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[4]~104_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~67 .lut_mask = 16'h8C80;
defparam \ALU_inst|RESULTADO~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N16
cycloneive_lcell_comb \ALU_inst|Equal0~43 (
// Equation(s):
// \ALU_inst|Equal0~43_combout  = \mux_4to1_inst1|Mux27~21_combout  $ (((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector1~1_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[4]~104_combout )))))

	.dataa(\Imm_Gen_inst|Selector1~1_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[4]~104_combout ),
	.datad(\mux_4to1_inst1|Mux27~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~43 .lut_mask = 16'h47B8;
defparam \ALU_inst|Equal0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N26
cycloneive_lcell_comb \ALU_inst|RESULTADO~68 (
// Equation(s):
// \ALU_inst|RESULTADO~68_combout  = (\mux_4to1_inst1|Mux27~21_combout ) # ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector1~1_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[4]~104_combout ))))

	.dataa(\Imm_Gen_inst|Selector1~1_combout ),
	.datab(\mux_4to1_inst1|Mux27~21_combout ),
	.datac(\control_inst|WideOr1~3_combout ),
	.datad(\REGBANK_inst|read_data2[4]~104_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~68 .lut_mask = 16'hEFEC;
defparam \ALU_inst|RESULTADO~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N6
cycloneive_lcell_comb \ALU_inst|Mux27~7 (
// Equation(s):
// \ALU_inst|Mux27~7_combout  = (\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|RESULTADO~68_combout ) # ((!\ALUcontrol_inst|Mux0~1_combout )))) # (!\ALUcontrol_inst|Mux3~2_combout  & (((\ALU_inst|Add0~8_combout  & \ALUcontrol_inst|Mux0~1_combout ))))

	.dataa(\ALU_inst|RESULTADO~68_combout ),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\ALU_inst|Add0~8_combout ),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~7 .lut_mask = 16'hB8CC;
defparam \ALU_inst|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N26
cycloneive_lcell_comb \ALU_inst|Mux27~8 (
// Equation(s):
// \ALU_inst|Mux27~8_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux27~7_combout  & ((\ALU_inst|Equal0~43_combout ))) # (!\ALU_inst|Mux27~7_combout  & (\ALU_inst|ShiftLeft0~33_combout )))) # (!\ALU_inst|Mux29~14_combout  & 
// (((\ALU_inst|Mux27~7_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~33_combout ),
	.datab(\ALU_inst|Equal0~43_combout ),
	.datac(\ALU_inst|Mux29~14_combout ),
	.datad(\ALU_inst|Mux27~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~8 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N8
cycloneive_lcell_comb \ALU_inst|Mux27~4 (
// Equation(s):
// \ALU_inst|Mux27~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[4]~49_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((\ALU_inst|ShiftRight1~45_combout  & !\ALU_inst|Mux29~9_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\ALU_inst|ShiftRight1~45_combout ),
	.datad(\ALU_inst|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~4 .lut_mask = 16'hAAD8;
defparam \ALU_inst|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N30
cycloneive_lcell_comb \ALU_inst|Mux27~5 (
// Equation(s):
// \ALU_inst|Mux27~5_combout  = (\ALU_inst|Mux27~4_combout  & ((\ALU_inst|Add1~8_combout ) # ((!\ALU_inst|Mux29~9_combout )))) # (!\ALU_inst|Mux27~4_combout  & (((\mux_4to1_inst1|Mux0~2_combout  & \ALU_inst|Mux29~9_combout ))))

	.dataa(\ALU_inst|Add1~8_combout ),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(\ALU_inst|Mux27~4_combout ),
	.datad(\ALU_inst|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~5 .lut_mask = 16'hACF0;
defparam \ALU_inst|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N12
cycloneive_lcell_comb \ALU_inst|Mux27~6 (
// Equation(s):
// \ALU_inst|Mux27~6_combout  = (\ALU_inst|Mux27~5_combout  & \ALU_inst|Mux29~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_inst|Mux27~5_combout ),
	.datad(\ALU_inst|Mux29~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~6 .lut_mask = 16'hF000;
defparam \ALU_inst|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N0
cycloneive_lcell_comb \ALU_inst|Mux27~9 (
// Equation(s):
// \ALU_inst|Mux27~9_combout  = (\ALU_inst|Mux29~7_combout  & (!\ALU_inst|Mux29~8_combout )) # (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux27~6_combout ))) # (!\ALU_inst|Mux29~8_combout  & (\ALU_inst|Mux27~8_combout ))))

	.dataa(\ALU_inst|Mux29~7_combout ),
	.datab(\ALU_inst|Mux29~8_combout ),
	.datac(\ALU_inst|Mux27~8_combout ),
	.datad(\ALU_inst|Mux27~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~9 .lut_mask = 16'h7632;
defparam \ALU_inst|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N14
cycloneive_lcell_comb \ALU_inst|Mux27~10 (
// Equation(s):
// \ALU_inst|Mux27~10_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux27~9_combout  & ((\ALU_inst|RESULTADO~67_combout ))) # (!\ALU_inst|Mux27~9_combout  & (\ALU_inst|ShiftRight0~62_combout )))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux27~9_combout ))))

	.dataa(\ALU_inst|Mux29~22_combout ),
	.datab(\ALU_inst|ShiftRight0~62_combout ),
	.datac(\ALU_inst|RESULTADO~67_combout ),
	.datad(\ALU_inst|Mux27~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~10 .lut_mask = 16'hF588;
defparam \ALU_inst|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N20
cycloneive_lcell_comb \ALU_inst|Mux27~13 (
// Equation(s):
// \ALU_inst|Mux27~13_combout  = (\ALU_inst|Mux27~11_combout  & ((\ALU_inst|ShiftRight0~63_combout ) # ((!\ALU_inst|Mux27~12_combout )))) # (!\ALU_inst|Mux27~11_combout  & (((\ALU_inst|Mux27~10_combout  & \ALU_inst|Mux27~12_combout ))))

	.dataa(\ALU_inst|Mux27~11_combout ),
	.datab(\ALU_inst|ShiftRight0~63_combout ),
	.datac(\ALU_inst|Mux27~10_combout ),
	.datad(\ALU_inst|Mux27~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27~13 .lut_mask = 16'hD8AA;
defparam \ALU_inst|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N6
cycloneive_lcell_comb \ALU_inst|Mux27 (
// Equation(s):
// \ALU_inst|Mux27~combout  = (\ALU_inst|Mux27~14_combout  & (((\ALU_inst|Mux27~13_combout )))) # (!\ALU_inst|Mux27~14_combout  & ((\ALU_inst|Mux27~13_combout  & ((\ALU_inst|ShiftRight0~28_combout ))) # (!\ALU_inst|Mux27~13_combout  & 
// (\ALU_inst|ShiftRight0~21_combout ))))

	.dataa(\ALU_inst|ShiftRight0~21_combout ),
	.datab(\ALU_inst|Mux27~14_combout ),
	.datac(\ALU_inst|ShiftRight0~28_combout ),
	.datad(\ALU_inst|Mux27~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux27~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux27 .lut_mask = 16'hFC22;
defparam \ALU_inst|Mux27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N12
cycloneive_lcell_comb \mux_2to1_inst2|salida[4]~4 (
// Equation(s):
// \mux_2to1_inst2|salida[4]~4_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux27~combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[4]~input_o ))

	.dataa(gnd),
	.datab(\control_inst|Decoder0~0_combout ),
	.datac(\ddata_r[4]~input_o ),
	.datad(\ALU_inst|Mux27~combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[4]~4 .lut_mask = 16'hFC30;
defparam \mux_2to1_inst2|salida[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|mem[13][4]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][4]~feeder_combout  = \mux_2to1_inst2|salida[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[4]~4_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][4]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N23
dffeas \REGBANK_inst|mem[13][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][4] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~101 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~101_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][4]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][4]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][4]~q ),
	.datad(\REGBANK_inst|mem[14][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~101 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~102 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~102_combout  = (\REGBANK_inst|read_data2[4]~101_combout  & (((\REGBANK_inst|mem[15][4]~q ) # (!\idata[20]~input_o )))) # (!\REGBANK_inst|read_data2[4]~101_combout  & (\REGBANK_inst|mem[13][4]~q  & ((\idata[20]~input_o ))))

	.dataa(\REGBANK_inst|mem[13][4]~q ),
	.datab(\REGBANK_inst|read_data2[4]~101_combout ),
	.datac(\REGBANK_inst|mem[15][4]~q ),
	.datad(\idata[20]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~102 .lut_mask = 16'hE2CC;
defparam \REGBANK_inst|read_data2[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~98 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~98_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[1][4]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[0][4]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[0][4]~q ),
	.datad(\REGBANK_inst|mem[1][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~98 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~99 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~99_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[4]~98_combout  & ((\REGBANK_inst|mem[3][4]~q ))) # (!\REGBANK_inst|read_data2[4]~98_combout  & (\REGBANK_inst|mem[2][4]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[4]~98_combout ))))

	.dataa(\REGBANK_inst|mem[2][4]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[3][4]~q ),
	.datad(\REGBANK_inst|read_data2[4]~98_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~99 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~96 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~96_combout  = (\idata[20]~input_o  & (((\idata[21]~input_o )))) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & (\REGBANK_inst|mem[6][4]~q )) # (!\idata[21]~input_o  & ((\REGBANK_inst|mem[4][4]~q )))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[6][4]~q ),
	.datac(\REGBANK_inst|mem[4][4]~q ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~96 .lut_mask = 16'hEE50;
defparam \REGBANK_inst|read_data2[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~97 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~97_combout  = (\REGBANK_inst|read_data2[4]~96_combout  & (((\REGBANK_inst|mem[7][4]~q ) # (!\idata[20]~input_o )))) # (!\REGBANK_inst|read_data2[4]~96_combout  & (\REGBANK_inst|mem[5][4]~q  & ((\idata[20]~input_o ))))

	.dataa(\REGBANK_inst|read_data2[4]~96_combout ),
	.datab(\REGBANK_inst|mem[5][4]~q ),
	.datac(\REGBANK_inst|mem[7][4]~q ),
	.datad(\idata[20]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~97 .lut_mask = 16'hE4AA;
defparam \REGBANK_inst|read_data2[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~100 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~100_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|read_data2[4]~97_combout )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[4]~99_combout )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[4]~99_combout ),
	.datad(\REGBANK_inst|read_data2[4]~97_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~100 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~94 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~94_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[9][4]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][4]~q )))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][4]~q ),
	.datad(\REGBANK_inst|mem[9][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~94 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~95 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~95_combout  = (\REGBANK_inst|read_data2[4]~94_combout  & (((\REGBANK_inst|mem[11][4]~q )) # (!\idata[21]~input_o ))) # (!\REGBANK_inst|read_data2[4]~94_combout  & (\idata[21]~input_o  & ((\REGBANK_inst|mem[10][4]~q ))))

	.dataa(\REGBANK_inst|read_data2[4]~94_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[11][4]~q ),
	.datad(\REGBANK_inst|mem[10][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~95 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~103 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~103_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[4]~100_combout  & (\REGBANK_inst|read_data2[4]~102_combout )) # (!\REGBANK_inst|read_data2[4]~100_combout  & ((\REGBANK_inst|read_data2[4]~95_combout ))))) # 
// (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[4]~100_combout ))))

	.dataa(\REGBANK_inst|read_data2[4]~102_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[4]~100_combout ),
	.datad(\REGBANK_inst|read_data2[4]~95_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~103 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~84 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~84_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[26][4]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|mem[18][4]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[26][4]~q ),
	.datad(\REGBANK_inst|mem[18][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~84 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~85 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~85_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[4]~84_combout  & (\REGBANK_inst|mem[30][4]~q )) # (!\REGBANK_inst|read_data2[4]~84_combout  & ((\REGBANK_inst|mem[22][4]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[4]~84_combout ))))

	.dataa(\REGBANK_inst|mem[30][4]~q ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[22][4]~q ),
	.datad(\REGBANK_inst|read_data2[4]~84_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~85 .lut_mask = 16'hBBC0;
defparam \REGBANK_inst|read_data2[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~86 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~86_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][4]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][4]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][4]~q ),
	.datad(\REGBANK_inst|mem[21][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~86 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N8
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~87 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~87_combout  = (\REGBANK_inst|read_data2[4]~86_combout  & (((\REGBANK_inst|mem[29][4]~q ) # (!\idata[23]~input_o )))) # (!\REGBANK_inst|read_data2[4]~86_combout  & (\REGBANK_inst|mem[25][4]~q  & ((\idata[23]~input_o ))))

	.dataa(\REGBANK_inst|read_data2[4]~86_combout ),
	.datab(\REGBANK_inst|mem[25][4]~q ),
	.datac(\REGBANK_inst|mem[29][4]~q ),
	.datad(\idata[23]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~87 .lut_mask = 16'hE4AA;
defparam \REGBANK_inst|read_data2[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~88 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~88_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[24][4]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][4]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][4]~q ),
	.datad(\REGBANK_inst|mem[24][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~88 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~89 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~89_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[4]~88_combout  & ((\REGBANK_inst|mem[28][4]~q ))) # (!\REGBANK_inst|read_data2[4]~88_combout  & (\REGBANK_inst|mem[20][4]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[4]~88_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[20][4]~q ),
	.datac(\REGBANK_inst|mem[28][4]~q ),
	.datad(\REGBANK_inst|read_data2[4]~88_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~89 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~90 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~90_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|read_data2[4]~87_combout )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|read_data2[4]~89_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[4]~87_combout ),
	.datad(\REGBANK_inst|read_data2[4]~89_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~90 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~91 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~91_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[23][4]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][4]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][4]~q ),
	.datad(\REGBANK_inst|mem[23][4]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~91 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~92 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~92_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[4]~91_combout  & ((\REGBANK_inst|mem[31][4]~q ))) # (!\REGBANK_inst|read_data2[4]~91_combout  & (\REGBANK_inst|mem[27][4]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[4]~91_combout ))))

	.dataa(\REGBANK_inst|mem[27][4]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[31][4]~q ),
	.datad(\REGBANK_inst|read_data2[4]~91_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~92 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~93 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~93_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[4]~90_combout  & ((\REGBANK_inst|read_data2[4]~92_combout ))) # (!\REGBANK_inst|read_data2[4]~90_combout  & (\REGBANK_inst|read_data2[4]~85_combout )))) # 
// (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[4]~90_combout ))))

	.dataa(\REGBANK_inst|read_data2[4]~85_combout ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[4]~90_combout ),
	.datad(\REGBANK_inst|read_data2[4]~92_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~93 .lut_mask = 16'hF838;
defparam \REGBANK_inst|read_data2[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[4]~104 (
// Equation(s):
// \REGBANK_inst|read_data2[4]~104_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[4]~93_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[4]~103_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\REGBANK_inst|read_data2[4]~103_combout ),
	.datac(\idata[24]~input_o ),
	.datad(\REGBANK_inst|read_data2[4]~93_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[4]~104 .lut_mask = 16'hF404;
defparam \REGBANK_inst|read_data2[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N2
cycloneive_lcell_comb \mux_2to1_inst1|salida[4]~49 (
// Equation(s):
// \mux_2to1_inst1|salida[4]~49_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector1~1_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[4]~104_combout )))

	.dataa(gnd),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\Imm_Gen_inst|Selector1~1_combout ),
	.datad(\REGBANK_inst|read_data2[4]~104_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[4]~49 .lut_mask = 16'hF3C0;
defparam \mux_2to1_inst1|salida[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y58_N0
cycloneive_lcell_comb \ALU_inst|Mux13~0 (
// Equation(s):
// \ALU_inst|Mux13~0_combout  = (\ALU_inst|Mux29~19_combout  & (!\ALUcontrol_inst|Mux1~2_combout  & (!\mux_2to1_inst1|salida[4]~49_combout  & !\ALU_inst|ShiftLeft0~21_combout )))

	.dataa(\ALU_inst|Mux29~19_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\mux_2to1_inst1|salida[4]~49_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux13~0 .lut_mask = 16'h0002;
defparam \ALU_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N18
cycloneive_lcell_comb \ALU_inst|Mux1~5 (
// Equation(s):
// \ALU_inst|Mux1~5_combout  = (\ALU_inst|Mux3~2_combout  & (((\ALUcontrol_inst|Mux0~1_combout )))) # (!\ALU_inst|Mux3~2_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[30]~56_combout ))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALU_inst|ShiftRight1~61_combout ))))

	.dataa(\ALU_inst|Mux3~2_combout ),
	.datab(\ALU_inst|ShiftRight1~61_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\mux_2to1_inst1|salida[30]~56_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~5 .lut_mask = 16'hF4A4;
defparam \ALU_inst|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N28
cycloneive_lcell_comb \ALU_inst|Add1~60 (
// Equation(s):
// \ALU_inst|Add1~60_combout  = ((\mux_4to1_inst1|Mux1~0_combout  $ (\mux_2to1_inst1|salida[30]~56_combout  $ (\ALU_inst|Add1~59 )))) # (GND)
// \ALU_inst|Add1~61  = CARRY((\mux_4to1_inst1|Mux1~0_combout  & ((!\ALU_inst|Add1~59 ) # (!\mux_2to1_inst1|salida[30]~56_combout ))) # (!\mux_4to1_inst1|Mux1~0_combout  & (!\mux_2to1_inst1|salida[30]~56_combout  & !\ALU_inst|Add1~59 )))

	.dataa(\mux_4to1_inst1|Mux1~0_combout ),
	.datab(\mux_2to1_inst1|salida[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add1~59 ),
	.combout(\ALU_inst|Add1~60_combout ),
	.cout(\ALU_inst|Add1~61 ));
// synopsys translate_off
defparam \ALU_inst|Add1~60 .lut_mask = 16'h962B;
defparam \ALU_inst|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y58_N24
cycloneive_lcell_comb \ALU_inst|Mux1~6 (
// Equation(s):
// \ALU_inst|Mux1~6_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux1~5_combout  & ((\ALU_inst|Add1~60_combout ))) # (!\ALU_inst|Mux1~5_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux3~2_combout  & (\ALU_inst|Mux1~5_combout ))

	.dataa(\ALU_inst|Mux3~2_combout ),
	.datab(\ALU_inst|Mux1~5_combout ),
	.datac(\mux_4to1_inst1|Mux0~2_combout ),
	.datad(\ALU_inst|Add1~60_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~6 .lut_mask = 16'hEC64;
defparam \ALU_inst|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N24
cycloneive_lcell_comb \ALU_inst|RESULTADO~69 (
// Equation(s):
// \ALU_inst|RESULTADO~69_combout  = (\mux_2to1_inst1|salida[30]~56_combout ) # ((\control_inst|WideOr3~4_combout  & \REGBANK_inst|read_data1[30]~467_combout ))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\mux_2to1_inst1|salida[30]~56_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|read_data1[30]~467_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~69 .lut_mask = 16'hEECC;
defparam \ALU_inst|RESULTADO~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N28
cycloneive_lcell_comb \ALU_inst|Add0~60 (
// Equation(s):
// \ALU_inst|Add0~60_combout  = ((\mux_4to1_inst1|Mux1~0_combout  $ (\mux_2to1_inst1|salida[30]~56_combout  $ (!\ALU_inst|Add0~59 )))) # (GND)
// \ALU_inst|Add0~61  = CARRY((\mux_4to1_inst1|Mux1~0_combout  & ((\mux_2to1_inst1|salida[30]~56_combout ) # (!\ALU_inst|Add0~59 ))) # (!\mux_4to1_inst1|Mux1~0_combout  & (\mux_2to1_inst1|salida[30]~56_combout  & !\ALU_inst|Add0~59 )))

	.dataa(\mux_4to1_inst1|Mux1~0_combout ),
	.datab(\mux_2to1_inst1|salida[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|Add0~59 ),
	.combout(\ALU_inst|Add0~60_combout ),
	.cout(\ALU_inst|Add0~61 ));
// synopsys translate_off
defparam \ALU_inst|Add0~60 .lut_mask = 16'h698E;
defparam \ALU_inst|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N30
cycloneive_lcell_comb \ALU_inst|RESULTADO~70 (
// Equation(s):
// \ALU_inst|RESULTADO~70_combout  = (\control_inst|WideOr3~4_combout  & (\mux_2to1_inst1|salida[30]~56_combout  & \REGBANK_inst|read_data1[30]~467_combout ))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\mux_2to1_inst1|salida[30]~56_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|read_data1[30]~467_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~70 .lut_mask = 16'h8800;
defparam \ALU_inst|RESULTADO~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~136 (
// Equation(s):
// \ALU_inst|ShiftLeft0~136_combout  = (\mux_2to1_inst1|salida[2]~51_combout ) # ((\mux_2to1_inst1|salida[0]~54_combout  & !\mux_2to1_inst1|salida[1]~53_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(gnd),
	.datad(\mux_2to1_inst1|salida[1]~53_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~136 .lut_mask = 16'hCCEE;
defparam \ALU_inst|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N12
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~137 (
// Equation(s):
// \ALU_inst|ShiftLeft0~137_combout  = (\ALU_inst|ShiftLeft0~146_combout  & (((\ALU_inst|ShiftLeft0~136_combout )))) # (!\ALU_inst|ShiftLeft0~146_combout  & ((\ALU_inst|ShiftLeft0~136_combout  & (\REGBANK_inst|read_data1[29]~466_combout )) # 
// (!\ALU_inst|ShiftLeft0~136_combout  & ((\REGBANK_inst|read_data1[30]~467_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~146_combout ),
	.datab(\REGBANK_inst|read_data1[29]~466_combout ),
	.datac(\ALU_inst|ShiftLeft0~136_combout ),
	.datad(\REGBANK_inst|read_data1[30]~467_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~137 .lut_mask = 16'hE5E0;
defparam \ALU_inst|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N28
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~138 (
// Equation(s):
// \ALU_inst|ShiftLeft0~138_combout  = (!\REGBANK_inst|Equal0~1_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~120_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~123_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~120_combout ),
	.datab(\REGBANK_inst|Equal0~1_combout ),
	.datac(\ALU_inst|ShiftLeft0~123_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~138_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~138 .lut_mask = 16'h2230;
defparam \ALU_inst|ShiftLeft0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~135 (
// Equation(s):
// \ALU_inst|ShiftLeft0~135_combout  = (!\REGBANK_inst|Equal0~1_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[27]~446_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[28]~451_combout )))))

	.dataa(\REGBANK_inst|Equal0~1_combout ),
	.datab(\REGBANK_inst|read_data1[27]~446_combout ),
	.datac(\REGBANK_inst|read_data1[28]~451_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~135 .lut_mask = 16'h4450;
defparam \ALU_inst|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N18
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~139 (
// Equation(s):
// \ALU_inst|ShiftLeft0~139_combout  = (\ALU_inst|ShiftLeft0~137_combout  & ((\ALU_inst|ShiftLeft0~138_combout ) # ((!\ALU_inst|ShiftLeft0~146_combout )))) # (!\ALU_inst|ShiftLeft0~137_combout  & (((\ALU_inst|ShiftLeft0~135_combout  & 
// \ALU_inst|ShiftLeft0~146_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~137_combout ),
	.datab(\ALU_inst|ShiftLeft0~138_combout ),
	.datac(\ALU_inst|ShiftLeft0~135_combout ),
	.datad(\ALU_inst|ShiftLeft0~146_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~139_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~139 .lut_mask = 16'hD8AA;
defparam \ALU_inst|ShiftLeft0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N8
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~140 (
// Equation(s):
// \ALU_inst|ShiftLeft0~140_combout  = (\control_inst|WideOr3~4_combout  & \ALU_inst|ShiftLeft0~139_combout )

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALU_inst|ShiftLeft0~139_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~140_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~140 .lut_mask = 16'hAA00;
defparam \ALU_inst|ShiftLeft0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N26
cycloneive_lcell_comb \ALU_inst|Equal0~42 (
// Equation(s):
// \ALU_inst|Equal0~42_combout  = \mux_2to1_inst1|salida[30]~56_combout  $ (((\control_inst|WideOr3~4_combout  & \REGBANK_inst|read_data1[30]~467_combout )))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\mux_2to1_inst1|salida[30]~56_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|read_data1[30]~467_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~42 .lut_mask = 16'h66CC;
defparam \ALU_inst|Equal0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N0
cycloneive_lcell_comb \ALU_inst|Mux1~1 (
// Equation(s):
// \ALU_inst|Mux1~1_combout  = (\ALU_inst|Mux3~6_combout  & ((\ALU_inst|Equal0~42_combout ) # ((!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (((\ALU_inst|Mux3~5_combout  & \ALU_inst|ShiftLeft0~80_combout ))))

	.dataa(\ALU_inst|Equal0~42_combout ),
	.datab(\ALU_inst|Mux3~6_combout ),
	.datac(\ALU_inst|Mux3~5_combout ),
	.datad(\ALU_inst|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~1 .lut_mask = 16'hBC8C;
defparam \ALU_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N10
cycloneive_lcell_comb \ALU_inst|Mux1~2 (
// Equation(s):
// \ALU_inst|Mux1~2_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux1~1_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux1~1_combout  & (\ALU_inst|ShiftLeft0~111_combout )) # (!\ALU_inst|Mux1~1_combout  & ((\ALU_inst|ShiftLeft0~140_combout 
// )))))

	.dataa(\ALU_inst|ShiftLeft0~111_combout ),
	.datab(\ALU_inst|ShiftLeft0~140_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~2 .lut_mask = 16'hFA0C;
defparam \ALU_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N20
cycloneive_lcell_comb \ALU_inst|Mux1~3 (
// Equation(s):
// \ALU_inst|Mux1~3_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & (\ALU_inst|RESULTADO~70_combout )) # (!\ALU_inst|Mux3~17_combout  & ((\ALU_inst|Mux1~2_combout ))))) # (!\ALU_inst|Mux3~8_combout  & (!\ALU_inst|Mux3~17_combout ))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|Mux3~17_combout ),
	.datac(\ALU_inst|RESULTADO~70_combout ),
	.datad(\ALU_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~3 .lut_mask = 16'hB391;
defparam \ALU_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N6
cycloneive_lcell_comb \ALU_inst|Mux1~4 (
// Equation(s):
// \ALU_inst|Mux1~4_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux1~3_combout  & ((\ALU_inst|Add0~60_combout ))) # (!\ALU_inst|Mux1~3_combout  & (\ALU_inst|RESULTADO~69_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux1~3_combout ))))

	.dataa(\ALU_inst|Mux3~3_combout ),
	.datab(\ALU_inst|RESULTADO~69_combout ),
	.datac(\ALU_inst|Add0~60_combout ),
	.datad(\ALU_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~4 .lut_mask = 16'hF588;
defparam \ALU_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N28
cycloneive_lcell_comb \ALU_inst|Mux1~7 (
// Equation(s):
// \ALU_inst|Mux1~7_combout  = (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux1~4_combout ) # ((\ALU_inst|Mux1~0_combout  & \ALU_inst|Mux1~6_combout )))) # (!\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux1~0_combout  & (\ALU_inst|Mux1~6_combout )))

	.dataa(\ALU_inst|Mux14~6_combout ),
	.datab(\ALU_inst|Mux1~0_combout ),
	.datac(\ALU_inst|Mux1~6_combout ),
	.datad(\ALU_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~7 .lut_mask = 16'hEAC0;
defparam \ALU_inst|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N2
cycloneive_lcell_comb \ALU_inst|Mux1~8 (
// Equation(s):
// \ALU_inst|Mux1~8_combout  = (\ALU_inst|Mux1~7_combout ) # ((\ALU_inst|Mux13~0_combout  & \ALU_inst|ShiftRight0~78_combout ))

	.dataa(\ALU_inst|Mux13~0_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight0~78_combout ),
	.datad(\ALU_inst|Mux1~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux1~8 .lut_mask = 16'hFFA0;
defparam \ALU_inst|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y58_N16
cycloneive_lcell_comb \mux_2to1_inst2|salida[30]~30 (
// Equation(s):
// \mux_2to1_inst2|salida[30]~30_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux1~8_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[30]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(\ddata_r[30]~input_o ),
	.datac(gnd),
	.datad(\ALU_inst|Mux1~8_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[30]~30 .lut_mask = 16'hEE44;
defparam \mux_2to1_inst2|salida[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneive_lcell_comb \REGBANK_inst|mem[11][30]~feeder (
// Equation(s):
// \REGBANK_inst|mem[11][30]~feeder_combout  = \mux_2to1_inst2|salida[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_2to1_inst2|salida[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[11][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[11][30]~feeder .lut_mask = 16'hF0F0;
defparam \REGBANK_inst|mem[11][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N13
dffeas \REGBANK_inst|mem[11][30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[11][0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[11][30] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~35 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~35_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[9][30]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[8][30]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[9][30]~q ),
	.datad(\REGBANK_inst|mem[8][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~35 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data1[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~36 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~36_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[30]~35_combout  & (\REGBANK_inst|mem[11][30]~q )) # (!\REGBANK_inst|read_data1[30]~35_combout  & ((\REGBANK_inst|mem[10][30]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~35_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[11][30]~q ),
	.datac(\REGBANK_inst|mem[10][30]~q ),
	.datad(\REGBANK_inst|read_data1[30]~35_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~36 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~42 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~42_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[14][30]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & ((\REGBANK_inst|mem[12][30]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[14][30]~q ),
	.datad(\REGBANK_inst|mem[12][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~42 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N28
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~43 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~43_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[30]~42_combout  & ((\REGBANK_inst|mem[15][30]~q ))) # (!\REGBANK_inst|read_data1[30]~42_combout  & (\REGBANK_inst|mem[13][30]~q )))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~42_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[13][30]~q ),
	.datac(\REGBANK_inst|read_data1[30]~42_combout ),
	.datad(\REGBANK_inst|mem[15][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~43 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data1[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~37 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~37_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][30]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[4][30]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[4][30]~q ),
	.datad(\REGBANK_inst|mem[6][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~37 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data1[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N6
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~38 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~38_combout  = (\idata[15]~input_o  & ((\REGBANK_inst|read_data1[30]~37_combout  & (\REGBANK_inst|mem[7][30]~q )) # (!\REGBANK_inst|read_data1[30]~37_combout  & ((\REGBANK_inst|mem[5][30]~q ))))) # (!\idata[15]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~37_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[7][30]~q ),
	.datac(\REGBANK_inst|mem[5][30]~q ),
	.datad(\REGBANK_inst|read_data1[30]~37_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~38 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~39 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~39_combout  = (\idata[16]~input_o  & (((\idata[15]~input_o )))) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][30]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][30]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[1][30]~q ),
	.datac(\idata[15]~input_o ),
	.datad(\REGBANK_inst|mem[0][30]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~39 .lut_mask = 16'hE5E0;
defparam \REGBANK_inst|read_data1[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N18
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~40 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~40_combout  = (\idata[16]~input_o  & ((\REGBANK_inst|read_data1[30]~39_combout  & (\REGBANK_inst|mem[3][30]~q )) # (!\REGBANK_inst|read_data1[30]~39_combout  & ((\REGBANK_inst|mem[2][30]~q ))))) # (!\idata[16]~input_o  & 
// (((\REGBANK_inst|read_data1[30]~39_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[3][30]~q ),
	.datac(\REGBANK_inst|mem[2][30]~q ),
	.datad(\REGBANK_inst|read_data1[30]~39_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~40 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data1[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N10
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~41 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~41_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|read_data1[30]~38_combout )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|read_data1[30]~40_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[30]~38_combout ),
	.datad(\REGBANK_inst|read_data1[30]~40_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~41 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data1[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~44 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~44_combout  = (\idata[18]~input_o  & ((\REGBANK_inst|read_data1[30]~41_combout  & ((\REGBANK_inst|read_data1[30]~43_combout ))) # (!\REGBANK_inst|read_data1[30]~41_combout  & (\REGBANK_inst|read_data1[30]~36_combout )))) # 
// (!\idata[18]~input_o  & (((\REGBANK_inst|read_data1[30]~41_combout ))))

	.dataa(\REGBANK_inst|read_data1[30]~36_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|read_data1[30]~43_combout ),
	.datad(\REGBANK_inst|read_data1[30]~41_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~44 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data1[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N22
cycloneive_lcell_comb \REGBANK_inst|read_data1[30]~467 (
// Equation(s):
// \REGBANK_inst|read_data1[30]~467_combout  = (\idata[19]~input_o  & (((\REGBANK_inst|read_data1[30]~34_combout )))) # (!\idata[19]~input_o  & (!\REGBANK_inst|Equal0~0_combout  & (\REGBANK_inst|read_data1[30]~44_combout )))

	.dataa(\idata[19]~input_o ),
	.datab(\REGBANK_inst|Equal0~0_combout ),
	.datac(\REGBANK_inst|read_data1[30]~44_combout ),
	.datad(\REGBANK_inst|read_data1[30]~34_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data1[30]~467_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data1[30]~467 .lut_mask = 16'hBA10;
defparam \REGBANK_inst|read_data1[30]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux1~0 (
// Equation(s):
// \mux_4to1_inst1|Mux1~0_combout  = (\control_inst|WideOr3~4_combout  & \REGBANK_inst|read_data1[30]~467_combout )

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REGBANK_inst|read_data1[30]~467_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux1~0 .lut_mask = 16'hAA00;
defparam \mux_4to1_inst1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y56_N30
cycloneive_lcell_comb \ALU_inst|Add1~62 (
// Equation(s):
// \ALU_inst|Add1~62_combout  = \mux_4to1_inst1|Mux0~2_combout  $ (\ALU_inst|Add1~61  $ (!\mux_2to1_inst1|salida[31]~55_combout ))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst1|salida[31]~55_combout ),
	.cin(\ALU_inst|Add1~61 ),
	.combout(\ALU_inst|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add1~62 .lut_mask = 16'h5AA5;
defparam \ALU_inst|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N28
cycloneive_lcell_comb \ALU_inst|Mux0~2 (
// Equation(s):
// \ALU_inst|Mux0~2_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[31]~55_combout ) # ((!\ALUcontrol_inst|Mux1~2_combout  & \mux_4to1_inst1|Mux0~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (\mux_4to1_inst1|Mux0~2_combout  $ 
// (((!\ALUcontrol_inst|Mux1~2_combout  & \mux_2to1_inst1|salida[31]~55_combout )))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\mux_2to1_inst1|salida[31]~55_combout ),
	.datad(\mux_4to1_inst1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~2 .lut_mask = 16'hE7B0;
defparam \ALU_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N10
cycloneive_lcell_comb \ALU_inst|Mux0~3 (
// Equation(s):
// \ALU_inst|Mux0~3_combout  = (\ALU_inst|Mux0~2_combout  & ((\ALUcontrol_inst|Mux2~1_combout  & (!\ALUcontrol_inst|Mux3~2_combout )) # (!\ALUcontrol_inst|Mux2~1_combout  & ((!\ALUcontrol_inst|Mux1~2_combout ))))) # (!\ALU_inst|Mux0~2_combout  & 
// (((!\ALUcontrol_inst|Mux3~2_combout  & !\ALUcontrol_inst|Mux1~2_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALU_inst|Mux0~2_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALUcontrol_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~3 .lut_mask = 16'h084F;
defparam \ALU_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N12
cycloneive_lcell_comb \ALU_inst|Mux30~7 (
// Equation(s):
// \ALU_inst|Mux30~7_combout  = (\ALUcontrol_inst|Mux2~1_combout  & \ALUcontrol_inst|Mux0~1_combout )

	.dataa(gnd),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(gnd),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~7 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y55_N8
cycloneive_lcell_comb \ALU_inst|Mux0~8 (
// Equation(s):
// \ALU_inst|Mux0~8_combout  = (\ALUcontrol_inst|Mux1~2_combout  & ((\ALU_inst|Mux0~3_combout ) # ((\ALU_inst|Mux30~7_combout  & \ALUcontrol_inst|Mux3~2_combout ))))

	.dataa(\ALU_inst|Mux0~3_combout ),
	.datab(\ALU_inst|Mux30~7_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALUcontrol_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~8 .lut_mask = 16'hEA00;
defparam \ALU_inst|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight0~86 (
// Equation(s):
// \ALU_inst|ShiftRight0~86_combout  = (\mux_4to1_inst1|Mux0~2_combout  & (!\ALU_inst|ShiftLeft0~21_combout  & (!\mux_2to1_inst1|salida[4]~49_combout  & \ALU_inst|ShiftRight0~30_combout )))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|ShiftLeft0~21_combout ),
	.datac(\mux_2to1_inst1|salida[4]~49_combout ),
	.datad(\ALU_inst|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~86 .lut_mask = 16'h0200;
defparam \ALU_inst|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y58_N14
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~143 (
// Equation(s):
// \ALU_inst|ShiftLeft0~143_combout  = (!\REGBANK_inst|Equal0~1_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\ALU_inst|ShiftLeft0~123_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\ALU_inst|ShiftLeft0~126_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~126_combout ),
	.datab(\REGBANK_inst|Equal0~1_combout ),
	.datac(\ALU_inst|ShiftLeft0~123_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~143_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~143 .lut_mask = 16'h3022;
defparam \ALU_inst|ShiftLeft0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N20
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~141 (
// Equation(s):
// \ALU_inst|ShiftLeft0~141_combout  = (!\REGBANK_inst|Equal0~1_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\REGBANK_inst|read_data1[28]~451_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\REGBANK_inst|read_data1[29]~65_combout )))))

	.dataa(\REGBANK_inst|Equal0~1_combout ),
	.datab(\REGBANK_inst|read_data1[28]~451_combout ),
	.datac(\REGBANK_inst|read_data1[29]~65_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~141_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~141 .lut_mask = 16'h4450;
defparam \ALU_inst|ShiftLeft0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~142 (
// Equation(s):
// \ALU_inst|ShiftLeft0~142_combout  = (\ALU_inst|ShiftLeft0~146_combout  & ((\ALU_inst|ShiftLeft0~141_combout ) # ((\ALU_inst|ShiftLeft0~136_combout )))) # (!\ALU_inst|ShiftLeft0~146_combout  & (((\REGBANK_inst|read_data1[31]~468_combout  & 
// !\ALU_inst|ShiftLeft0~136_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~146_combout ),
	.datab(\ALU_inst|ShiftLeft0~141_combout ),
	.datac(\REGBANK_inst|read_data1[31]~468_combout ),
	.datad(\ALU_inst|ShiftLeft0~136_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~142_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~142 .lut_mask = 16'hAAD8;
defparam \ALU_inst|ShiftLeft0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~144 (
// Equation(s):
// \ALU_inst|ShiftLeft0~144_combout  = (\ALU_inst|ShiftLeft0~142_combout  & (((\ALU_inst|ShiftLeft0~143_combout ) # (!\ALU_inst|ShiftLeft0~136_combout )))) # (!\ALU_inst|ShiftLeft0~142_combout  & (\REGBANK_inst|read_data1[30]~467_combout  & 
// ((\ALU_inst|ShiftLeft0~136_combout ))))

	.dataa(\REGBANK_inst|read_data1[30]~467_combout ),
	.datab(\ALU_inst|ShiftLeft0~143_combout ),
	.datac(\ALU_inst|ShiftLeft0~142_combout ),
	.datad(\ALU_inst|ShiftLeft0~136_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~144_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~144 .lut_mask = 16'hCAF0;
defparam \ALU_inst|ShiftLeft0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N10
cycloneive_lcell_comb \ALU_inst|Mux0~10 (
// Equation(s):
// \ALU_inst|Mux0~10_combout  = (\control_inst|WideOr3~4_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~114_combout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftLeft0~144_combout )))))

	.dataa(\ALU_inst|ShiftLeft0~114_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\control_inst|WideOr3~4_combout ),
	.datad(\ALU_inst|ShiftLeft0~144_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~10 .lut_mask = 16'hB080;
defparam \ALU_inst|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y55_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~85 (
// Equation(s):
// \ALU_inst|ShiftLeft0~85_combout  = (\ALU_inst|ShiftLeft0~81_combout ) # ((!\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftLeft0~84_combout ))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~84_combout ),
	.datad(\ALU_inst|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~85 .lut_mask = 16'hFF50;
defparam \ALU_inst|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N2
cycloneive_lcell_comb \ALU_inst|Mux0~4 (
// Equation(s):
// \ALU_inst|Mux0~4_combout  = (\ALU_inst|Mux0~10_combout  & ((\ALU_inst|ShiftRight0~79_combout ) # ((\ALU_inst|ShiftLeft0~85_combout  & \ALU_inst|Mux30~14_combout )))) # (!\ALU_inst|Mux0~10_combout  & (\ALU_inst|ShiftLeft0~85_combout  & 
// ((\ALU_inst|Mux30~14_combout ))))

	.dataa(\ALU_inst|Mux0~10_combout ),
	.datab(\ALU_inst|ShiftLeft0~85_combout ),
	.datac(\ALU_inst|ShiftRight0~79_combout ),
	.datad(\ALU_inst|Mux30~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~4 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N8
cycloneive_lcell_comb \ALU_inst|Mux0~5 (
// Equation(s):
// \ALU_inst|Mux0~5_combout  = (\ALUcontrol_inst|Mux0~1_combout ) # ((\ALUcontrol_inst|Mux2~1_combout  & (\ALU_inst|ShiftRight0~86_combout )) # (!\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux0~4_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|ShiftRight0~86_combout ),
	.datad(\ALU_inst|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~5 .lut_mask = 16'hFDEC;
defparam \ALU_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y55_N30
cycloneive_lcell_comb \ALU_inst|Add0~62 (
// Equation(s):
// \ALU_inst|Add0~62_combout  = \mux_4to1_inst1|Mux0~2_combout  $ (\ALU_inst|Add0~61  $ (\mux_2to1_inst1|salida[31]~55_combout ))

	.dataa(gnd),
	.datab(\mux_4to1_inst1|Mux0~2_combout ),
	.datac(gnd),
	.datad(\mux_2to1_inst1|salida[31]~55_combout ),
	.cin(\ALU_inst|Add0~61 ),
	.combout(\ALU_inst|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Add0~62 .lut_mask = 16'hC33C;
defparam \ALU_inst|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N18
cycloneive_lcell_comb \ALU_inst|Mux0~6 (
// Equation(s):
// \ALU_inst|Mux0~6_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (\mux_4to1_inst1|Mux0~2_combout  & (\mux_2to1_inst1|salida[31]~55_combout ))) # (!\ALUcontrol_inst|Mux2~1_combout  & (((\ALU_inst|Add0~62_combout ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\mux_2to1_inst1|salida[31]~55_combout ),
	.datac(\ALU_inst|Add0~62_combout ),
	.datad(\ALUcontrol_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~6 .lut_mask = 16'h88F0;
defparam \ALU_inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N28
cycloneive_lcell_comb \ALU_inst|Mux0~7 (
// Equation(s):
// \ALU_inst|Mux0~7_combout  = (\ALUcontrol_inst|Mux3~2_combout ) # ((\ALU_inst|Mux0~5_combout  & ((\ALU_inst|Mux0~6_combout ) # (!\ALUcontrol_inst|Mux0~1_combout ))))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux0~5_combout ),
	.datad(\ALU_inst|Mux0~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~7 .lut_mask = 16'hFABA;
defparam \ALU_inst|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N30
cycloneive_lcell_comb \ALU_inst|Mux0~9 (
// Equation(s):
// \ALU_inst|Mux0~9_combout  = (\ALU_inst|Mux0~3_combout  & (((\ALU_inst|Mux0~8_combout ) # (\ALU_inst|Mux0~7_combout )))) # (!\ALU_inst|Mux0~3_combout  & (\ALU_inst|Add1~62_combout  & (\ALU_inst|Mux0~8_combout )))

	.dataa(\ALU_inst|Add1~62_combout ),
	.datab(\ALU_inst|Mux0~3_combout ),
	.datac(\ALU_inst|Mux0~8_combout ),
	.datad(\ALU_inst|Mux0~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux0~9 .lut_mask = 16'hECE0;
defparam \ALU_inst|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N24
cycloneive_lcell_comb \mux_2to1_inst2|salida[31]~31 (
// Equation(s):
// \mux_2to1_inst2|salida[31]~31_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux0~9_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[31]~input_o ))

	.dataa(\ddata_r[31]~input_o ),
	.datab(gnd),
	.datac(\ALU_inst|Mux0~9_combout ),
	.datad(\control_inst|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[31]~31 .lut_mask = 16'hF0AA;
defparam \mux_2to1_inst2|salida[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N3
dffeas \REGBANK_inst|mem[4][31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[31]~31_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[4][31] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~661 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~661_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[5][31]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[4][31]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[4][31]~q ),
	.datad(\REGBANK_inst|mem[5][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~661_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~661 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[31]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~662 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~662_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[31]~661_combout  & (\REGBANK_inst|mem[7][31]~q )) # (!\REGBANK_inst|read_data2[31]~661_combout  & ((\REGBANK_inst|mem[6][31]~q ))))) # (!\idata[21]~input_o  & 
// (\REGBANK_inst|read_data2[31]~661_combout ))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[31]~661_combout ),
	.datac(\REGBANK_inst|mem[7][31]~q ),
	.datad(\REGBANK_inst|mem[6][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~662_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~662 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[31]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~668 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~668_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & (\REGBANK_inst|mem[13][31]~q )) # (!\idata[20]~input_o  & ((\REGBANK_inst|mem[12][31]~q )))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[13][31]~q ),
	.datad(\REGBANK_inst|mem[12][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~668_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~668 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[31]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~669 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~669_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[31]~668_combout  & (\REGBANK_inst|mem[15][31]~q )) # (!\REGBANK_inst|read_data2[31]~668_combout  & ((\REGBANK_inst|mem[14][31]~q ))))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[31]~668_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[15][31]~q ),
	.datac(\REGBANK_inst|mem[14][31]~q ),
	.datad(\REGBANK_inst|read_data2[31]~668_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~669_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~669 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[31]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~663 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~663_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][31]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][31]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][31]~q ),
	.datad(\REGBANK_inst|mem[10][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~663_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~663 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[31]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~664 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~664_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[31]~663_combout  & (\REGBANK_inst|mem[11][31]~q )) # (!\REGBANK_inst|read_data2[31]~663_combout  & ((\REGBANK_inst|mem[9][31]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[31]~663_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[11][31]~q ),
	.datac(\REGBANK_inst|read_data2[31]~663_combout ),
	.datad(\REGBANK_inst|mem[9][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~664_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~664 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[31]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~665 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~665_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][31]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][31]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][31]~q ),
	.datad(\REGBANK_inst|mem[2][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~665_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~665 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[31]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~666 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~666_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[31]~665_combout  & ((\REGBANK_inst|mem[3][31]~q ))) # (!\REGBANK_inst|read_data2[31]~665_combout  & (\REGBANK_inst|mem[1][31]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[31]~665_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[1][31]~q ),
	.datac(\REGBANK_inst|mem[3][31]~q ),
	.datad(\REGBANK_inst|read_data2[31]~665_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~666_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~666 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[31]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~667 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~667_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|read_data2[31]~664_combout )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & ((\REGBANK_inst|read_data2[31]~666_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[31]~664_combout ),
	.datad(\REGBANK_inst|read_data2[31]~666_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~667_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~667 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[31]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~670 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~670_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[31]~667_combout  & ((\REGBANK_inst|read_data2[31]~669_combout ))) # (!\REGBANK_inst|read_data2[31]~667_combout  & (\REGBANK_inst|read_data2[31]~662_combout )))) 
// # (!\idata[22]~input_o  & (((\REGBANK_inst|read_data2[31]~667_combout ))))

	.dataa(\REGBANK_inst|read_data2[31]~662_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|read_data2[31]~669_combout ),
	.datad(\REGBANK_inst|read_data2[31]~667_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~670_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~670 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[31]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~658 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~658_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][31]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][31]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][31]~q ),
	.datad(\REGBANK_inst|mem[27][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~658_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~658 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[31]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~659 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~659_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[31]~658_combout  & ((\REGBANK_inst|mem[31][31]~q ))) # (!\REGBANK_inst|read_data2[31]~658_combout  & (\REGBANK_inst|mem[23][31]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[31]~658_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[23][31]~q ),
	.datac(\REGBANK_inst|mem[31][31]~q ),
	.datad(\REGBANK_inst|read_data2[31]~658_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~659_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~659 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[31]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~651 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~651_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][31]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][31]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][31]~q ),
	.datad(\REGBANK_inst|mem[25][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~651_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~651 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[31]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~652 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~652_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[31]~651_combout  & ((\REGBANK_inst|mem[29][31]~q ))) # (!\REGBANK_inst|read_data2[31]~651_combout  & (\REGBANK_inst|mem[21][31]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[31]~651_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[21][31]~q ),
	.datac(\REGBANK_inst|mem[29][31]~q ),
	.datad(\REGBANK_inst|read_data2[31]~651_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~652_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~652 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[31]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~655 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~655_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & (\REGBANK_inst|mem[20][31]~q )) # (!\idata[22]~input_o  & ((\REGBANK_inst|mem[16][31]~q )))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[20][31]~q ),
	.datad(\REGBANK_inst|mem[16][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~655_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~655 .lut_mask = 16'hD9C8;
defparam \REGBANK_inst|read_data2[31]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y57_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~656 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~656_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[31]~655_combout  & ((\REGBANK_inst|mem[28][31]~q ))) # (!\REGBANK_inst|read_data2[31]~655_combout  & (\REGBANK_inst|mem[24][31]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[31]~655_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[24][31]~q ),
	.datac(\REGBANK_inst|read_data2[31]~655_combout ),
	.datad(\REGBANK_inst|mem[28][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~656_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~656 .lut_mask = 16'hF858;
defparam \REGBANK_inst|read_data2[31]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~653 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~653_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[22][31]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][31]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][31]~q ),
	.datad(\REGBANK_inst|mem[22][31]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~653_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~653 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[31]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~654 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~654_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[31]~653_combout  & ((\REGBANK_inst|mem[30][31]~q ))) # (!\REGBANK_inst|read_data2[31]~653_combout  & (\REGBANK_inst|mem[26][31]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[31]~653_combout ))))

	.dataa(\REGBANK_inst|mem[26][31]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[30][31]~q ),
	.datad(\REGBANK_inst|read_data2[31]~653_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~654_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~654 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[31]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~657 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~657_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|read_data2[31]~654_combout )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[31]~656_combout )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[31]~656_combout ),
	.datad(\REGBANK_inst|read_data2[31]~654_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~657_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~657 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[31]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~660 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~660_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[31]~657_combout  & (\REGBANK_inst|read_data2[31]~659_combout )) # (!\REGBANK_inst|read_data2[31]~657_combout  & ((\REGBANK_inst|read_data2[31]~652_combout ))))) 
// # (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[31]~657_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[31]~659_combout ),
	.datac(\REGBANK_inst|read_data2[31]~652_combout ),
	.datad(\REGBANK_inst|read_data2[31]~657_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~660_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~660 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[31]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[31]~671 (
// Equation(s):
// \REGBANK_inst|read_data2[31]~671_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[31]~660_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[31]~670_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[31]~670_combout ),
	.datad(\REGBANK_inst|read_data2[31]~660_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[31]~671_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[31]~671 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[31]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N22
cycloneive_lcell_comb \mux_2to1_inst1|salida[31]~55 (
// Equation(s):
// \mux_2to1_inst1|salida[31]~55_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|WideOr0~3_combout  & (\idata[31]~input_o ))) # (!\control_inst|WideOr1~3_combout  & (((\REGBANK_inst|read_data2[31]~671_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|WideOr0~3_combout ),
	.datac(\idata[31]~input_o ),
	.datad(\REGBANK_inst|read_data2[31]~671_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[31]~55 .lut_mask = 16'hD580;
defparam \mux_2to1_inst1|salida[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N0
cycloneive_lcell_comb \ALU_inst|LessThan0~1 (
// Equation(s):
// \ALU_inst|LessThan0~1_cout  = CARRY((\mux_2to1_inst1|salida[0]~54_combout  & !\mux_4to1_inst1|Mux31~21_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_4to1_inst1|Mux31~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_inst|LessThan0~1_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~1 .lut_mask = 16'h0022;
defparam \ALU_inst|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N2
cycloneive_lcell_comb \ALU_inst|LessThan0~3 (
// Equation(s):
// \ALU_inst|LessThan0~3_cout  = CARRY((\mux_4to1_inst1|Mux30~21_combout  & ((!\ALU_inst|LessThan0~1_cout ) # (!\mux_2to1_inst1|salida[1]~53_combout ))) # (!\mux_4to1_inst1|Mux30~21_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & 
// !\ALU_inst|LessThan0~1_cout )))

	.dataa(\mux_4to1_inst1|Mux30~21_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~1_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~3_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~3 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N4
cycloneive_lcell_comb \ALU_inst|LessThan0~5 (
// Equation(s):
// \ALU_inst|LessThan0~5_cout  = CARRY((\mux_2to1_inst1|salida[2]~51_combout  & ((!\ALU_inst|LessThan0~3_cout ) # (!\mux_4to1_inst1|Mux29~21_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (!\mux_4to1_inst1|Mux29~21_combout  & 
// !\ALU_inst|LessThan0~3_cout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_4to1_inst1|Mux29~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~3_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~5_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~5 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N6
cycloneive_lcell_comb \ALU_inst|LessThan0~7 (
// Equation(s):
// \ALU_inst|LessThan0~7_cout  = CARRY((\mux_4to1_inst1|Mux28~21_combout  & ((!\ALU_inst|LessThan0~5_cout ) # (!\mux_2to1_inst1|salida[3]~50_combout ))) # (!\mux_4to1_inst1|Mux28~21_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & 
// !\ALU_inst|LessThan0~5_cout )))

	.dataa(\mux_4to1_inst1|Mux28~21_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~5_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~7_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~7 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N8
cycloneive_lcell_comb \ALU_inst|LessThan0~9 (
// Equation(s):
// \ALU_inst|LessThan0~9_cout  = CARRY((\mux_4to1_inst1|Mux27~21_combout  & (\mux_2to1_inst1|salida[4]~49_combout  & !\ALU_inst|LessThan0~7_cout )) # (!\mux_4to1_inst1|Mux27~21_combout  & ((\mux_2to1_inst1|salida[4]~49_combout ) # 
// (!\ALU_inst|LessThan0~7_cout ))))

	.dataa(\mux_4to1_inst1|Mux27~21_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~7_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~9_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~9 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N10
cycloneive_lcell_comb \ALU_inst|LessThan0~11 (
// Equation(s):
// \ALU_inst|LessThan0~11_cout  = CARRY((\mux_4to1_inst1|Mux26~21_combout  & ((!\ALU_inst|LessThan0~9_cout ) # (!\mux_2to1_inst1|salida[5]~48_combout ))) # (!\mux_4to1_inst1|Mux26~21_combout  & (!\mux_2to1_inst1|salida[5]~48_combout  & 
// !\ALU_inst|LessThan0~9_cout )))

	.dataa(\mux_4to1_inst1|Mux26~21_combout ),
	.datab(\mux_2to1_inst1|salida[5]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~9_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~11_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~11 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N12
cycloneive_lcell_comb \ALU_inst|LessThan0~13 (
// Equation(s):
// \ALU_inst|LessThan0~13_cout  = CARRY((\mux_2to1_inst1|salida[6]~47_combout  & ((!\ALU_inst|LessThan0~11_cout ) # (!\mux_4to1_inst1|Mux25~21_combout ))) # (!\mux_2to1_inst1|salida[6]~47_combout  & (!\mux_4to1_inst1|Mux25~21_combout  & 
// !\ALU_inst|LessThan0~11_cout )))

	.dataa(\mux_2to1_inst1|salida[6]~47_combout ),
	.datab(\mux_4to1_inst1|Mux25~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~11_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~13_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~13 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N14
cycloneive_lcell_comb \ALU_inst|LessThan0~15 (
// Equation(s):
// \ALU_inst|LessThan0~15_cout  = CARRY((\mux_2to1_inst1|salida[7]~46_combout  & (\mux_4to1_inst1|Mux24~21_combout  & !\ALU_inst|LessThan0~13_cout )) # (!\mux_2to1_inst1|salida[7]~46_combout  & ((\mux_4to1_inst1|Mux24~21_combout ) # 
// (!\ALU_inst|LessThan0~13_cout ))))

	.dataa(\mux_2to1_inst1|salida[7]~46_combout ),
	.datab(\mux_4to1_inst1|Mux24~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~13_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~15_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~15 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N16
cycloneive_lcell_comb \ALU_inst|LessThan0~17 (
// Equation(s):
// \ALU_inst|LessThan0~17_cout  = CARRY((\mux_4to1_inst1|Mux23~21_combout  & (\mux_2to1_inst1|salida[8]~45_combout  & !\ALU_inst|LessThan0~15_cout )) # (!\mux_4to1_inst1|Mux23~21_combout  & ((\mux_2to1_inst1|salida[8]~45_combout ) # 
// (!\ALU_inst|LessThan0~15_cout ))))

	.dataa(\mux_4to1_inst1|Mux23~21_combout ),
	.datab(\mux_2to1_inst1|salida[8]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~15_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~17_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~17 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N18
cycloneive_lcell_comb \ALU_inst|LessThan0~19 (
// Equation(s):
// \ALU_inst|LessThan0~19_cout  = CARRY((\mux_4to1_inst1|Mux22~21_combout  & ((!\ALU_inst|LessThan0~17_cout ) # (!\mux_2to1_inst1|salida[9]~44_combout ))) # (!\mux_4to1_inst1|Mux22~21_combout  & (!\mux_2to1_inst1|salida[9]~44_combout  & 
// !\ALU_inst|LessThan0~17_cout )))

	.dataa(\mux_4to1_inst1|Mux22~21_combout ),
	.datab(\mux_2to1_inst1|salida[9]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~17_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~19_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~19 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N20
cycloneive_lcell_comb \ALU_inst|LessThan0~21 (
// Equation(s):
// \ALU_inst|LessThan0~21_cout  = CARRY((\mux_2to1_inst1|salida[10]~43_combout  & ((!\ALU_inst|LessThan0~19_cout ) # (!\mux_4to1_inst1|Mux21~0_combout ))) # (!\mux_2to1_inst1|salida[10]~43_combout  & (!\mux_4to1_inst1|Mux21~0_combout  & 
// !\ALU_inst|LessThan0~19_cout )))

	.dataa(\mux_2to1_inst1|salida[10]~43_combout ),
	.datab(\mux_4to1_inst1|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~19_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~21_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~21 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N22
cycloneive_lcell_comb \ALU_inst|LessThan0~23 (
// Equation(s):
// \ALU_inst|LessThan0~23_cout  = CARRY((\mux_4to1_inst1|Mux20~0_combout  & ((!\ALU_inst|LessThan0~21_cout ) # (!\mux_2to1_inst1|salida[11]~42_combout ))) # (!\mux_4to1_inst1|Mux20~0_combout  & (!\mux_2to1_inst1|salida[11]~42_combout  & 
// !\ALU_inst|LessThan0~21_cout )))

	.dataa(\mux_4to1_inst1|Mux20~0_combout ),
	.datab(\mux_2to1_inst1|salida[11]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~21_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~23_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~23 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N24
cycloneive_lcell_comb \ALU_inst|LessThan0~25 (
// Equation(s):
// \ALU_inst|LessThan0~25_cout  = CARRY((\mux_2to1_inst1|salida[12]~74_combout  & ((!\ALU_inst|LessThan0~23_cout ) # (!\mux_4to1_inst1|Mux19~0_combout ))) # (!\mux_2to1_inst1|salida[12]~74_combout  & (!\mux_4to1_inst1|Mux19~0_combout  & 
// !\ALU_inst|LessThan0~23_cout )))

	.dataa(\mux_2to1_inst1|salida[12]~74_combout ),
	.datab(\mux_4to1_inst1|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~23_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~25_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~25 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N26
cycloneive_lcell_comb \ALU_inst|LessThan0~27 (
// Equation(s):
// \ALU_inst|LessThan0~27_cout  = CARRY((\mux_2to1_inst1|salida[13]~73_combout  & (\mux_4to1_inst1|Mux18~0_combout  & !\ALU_inst|LessThan0~25_cout )) # (!\mux_2to1_inst1|salida[13]~73_combout  & ((\mux_4to1_inst1|Mux18~0_combout ) # 
// (!\ALU_inst|LessThan0~25_cout ))))

	.dataa(\mux_2to1_inst1|salida[13]~73_combout ),
	.datab(\mux_4to1_inst1|Mux18~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~25_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~27_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~27 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N28
cycloneive_lcell_comb \ALU_inst|LessThan0~29 (
// Equation(s):
// \ALU_inst|LessThan0~29_cout  = CARRY((\mux_2to1_inst1|salida[14]~72_combout  & ((!\ALU_inst|LessThan0~27_cout ) # (!\mux_4to1_inst1|Mux17~0_combout ))) # (!\mux_2to1_inst1|salida[14]~72_combout  & (!\mux_4to1_inst1|Mux17~0_combout  & 
// !\ALU_inst|LessThan0~27_cout )))

	.dataa(\mux_2to1_inst1|salida[14]~72_combout ),
	.datab(\mux_4to1_inst1|Mux17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~27_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~29_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~29 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y55_N30
cycloneive_lcell_comb \ALU_inst|LessThan0~31 (
// Equation(s):
// \ALU_inst|LessThan0~31_cout  = CARRY((\mux_2to1_inst1|salida[15]~71_combout  & (\mux_4to1_inst1|Mux16~0_combout  & !\ALU_inst|LessThan0~29_cout )) # (!\mux_2to1_inst1|salida[15]~71_combout  & ((\mux_4to1_inst1|Mux16~0_combout ) # 
// (!\ALU_inst|LessThan0~29_cout ))))

	.dataa(\mux_2to1_inst1|salida[15]~71_combout ),
	.datab(\mux_4to1_inst1|Mux16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~29_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~31_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~31 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N0
cycloneive_lcell_comb \ALU_inst|LessThan0~33 (
// Equation(s):
// \ALU_inst|LessThan0~33_cout  = CARRY((\mux_4to1_inst1|Mux15~0_combout  & (\mux_2to1_inst1|salida[16]~70_combout  & !\ALU_inst|LessThan0~31_cout )) # (!\mux_4to1_inst1|Mux15~0_combout  & ((\mux_2to1_inst1|salida[16]~70_combout ) # 
// (!\ALU_inst|LessThan0~31_cout ))))

	.dataa(\mux_4to1_inst1|Mux15~0_combout ),
	.datab(\mux_2to1_inst1|salida[16]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~31_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~33_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~33 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N2
cycloneive_lcell_comb \ALU_inst|LessThan0~35 (
// Equation(s):
// \ALU_inst|LessThan0~35_cout  = CARRY((\mux_2to1_inst1|salida[17]~69_combout  & (\mux_4to1_inst1|Mux14~0_combout  & !\ALU_inst|LessThan0~33_cout )) # (!\mux_2to1_inst1|salida[17]~69_combout  & ((\mux_4to1_inst1|Mux14~0_combout ) # 
// (!\ALU_inst|LessThan0~33_cout ))))

	.dataa(\mux_2to1_inst1|salida[17]~69_combout ),
	.datab(\mux_4to1_inst1|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~33_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~35_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~35 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N4
cycloneive_lcell_comb \ALU_inst|LessThan0~37 (
// Equation(s):
// \ALU_inst|LessThan0~37_cout  = CARRY((\mux_4to1_inst1|Mux13~0_combout  & (\mux_2to1_inst1|salida[18]~68_combout  & !\ALU_inst|LessThan0~35_cout )) # (!\mux_4to1_inst1|Mux13~0_combout  & ((\mux_2to1_inst1|salida[18]~68_combout ) # 
// (!\ALU_inst|LessThan0~35_cout ))))

	.dataa(\mux_4to1_inst1|Mux13~0_combout ),
	.datab(\mux_2to1_inst1|salida[18]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~35_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~37_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~37 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N6
cycloneive_lcell_comb \ALU_inst|LessThan0~39 (
// Equation(s):
// \ALU_inst|LessThan0~39_cout  = CARRY((\mux_4to1_inst1|Mux12~0_combout  & ((!\ALU_inst|LessThan0~37_cout ) # (!\mux_2to1_inst1|salida[19]~67_combout ))) # (!\mux_4to1_inst1|Mux12~0_combout  & (!\mux_2to1_inst1|salida[19]~67_combout  & 
// !\ALU_inst|LessThan0~37_cout )))

	.dataa(\mux_4to1_inst1|Mux12~0_combout ),
	.datab(\mux_2to1_inst1|salida[19]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~37_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~39_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~39 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N8
cycloneive_lcell_comb \ALU_inst|LessThan0~41 (
// Equation(s):
// \ALU_inst|LessThan0~41_cout  = CARRY((\mux_4to1_inst1|Mux11~0_combout  & (\mux_2to1_inst1|salida[20]~66_combout  & !\ALU_inst|LessThan0~39_cout )) # (!\mux_4to1_inst1|Mux11~0_combout  & ((\mux_2to1_inst1|salida[20]~66_combout ) # 
// (!\ALU_inst|LessThan0~39_cout ))))

	.dataa(\mux_4to1_inst1|Mux11~0_combout ),
	.datab(\mux_2to1_inst1|salida[20]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~39_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~41_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~41 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N10
cycloneive_lcell_comb \ALU_inst|LessThan0~43 (
// Equation(s):
// \ALU_inst|LessThan0~43_cout  = CARRY((\mux_4to1_inst1|Mux10~0_combout  & ((!\ALU_inst|LessThan0~41_cout ) # (!\mux_2to1_inst1|salida[21]~65_combout ))) # (!\mux_4to1_inst1|Mux10~0_combout  & (!\mux_2to1_inst1|salida[21]~65_combout  & 
// !\ALU_inst|LessThan0~41_cout )))

	.dataa(\mux_4to1_inst1|Mux10~0_combout ),
	.datab(\mux_2to1_inst1|salida[21]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~41_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~43_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~43 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N12
cycloneive_lcell_comb \ALU_inst|LessThan0~45 (
// Equation(s):
// \ALU_inst|LessThan0~45_cout  = CARRY((\mux_2to1_inst1|salida[22]~64_combout  & ((!\ALU_inst|LessThan0~43_cout ) # (!\mux_4to1_inst1|Mux9~0_combout ))) # (!\mux_2to1_inst1|salida[22]~64_combout  & (!\mux_4to1_inst1|Mux9~0_combout  & 
// !\ALU_inst|LessThan0~43_cout )))

	.dataa(\mux_2to1_inst1|salida[22]~64_combout ),
	.datab(\mux_4to1_inst1|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~43_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~45_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~45 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N14
cycloneive_lcell_comb \ALU_inst|LessThan0~47 (
// Equation(s):
// \ALU_inst|LessThan0~47_cout  = CARRY((\mux_2to1_inst1|salida[23]~63_combout  & (\mux_4to1_inst1|Mux8~0_combout  & !\ALU_inst|LessThan0~45_cout )) # (!\mux_2to1_inst1|salida[23]~63_combout  & ((\mux_4to1_inst1|Mux8~0_combout ) # 
// (!\ALU_inst|LessThan0~45_cout ))))

	.dataa(\mux_2to1_inst1|salida[23]~63_combout ),
	.datab(\mux_4to1_inst1|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~45_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~47_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~47 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N16
cycloneive_lcell_comb \ALU_inst|LessThan0~49 (
// Equation(s):
// \ALU_inst|LessThan0~49_cout  = CARRY((\mux_2to1_inst1|salida[24]~62_combout  & ((!\ALU_inst|LessThan0~47_cout ) # (!\mux_4to1_inst1|Mux7~0_combout ))) # (!\mux_2to1_inst1|salida[24]~62_combout  & (!\mux_4to1_inst1|Mux7~0_combout  & 
// !\ALU_inst|LessThan0~47_cout )))

	.dataa(\mux_2to1_inst1|salida[24]~62_combout ),
	.datab(\mux_4to1_inst1|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~47_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~49_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~49 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N18
cycloneive_lcell_comb \ALU_inst|LessThan0~51 (
// Equation(s):
// \ALU_inst|LessThan0~51_cout  = CARRY((\mux_2to1_inst1|salida[25]~61_combout  & (\mux_4to1_inst1|Mux6~0_combout  & !\ALU_inst|LessThan0~49_cout )) # (!\mux_2to1_inst1|salida[25]~61_combout  & ((\mux_4to1_inst1|Mux6~0_combout ) # 
// (!\ALU_inst|LessThan0~49_cout ))))

	.dataa(\mux_2to1_inst1|salida[25]~61_combout ),
	.datab(\mux_4to1_inst1|Mux6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~49_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~51_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~51 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N20
cycloneive_lcell_comb \ALU_inst|LessThan0~53 (
// Equation(s):
// \ALU_inst|LessThan0~53_cout  = CARRY((\mux_4to1_inst1|Mux5~0_combout  & (\mux_2to1_inst1|salida[26]~60_combout  & !\ALU_inst|LessThan0~51_cout )) # (!\mux_4to1_inst1|Mux5~0_combout  & ((\mux_2to1_inst1|salida[26]~60_combout ) # 
// (!\ALU_inst|LessThan0~51_cout ))))

	.dataa(\mux_4to1_inst1|Mux5~0_combout ),
	.datab(\mux_2to1_inst1|salida[26]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~51_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~53_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~53 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N22
cycloneive_lcell_comb \ALU_inst|LessThan0~55 (
// Equation(s):
// \ALU_inst|LessThan0~55_cout  = CARRY((\mux_2to1_inst1|salida[27]~59_combout  & (\mux_4to1_inst1|Mux4~0_combout  & !\ALU_inst|LessThan0~53_cout )) # (!\mux_2to1_inst1|salida[27]~59_combout  & ((\mux_4to1_inst1|Mux4~0_combout ) # 
// (!\ALU_inst|LessThan0~53_cout ))))

	.dataa(\mux_2to1_inst1|salida[27]~59_combout ),
	.datab(\mux_4to1_inst1|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~53_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~55_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~55 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N24
cycloneive_lcell_comb \ALU_inst|LessThan0~57 (
// Equation(s):
// \ALU_inst|LessThan0~57_cout  = CARRY((\mux_4to1_inst1|Mux3~0_combout  & (\mux_2to1_inst1|salida[28]~58_combout  & !\ALU_inst|LessThan0~55_cout )) # (!\mux_4to1_inst1|Mux3~0_combout  & ((\mux_2to1_inst1|salida[28]~58_combout ) # 
// (!\ALU_inst|LessThan0~55_cout ))))

	.dataa(\mux_4to1_inst1|Mux3~0_combout ),
	.datab(\mux_2to1_inst1|salida[28]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~55_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~57_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~57 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N26
cycloneive_lcell_comb \ALU_inst|LessThan0~59 (
// Equation(s):
// \ALU_inst|LessThan0~59_cout  = CARRY((\mux_2to1_inst1|salida[29]~57_combout  & (\mux_4to1_inst1|Mux2~2_combout  & !\ALU_inst|LessThan0~57_cout )) # (!\mux_2to1_inst1|salida[29]~57_combout  & ((\mux_4to1_inst1|Mux2~2_combout ) # 
// (!\ALU_inst|LessThan0~57_cout ))))

	.dataa(\mux_2to1_inst1|salida[29]~57_combout ),
	.datab(\mux_4to1_inst1|Mux2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~57_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~59_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~59 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N28
cycloneive_lcell_comb \ALU_inst|LessThan0~61 (
// Equation(s):
// \ALU_inst|LessThan0~61_cout  = CARRY((\mux_2to1_inst1|salida[30]~56_combout  & ((!\ALU_inst|LessThan0~59_cout ) # (!\mux_4to1_inst1|Mux1~0_combout ))) # (!\mux_2to1_inst1|salida[30]~56_combout  & (!\mux_4to1_inst1|Mux1~0_combout  & 
// !\ALU_inst|LessThan0~59_cout )))

	.dataa(\mux_2to1_inst1|salida[30]~56_combout ),
	.datab(\mux_4to1_inst1|Mux1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan0~59_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan0~61_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan0~61 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y54_N30
cycloneive_lcell_comb \ALU_inst|LessThan0~62 (
// Equation(s):
// \ALU_inst|LessThan0~62_combout  = (\mux_2to1_inst1|salida[31]~55_combout  & (\ALU_inst|LessThan0~61_cout  & \mux_4to1_inst1|Mux0~2_combout )) # (!\mux_2to1_inst1|salida[31]~55_combout  & ((\ALU_inst|LessThan0~61_cout ) # (\mux_4to1_inst1|Mux0~2_combout 
// )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[31]~55_combout ),
	.datac(gnd),
	.datad(\mux_4to1_inst1|Mux0~2_combout ),
	.cin(\ALU_inst|LessThan0~61_cout ),
	.combout(\ALU_inst|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|LessThan0~62 .lut_mask = 16'hF330;
defparam \ALU_inst|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N0
cycloneive_lcell_comb \ALU_inst|LessThan1~1 (
// Equation(s):
// \ALU_inst|LessThan1~1_cout  = CARRY((\mux_2to1_inst1|salida[0]~54_combout  & !\mux_4to1_inst1|Mux31~21_combout ))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_4to1_inst1|Mux31~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~1 .lut_mask = 16'h0022;
defparam \ALU_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N2
cycloneive_lcell_comb \ALU_inst|LessThan1~3 (
// Equation(s):
// \ALU_inst|LessThan1~3_cout  = CARRY((\mux_4to1_inst1|Mux30~21_combout  & ((!\ALU_inst|LessThan1~1_cout ) # (!\mux_2to1_inst1|salida[1]~53_combout ))) # (!\mux_4to1_inst1|Mux30~21_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & 
// !\ALU_inst|LessThan1~1_cout )))

	.dataa(\mux_4to1_inst1|Mux30~21_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~3 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N4
cycloneive_lcell_comb \ALU_inst|LessThan1~5 (
// Equation(s):
// \ALU_inst|LessThan1~5_cout  = CARRY((\mux_2to1_inst1|salida[2]~51_combout  & ((!\ALU_inst|LessThan1~3_cout ) # (!\mux_4to1_inst1|Mux29~21_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (!\mux_4to1_inst1|Mux29~21_combout  & 
// !\ALU_inst|LessThan1~3_cout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_4to1_inst1|Mux29~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~5 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N6
cycloneive_lcell_comb \ALU_inst|LessThan1~7 (
// Equation(s):
// \ALU_inst|LessThan1~7_cout  = CARRY((\mux_2to1_inst1|salida[3]~50_combout  & (\mux_4to1_inst1|Mux28~21_combout  & !\ALU_inst|LessThan1~5_cout )) # (!\mux_2to1_inst1|salida[3]~50_combout  & ((\mux_4to1_inst1|Mux28~21_combout ) # 
// (!\ALU_inst|LessThan1~5_cout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\mux_4to1_inst1|Mux28~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~7 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N8
cycloneive_lcell_comb \ALU_inst|LessThan1~9 (
// Equation(s):
// \ALU_inst|LessThan1~9_cout  = CARRY((\mux_4to1_inst1|Mux27~21_combout  & (\mux_2to1_inst1|salida[4]~49_combout  & !\ALU_inst|LessThan1~7_cout )) # (!\mux_4to1_inst1|Mux27~21_combout  & ((\mux_2to1_inst1|salida[4]~49_combout ) # 
// (!\ALU_inst|LessThan1~7_cout ))))

	.dataa(\mux_4to1_inst1|Mux27~21_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~9 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N10
cycloneive_lcell_comb \ALU_inst|LessThan1~11 (
// Equation(s):
// \ALU_inst|LessThan1~11_cout  = CARRY((\mux_4to1_inst1|Mux26~21_combout  & ((!\ALU_inst|LessThan1~9_cout ) # (!\mux_2to1_inst1|salida[5]~48_combout ))) # (!\mux_4to1_inst1|Mux26~21_combout  & (!\mux_2to1_inst1|salida[5]~48_combout  & 
// !\ALU_inst|LessThan1~9_cout )))

	.dataa(\mux_4to1_inst1|Mux26~21_combout ),
	.datab(\mux_2to1_inst1|salida[5]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~11 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N12
cycloneive_lcell_comb \ALU_inst|LessThan1~13 (
// Equation(s):
// \ALU_inst|LessThan1~13_cout  = CARRY((\mux_4to1_inst1|Mux25~21_combout  & (\mux_2to1_inst1|salida[6]~47_combout  & !\ALU_inst|LessThan1~11_cout )) # (!\mux_4to1_inst1|Mux25~21_combout  & ((\mux_2to1_inst1|salida[6]~47_combout ) # 
// (!\ALU_inst|LessThan1~11_cout ))))

	.dataa(\mux_4to1_inst1|Mux25~21_combout ),
	.datab(\mux_2to1_inst1|salida[6]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~13 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N14
cycloneive_lcell_comb \ALU_inst|LessThan1~15 (
// Equation(s):
// \ALU_inst|LessThan1~15_cout  = CARRY((\mux_4to1_inst1|Mux24~21_combout  & ((!\ALU_inst|LessThan1~13_cout ) # (!\mux_2to1_inst1|salida[7]~46_combout ))) # (!\mux_4to1_inst1|Mux24~21_combout  & (!\mux_2to1_inst1|salida[7]~46_combout  & 
// !\ALU_inst|LessThan1~13_cout )))

	.dataa(\mux_4to1_inst1|Mux24~21_combout ),
	.datab(\mux_2to1_inst1|salida[7]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~13_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~15_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~15 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N16
cycloneive_lcell_comb \ALU_inst|LessThan1~17 (
// Equation(s):
// \ALU_inst|LessThan1~17_cout  = CARRY((\mux_2to1_inst1|salida[8]~45_combout  & ((!\ALU_inst|LessThan1~15_cout ) # (!\mux_4to1_inst1|Mux23~21_combout ))) # (!\mux_2to1_inst1|salida[8]~45_combout  & (!\mux_4to1_inst1|Mux23~21_combout  & 
// !\ALU_inst|LessThan1~15_cout )))

	.dataa(\mux_2to1_inst1|salida[8]~45_combout ),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~15_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~17_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~17 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N18
cycloneive_lcell_comb \ALU_inst|LessThan1~19 (
// Equation(s):
// \ALU_inst|LessThan1~19_cout  = CARRY((\mux_4to1_inst1|Mux22~21_combout  & ((!\ALU_inst|LessThan1~17_cout ) # (!\mux_2to1_inst1|salida[9]~44_combout ))) # (!\mux_4to1_inst1|Mux22~21_combout  & (!\mux_2to1_inst1|salida[9]~44_combout  & 
// !\ALU_inst|LessThan1~17_cout )))

	.dataa(\mux_4to1_inst1|Mux22~21_combout ),
	.datab(\mux_2to1_inst1|salida[9]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~17_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~19_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~19 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N20
cycloneive_lcell_comb \ALU_inst|LessThan1~21 (
// Equation(s):
// \ALU_inst|LessThan1~21_cout  = CARRY((\mux_2to1_inst1|salida[10]~43_combout  & ((!\ALU_inst|LessThan1~19_cout ) # (!\mux_4to1_inst1|Mux21~0_combout ))) # (!\mux_2to1_inst1|salida[10]~43_combout  & (!\mux_4to1_inst1|Mux21~0_combout  & 
// !\ALU_inst|LessThan1~19_cout )))

	.dataa(\mux_2to1_inst1|salida[10]~43_combout ),
	.datab(\mux_4to1_inst1|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~19_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~21_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~21 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N22
cycloneive_lcell_comb \ALU_inst|LessThan1~23 (
// Equation(s):
// \ALU_inst|LessThan1~23_cout  = CARRY((\mux_2to1_inst1|salida[11]~42_combout  & (\mux_4to1_inst1|Mux20~0_combout  & !\ALU_inst|LessThan1~21_cout )) # (!\mux_2to1_inst1|salida[11]~42_combout  & ((\mux_4to1_inst1|Mux20~0_combout ) # 
// (!\ALU_inst|LessThan1~21_cout ))))

	.dataa(\mux_2to1_inst1|salida[11]~42_combout ),
	.datab(\mux_4to1_inst1|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~21_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~23_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~23 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N24
cycloneive_lcell_comb \ALU_inst|LessThan1~25 (
// Equation(s):
// \ALU_inst|LessThan1~25_cout  = CARRY((\mux_2to1_inst1|salida[12]~74_combout  & ((!\ALU_inst|LessThan1~23_cout ) # (!\mux_4to1_inst1|Mux19~0_combout ))) # (!\mux_2to1_inst1|salida[12]~74_combout  & (!\mux_4to1_inst1|Mux19~0_combout  & 
// !\ALU_inst|LessThan1~23_cout )))

	.dataa(\mux_2to1_inst1|salida[12]~74_combout ),
	.datab(\mux_4to1_inst1|Mux19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~23_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~25_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~25 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N26
cycloneive_lcell_comb \ALU_inst|LessThan1~27 (
// Equation(s):
// \ALU_inst|LessThan1~27_cout  = CARRY((\mux_4to1_inst1|Mux18~0_combout  & ((!\ALU_inst|LessThan1~25_cout ) # (!\mux_2to1_inst1|salida[13]~73_combout ))) # (!\mux_4to1_inst1|Mux18~0_combout  & (!\mux_2to1_inst1|salida[13]~73_combout  & 
// !\ALU_inst|LessThan1~25_cout )))

	.dataa(\mux_4to1_inst1|Mux18~0_combout ),
	.datab(\mux_2to1_inst1|salida[13]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~25_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~27_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~27 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N28
cycloneive_lcell_comb \ALU_inst|LessThan1~29 (
// Equation(s):
// \ALU_inst|LessThan1~29_cout  = CARRY((\mux_4to1_inst1|Mux17~0_combout  & (\mux_2to1_inst1|salida[14]~72_combout  & !\ALU_inst|LessThan1~27_cout )) # (!\mux_4to1_inst1|Mux17~0_combout  & ((\mux_2to1_inst1|salida[14]~72_combout ) # 
// (!\ALU_inst|LessThan1~27_cout ))))

	.dataa(\mux_4to1_inst1|Mux17~0_combout ),
	.datab(\mux_2to1_inst1|salida[14]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~27_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~29_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~29 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y55_N30
cycloneive_lcell_comb \ALU_inst|LessThan1~31 (
// Equation(s):
// \ALU_inst|LessThan1~31_cout  = CARRY((\mux_4to1_inst1|Mux16~0_combout  & ((!\ALU_inst|LessThan1~29_cout ) # (!\mux_2to1_inst1|salida[15]~71_combout ))) # (!\mux_4to1_inst1|Mux16~0_combout  & (!\mux_2to1_inst1|salida[15]~71_combout  & 
// !\ALU_inst|LessThan1~29_cout )))

	.dataa(\mux_4to1_inst1|Mux16~0_combout ),
	.datab(\mux_2to1_inst1|salida[15]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~29_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~31_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~31 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N0
cycloneive_lcell_comb \ALU_inst|LessThan1~33 (
// Equation(s):
// \ALU_inst|LessThan1~33_cout  = CARRY((\mux_4to1_inst1|Mux15~0_combout  & (\mux_2to1_inst1|salida[16]~70_combout  & !\ALU_inst|LessThan1~31_cout )) # (!\mux_4to1_inst1|Mux15~0_combout  & ((\mux_2to1_inst1|salida[16]~70_combout ) # 
// (!\ALU_inst|LessThan1~31_cout ))))

	.dataa(\mux_4to1_inst1|Mux15~0_combout ),
	.datab(\mux_2to1_inst1|salida[16]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~31_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~33_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~33 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N2
cycloneive_lcell_comb \ALU_inst|LessThan1~35 (
// Equation(s):
// \ALU_inst|LessThan1~35_cout  = CARRY((\mux_2to1_inst1|salida[17]~69_combout  & (\mux_4to1_inst1|Mux14~0_combout  & !\ALU_inst|LessThan1~33_cout )) # (!\mux_2to1_inst1|salida[17]~69_combout  & ((\mux_4to1_inst1|Mux14~0_combout ) # 
// (!\ALU_inst|LessThan1~33_cout ))))

	.dataa(\mux_2to1_inst1|salida[17]~69_combout ),
	.datab(\mux_4to1_inst1|Mux14~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~33_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~35_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~35 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N4
cycloneive_lcell_comb \ALU_inst|LessThan1~37 (
// Equation(s):
// \ALU_inst|LessThan1~37_cout  = CARRY((\mux_2to1_inst1|salida[18]~68_combout  & ((!\ALU_inst|LessThan1~35_cout ) # (!\mux_4to1_inst1|Mux13~0_combout ))) # (!\mux_2to1_inst1|salida[18]~68_combout  & (!\mux_4to1_inst1|Mux13~0_combout  & 
// !\ALU_inst|LessThan1~35_cout )))

	.dataa(\mux_2to1_inst1|salida[18]~68_combout ),
	.datab(\mux_4to1_inst1|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~35_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~37_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~37 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N6
cycloneive_lcell_comb \ALU_inst|LessThan1~39 (
// Equation(s):
// \ALU_inst|LessThan1~39_cout  = CARRY((\mux_2to1_inst1|salida[19]~67_combout  & (\mux_4to1_inst1|Mux12~0_combout  & !\ALU_inst|LessThan1~37_cout )) # (!\mux_2to1_inst1|salida[19]~67_combout  & ((\mux_4to1_inst1|Mux12~0_combout ) # 
// (!\ALU_inst|LessThan1~37_cout ))))

	.dataa(\mux_2to1_inst1|salida[19]~67_combout ),
	.datab(\mux_4to1_inst1|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~37_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~39_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~39 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N8
cycloneive_lcell_comb \ALU_inst|LessThan1~41 (
// Equation(s):
// \ALU_inst|LessThan1~41_cout  = CARRY((\mux_2to1_inst1|salida[20]~66_combout  & ((!\ALU_inst|LessThan1~39_cout ) # (!\mux_4to1_inst1|Mux11~0_combout ))) # (!\mux_2to1_inst1|salida[20]~66_combout  & (!\mux_4to1_inst1|Mux11~0_combout  & 
// !\ALU_inst|LessThan1~39_cout )))

	.dataa(\mux_2to1_inst1|salida[20]~66_combout ),
	.datab(\mux_4to1_inst1|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~39_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~41_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~41 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N10
cycloneive_lcell_comb \ALU_inst|LessThan1~43 (
// Equation(s):
// \ALU_inst|LessThan1~43_cout  = CARRY((\mux_2to1_inst1|salida[21]~65_combout  & (\mux_4to1_inst1|Mux10~0_combout  & !\ALU_inst|LessThan1~41_cout )) # (!\mux_2to1_inst1|salida[21]~65_combout  & ((\mux_4to1_inst1|Mux10~0_combout ) # 
// (!\ALU_inst|LessThan1~41_cout ))))

	.dataa(\mux_2to1_inst1|salida[21]~65_combout ),
	.datab(\mux_4to1_inst1|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~41_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~43_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~43 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N12
cycloneive_lcell_comb \ALU_inst|LessThan1~45 (
// Equation(s):
// \ALU_inst|LessThan1~45_cout  = CARRY((\mux_2to1_inst1|salida[22]~64_combout  & ((!\ALU_inst|LessThan1~43_cout ) # (!\mux_4to1_inst1|Mux9~0_combout ))) # (!\mux_2to1_inst1|salida[22]~64_combout  & (!\mux_4to1_inst1|Mux9~0_combout  & 
// !\ALU_inst|LessThan1~43_cout )))

	.dataa(\mux_2to1_inst1|salida[22]~64_combout ),
	.datab(\mux_4to1_inst1|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~43_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~45_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~45 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N14
cycloneive_lcell_comb \ALU_inst|LessThan1~47 (
// Equation(s):
// \ALU_inst|LessThan1~47_cout  = CARRY((\mux_2to1_inst1|salida[23]~63_combout  & (\mux_4to1_inst1|Mux8~0_combout  & !\ALU_inst|LessThan1~45_cout )) # (!\mux_2to1_inst1|salida[23]~63_combout  & ((\mux_4to1_inst1|Mux8~0_combout ) # 
// (!\ALU_inst|LessThan1~45_cout ))))

	.dataa(\mux_2to1_inst1|salida[23]~63_combout ),
	.datab(\mux_4to1_inst1|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~45_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~47_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~47 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N16
cycloneive_lcell_comb \ALU_inst|LessThan1~49 (
// Equation(s):
// \ALU_inst|LessThan1~49_cout  = CARRY((\mux_4to1_inst1|Mux7~0_combout  & (\mux_2to1_inst1|salida[24]~62_combout  & !\ALU_inst|LessThan1~47_cout )) # (!\mux_4to1_inst1|Mux7~0_combout  & ((\mux_2to1_inst1|salida[24]~62_combout ) # 
// (!\ALU_inst|LessThan1~47_cout ))))

	.dataa(\mux_4to1_inst1|Mux7~0_combout ),
	.datab(\mux_2to1_inst1|salida[24]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~47_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~49_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~49 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N18
cycloneive_lcell_comb \ALU_inst|LessThan1~51 (
// Equation(s):
// \ALU_inst|LessThan1~51_cout  = CARRY((\mux_2to1_inst1|salida[25]~61_combout  & (\mux_4to1_inst1|Mux6~0_combout  & !\ALU_inst|LessThan1~49_cout )) # (!\mux_2to1_inst1|salida[25]~61_combout  & ((\mux_4to1_inst1|Mux6~0_combout ) # 
// (!\ALU_inst|LessThan1~49_cout ))))

	.dataa(\mux_2to1_inst1|salida[25]~61_combout ),
	.datab(\mux_4to1_inst1|Mux6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~49_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~51_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~51 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N20
cycloneive_lcell_comb \ALU_inst|LessThan1~53 (
// Equation(s):
// \ALU_inst|LessThan1~53_cout  = CARRY((\mux_4to1_inst1|Mux5~0_combout  & (\mux_2to1_inst1|salida[26]~60_combout  & !\ALU_inst|LessThan1~51_cout )) # (!\mux_4to1_inst1|Mux5~0_combout  & ((\mux_2to1_inst1|salida[26]~60_combout ) # 
// (!\ALU_inst|LessThan1~51_cout ))))

	.dataa(\mux_4to1_inst1|Mux5~0_combout ),
	.datab(\mux_2to1_inst1|salida[26]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~51_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~53_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~53 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N22
cycloneive_lcell_comb \ALU_inst|LessThan1~55 (
// Equation(s):
// \ALU_inst|LessThan1~55_cout  = CARRY((\mux_2to1_inst1|salida[27]~59_combout  & (\mux_4to1_inst1|Mux4~0_combout  & !\ALU_inst|LessThan1~53_cout )) # (!\mux_2to1_inst1|salida[27]~59_combout  & ((\mux_4to1_inst1|Mux4~0_combout ) # 
// (!\ALU_inst|LessThan1~53_cout ))))

	.dataa(\mux_2to1_inst1|salida[27]~59_combout ),
	.datab(\mux_4to1_inst1|Mux4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~53_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~55_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~55 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N24
cycloneive_lcell_comb \ALU_inst|LessThan1~57 (
// Equation(s):
// \ALU_inst|LessThan1~57_cout  = CARRY((\mux_2to1_inst1|salida[28]~58_combout  & ((!\ALU_inst|LessThan1~55_cout ) # (!\mux_4to1_inst1|Mux3~0_combout ))) # (!\mux_2to1_inst1|salida[28]~58_combout  & (!\mux_4to1_inst1|Mux3~0_combout  & 
// !\ALU_inst|LessThan1~55_cout )))

	.dataa(\mux_2to1_inst1|salida[28]~58_combout ),
	.datab(\mux_4to1_inst1|Mux3~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~55_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~57_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~57 .lut_mask = 16'h002B;
defparam \ALU_inst|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N26
cycloneive_lcell_comb \ALU_inst|LessThan1~59 (
// Equation(s):
// \ALU_inst|LessThan1~59_cout  = CARRY((\mux_2to1_inst1|salida[29]~57_combout  & (\mux_4to1_inst1|Mux2~2_combout  & !\ALU_inst|LessThan1~57_cout )) # (!\mux_2to1_inst1|salida[29]~57_combout  & ((\mux_4to1_inst1|Mux2~2_combout ) # 
// (!\ALU_inst|LessThan1~57_cout ))))

	.dataa(\mux_2to1_inst1|salida[29]~57_combout ),
	.datab(\mux_4to1_inst1|Mux2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~57_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~59_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~59 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N28
cycloneive_lcell_comb \ALU_inst|LessThan1~61 (
// Equation(s):
// \ALU_inst|LessThan1~61_cout  = CARRY((\mux_4to1_inst1|Mux1~0_combout  & (\mux_2to1_inst1|salida[30]~56_combout  & !\ALU_inst|LessThan1~59_cout )) # (!\mux_4to1_inst1|Mux1~0_combout  & ((\mux_2to1_inst1|salida[30]~56_combout ) # 
// (!\ALU_inst|LessThan1~59_cout ))))

	.dataa(\mux_4to1_inst1|Mux1~0_combout ),
	.datab(\mux_2to1_inst1|salida[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_inst|LessThan1~59_cout ),
	.combout(),
	.cout(\ALU_inst|LessThan1~61_cout ));
// synopsys translate_off
defparam \ALU_inst|LessThan1~61 .lut_mask = 16'h004D;
defparam \ALU_inst|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y54_N30
cycloneive_lcell_comb \ALU_inst|LessThan1~62 (
// Equation(s):
// \ALU_inst|LessThan1~62_combout  = (\mux_2to1_inst1|salida[31]~55_combout  & ((\ALU_inst|LessThan1~61_cout ) # (!\mux_4to1_inst1|Mux0~2_combout ))) # (!\mux_2to1_inst1|salida[31]~55_combout  & (\ALU_inst|LessThan1~61_cout  & !\mux_4to1_inst1|Mux0~2_combout 
// ))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[31]~55_combout ),
	.datac(gnd),
	.datad(\mux_4to1_inst1|Mux0~2_combout ),
	.cin(\ALU_inst|LessThan1~61_cout ),
	.combout(\ALU_inst|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \ALU_inst|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N14
cycloneive_lcell_comb \ALU_inst|Mux31~12 (
// Equation(s):
// \ALU_inst|Mux31~12_combout  = ((\ALUcontrol_inst|Mux2~1_combout ) # ((!\ALUcontrol_inst|Mux0~1_combout  & \ALU_inst|LessThan1~62_combout ))) # (!\ALUcontrol_inst|Mux1~2_combout )

	.dataa(\ALUcontrol_inst|Mux1~2_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALU_inst|LessThan1~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~12 .lut_mask = 16'hDFDD;
defparam \ALU_inst|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N16
cycloneive_lcell_comb \ALU_inst|Mux31~7 (
// Equation(s):
// \ALU_inst|Mux31~7_combout  = (\ALU_inst|ShiftRight0~30_combout  & (!\mux_2to1_inst1|salida[4]~49_combout  & (\mux_4to1_inst1|Mux31~21_combout  & !\ALU_inst|ShiftLeft0~21_combout )))

	.dataa(\ALU_inst|ShiftRight0~30_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\mux_4to1_inst1|Mux31~21_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~7 .lut_mask = 16'h0020;
defparam \ALU_inst|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N6
cycloneive_lcell_comb \ALU_inst|Mux31~8 (
// Equation(s):
// \ALU_inst|Mux31~8_combout  = (\ALU_inst|Mux31~7_combout ) # ((\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[0]~54_combout ) # (\mux_4to1_inst1|Mux31~21_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(\mux_4to1_inst1|Mux31~21_combout ),
	.datad(\ALU_inst|Mux31~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~8 .lut_mask = 16'hFFA8;
defparam \ALU_inst|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N0
cycloneive_lcell_comb \ALU_inst|Mux31~9 (
// Equation(s):
// \ALU_inst|Mux31~9_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|Mux31~8_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|Add0~0_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// ((\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|Add0~0_combout )) # (!\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|Mux31~8_combout )))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALU_inst|Add0~0_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Mux31~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~9 .lut_mask = 16'hED48;
defparam \ALU_inst|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N22
cycloneive_lcell_comb \ALU_inst|Mux31~10 (
// Equation(s):
// \ALU_inst|Mux31~10_combout  = (\ALUcontrol_inst|Mux1~2_combout  & ((\ALUcontrol_inst|Mux2~1_combout ) # ((!\ALUcontrol_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux1~2_combout  & ((\ALUcontrol_inst|Mux2~1_combout  & (!\ALUcontrol_inst|Mux3~2_combout 
// )) # (!\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux31~9_combout )))))

	.dataa(\ALUcontrol_inst|Mux1~2_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Mux31~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~10 .lut_mask = 16'h9F8E;
defparam \ALU_inst|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y57_N0
cycloneive_lcell_comb \ALU_inst|Add1~0 (
// Equation(s):
// \ALU_inst|Add1~0_combout  = (\mux_4to1_inst1|Mux31~21_combout  & ((GND) # (!\mux_2to1_inst1|salida[0]~54_combout ))) # (!\mux_4to1_inst1|Mux31~21_combout  & (\mux_2to1_inst1|salida[0]~54_combout  $ (GND)))
// \ALU_inst|Add1~1  = CARRY((\mux_4to1_inst1|Mux31~21_combout ) # (!\mux_2to1_inst1|salida[0]~54_combout ))

	.dataa(\mux_4to1_inst1|Mux31~21_combout ),
	.datab(\mux_2to1_inst1|salida[0]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_inst|Add1~0_combout ),
	.cout(\ALU_inst|Add1~1 ));
// synopsys translate_off
defparam \ALU_inst|Add1~0 .lut_mask = 16'h66BB;
defparam \ALU_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N6
cycloneive_lcell_comb \ALU_inst|Mux31~5 (
// Equation(s):
// \ALU_inst|Mux31~5_combout  = (\ALUcontrol_inst|Mux3~2_combout  & (\ALU_inst|Add1~0_combout )) # (!\ALUcontrol_inst|Mux3~2_combout  & ((\mux_2to1_inst1|salida[0]~54_combout )))

	.dataa(gnd),
	.datab(\ALUcontrol_inst|Mux3~2_combout ),
	.datac(\ALU_inst|Add1~0_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~5 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N2
cycloneive_lcell_comb \ALU_inst|Mux31~4 (
// Equation(s):
// \ALU_inst|Mux31~4_combout  = (\ALUcontrol_inst|Mux1~2_combout ) # ((!\ALUcontrol_inst|Mux3~2_combout  & \mux_4to1_inst1|Mux31~21_combout ))

	.dataa(gnd),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\mux_4to1_inst1|Mux31~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~4 .lut_mask = 16'hCFCC;
defparam \ALU_inst|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight0~18 (
// Equation(s):
// \ALU_inst|ShiftRight0~18_combout  = (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux30~21_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux31~21_combout )))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux30~21_combout ),
	.datac(\mux_4to1_inst1|Mux31~21_combout ),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~18 .lut_mask = 16'h4450;
defparam \ALU_inst|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N20
cycloneive_lcell_comb \ALU_inst|ShiftRight1~0 (
// Equation(s):
// \ALU_inst|ShiftRight1~0_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux28~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux29~21_combout ))

	.dataa(\mux_4to1_inst1|Mux29~21_combout ),
	.datab(\mux_4to1_inst1|Mux28~21_combout ),
	.datac(gnd),
	.datad(\mux_2to1_inst1|salida[0]~54_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~0 .lut_mask = 16'hCCAA;
defparam \ALU_inst|ShiftRight1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N18
cycloneive_lcell_comb \ALU_inst|ShiftRight0~19 (
// Equation(s):
// \ALU_inst|ShiftRight0~19_combout  = (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~18_combout ) # ((\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftRight1~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\ALU_inst|ShiftRight0~18_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight1~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~19 .lut_mask = 16'h0E0C;
defparam \ALU_inst|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight0~22 (
// Equation(s):
// \ALU_inst|ShiftRight0~22_combout  = (!\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~19_combout ) # ((\mux_2to1_inst1|salida[2]~51_combout  & \ALU_inst|ShiftRight0~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftRight0~19_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~22 .lut_mask = 16'h5444;
defparam \ALU_inst|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N12
cycloneive_lcell_comb \ALU_inst|Mux31~0 (
// Equation(s):
// \ALU_inst|Mux31~0_combout  = (\ALU_inst|ShiftRight0~22_combout ) # ((\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight0~29_combout ))

	.dataa(gnd),
	.datab(\ALU_inst|ShiftRight0~22_combout ),
	.datac(\mux_2to1_inst1|salida[3]~50_combout ),
	.datad(\ALU_inst|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~0 .lut_mask = 16'hFCCC;
defparam \ALU_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N26
cycloneive_lcell_comb \ALU_inst|Mux31~1 (
// Equation(s):
// \ALU_inst|Mux31~1_combout  = (\mux_2to1_inst1|salida[4]~49_combout  & (\ALU_inst|ShiftRight0~17_combout )) # (!\mux_2to1_inst1|salida[4]~49_combout  & ((\ALU_inst|Mux31~0_combout )))

	.dataa(gnd),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\ALU_inst|ShiftRight0~17_combout ),
	.datad(\ALU_inst|Mux31~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~1 .lut_mask = 16'hF3C0;
defparam \ALU_inst|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N6
cycloneive_lcell_comb \ALU_inst|Equal0~44 (
// Equation(s):
// \ALU_inst|Equal0~44_combout  = \mux_4to1_inst1|Mux29~21_combout  $ (((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector3~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[2]~62_combout )))))

	.dataa(\Imm_Gen_inst|Selector3~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[2]~62_combout ),
	.datad(\mux_4to1_inst1|Mux29~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~44 .lut_mask = 16'h47B8;
defparam \ALU_inst|Equal0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
cycloneive_lcell_comb \ALU_inst|Equal0~7 (
// Equation(s):
// \ALU_inst|Equal0~7_combout  = \mux_4to1_inst1|Mux26~21_combout  $ (\mux_2to1_inst1|salida[5]~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux26~21_combout ),
	.datad(\mux_2to1_inst1|salida[5]~48_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~7 .lut_mask = 16'h0FF0;
defparam \ALU_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N22
cycloneive_lcell_comb \ALU_inst|Equal0~10 (
// Equation(s):
// \ALU_inst|Equal0~10_combout  = (!\ALU_inst|Equal0~9_combout  & (!\ALU_inst|Equal0~43_combout  & (!\ALU_inst|Equal0~7_combout  & !\ALU_inst|Equal0~8_combout )))

	.dataa(\ALU_inst|Equal0~9_combout ),
	.datab(\ALU_inst|Equal0~43_combout ),
	.datac(\ALU_inst|Equal0~7_combout ),
	.datad(\ALU_inst|Equal0~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~10 .lut_mask = 16'h0001;
defparam \ALU_inst|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N28
cycloneive_lcell_comb \ALU_inst|Equal0~6 (
// Equation(s):
// \ALU_inst|Equal0~6_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux31~21_combout  & (\mux_2to1_inst1|salida[1]~53_combout  $ (!\mux_4to1_inst1|Mux30~21_combout )))) # (!\mux_2to1_inst1|salida[0]~54_combout  & 
// (!\mux_4to1_inst1|Mux31~21_combout  & (\mux_2to1_inst1|salida[1]~53_combout  $ (!\mux_4to1_inst1|Mux30~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[0]~54_combout ),
	.datab(\mux_4to1_inst1|Mux31~21_combout ),
	.datac(\mux_2to1_inst1|salida[1]~53_combout ),
	.datad(\mux_4to1_inst1|Mux30~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~6 .lut_mask = 16'h9009;
defparam \ALU_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N4
cycloneive_lcell_comb \ALU_inst|Equal0~11 (
// Equation(s):
// \ALU_inst|Equal0~11_combout  = (!\ALU_inst|Equal0~44_combout  & (!\ALU_inst|Equal0~45_combout  & (\ALU_inst|Equal0~10_combout  & \ALU_inst|Equal0~6_combout )))

	.dataa(\ALU_inst|Equal0~44_combout ),
	.datab(\ALU_inst|Equal0~45_combout ),
	.datac(\ALU_inst|Equal0~10_combout ),
	.datad(\ALU_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~11 .lut_mask = 16'h1000;
defparam \ALU_inst|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N4
cycloneive_lcell_comb \ALU_inst|Equal0~16 (
// Equation(s):
// \ALU_inst|Equal0~16_combout  = (!\ALU_inst|Equal0~14_combout  & (!\ALU_inst|Equal0~13_combout  & (!\ALU_inst|Equal0~15_combout  & !\ALU_inst|Equal0~12_combout )))

	.dataa(\ALU_inst|Equal0~14_combout ),
	.datab(\ALU_inst|Equal0~13_combout ),
	.datac(\ALU_inst|Equal0~15_combout ),
	.datad(\ALU_inst|Equal0~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~16 .lut_mask = 16'h0001;
defparam \ALU_inst|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N26
cycloneive_lcell_comb \ALU_inst|Equal0~17 (
// Equation(s):
// \ALU_inst|Equal0~17_combout  = (\mux_4to1_inst1|Mux16~0_combout  & (\mux_2to1_inst1|salida[15]~71_combout  & (\mux_2to1_inst1|salida[14]~72_combout  $ (!\mux_4to1_inst1|Mux17~0_combout )))) # (!\mux_4to1_inst1|Mux16~0_combout  & 
// (!\mux_2to1_inst1|salida[15]~71_combout  & (\mux_2to1_inst1|salida[14]~72_combout  $ (!\mux_4to1_inst1|Mux17~0_combout ))))

	.dataa(\mux_4to1_inst1|Mux16~0_combout ),
	.datab(\mux_2to1_inst1|salida[14]~72_combout ),
	.datac(\mux_4to1_inst1|Mux17~0_combout ),
	.datad(\mux_2to1_inst1|salida[15]~71_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~17 .lut_mask = 16'h8241;
defparam \ALU_inst|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N20
cycloneive_lcell_comb \ALU_inst|Equal0~20 (
// Equation(s):
// \ALU_inst|Equal0~20_combout  = (!\ALU_inst|Equal0~19_combout  & (\ALU_inst|Equal0~16_combout  & (\ALU_inst|Equal0~17_combout  & !\ALU_inst|Equal0~18_combout )))

	.dataa(\ALU_inst|Equal0~19_combout ),
	.datab(\ALU_inst|Equal0~16_combout ),
	.datac(\ALU_inst|Equal0~17_combout ),
	.datad(\ALU_inst|Equal0~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~20 .lut_mask = 16'h0040;
defparam \ALU_inst|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N30
cycloneive_lcell_comb \ALU_inst|Equal0~29 (
// Equation(s):
// \ALU_inst|Equal0~29_combout  = \mux_4to1_inst1|Mux10~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[21]~461_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\REGBANK_inst|read_data2[21]~461_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\mux_4to1_inst1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~29 .lut_mask = 16'h0BF4;
defparam \ALU_inst|Equal0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N26
cycloneive_lcell_comb \ALU_inst|Equal0~27 (
// Equation(s):
// \ALU_inst|Equal0~27_combout  = (!\ALU_inst|Equal0~26_combout  & (\mux_2to1_inst1|salida[23]~63_combout  $ (!\mux_4to1_inst1|Mux8~0_combout )))

	.dataa(\mux_2to1_inst1|salida[23]~63_combout ),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux8~0_combout ),
	.datad(\ALU_inst|Equal0~26_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~27 .lut_mask = 16'h00A5;
defparam \ALU_inst|Equal0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N14
cycloneive_lcell_comb \ALU_inst|Equal0~21 (
// Equation(s):
// \ALU_inst|Equal0~21_combout  = \mux_4to1_inst1|Mux15~0_combout  $ (((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[16]~356_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\mux_2to1_inst1|salida[31]~40_combout ),
	.datac(\REGBANK_inst|read_data2[16]~356_combout ),
	.datad(\mux_4to1_inst1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~21 .lut_mask = 16'h23DC;
defparam \ALU_inst|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N16
cycloneive_lcell_comb \ALU_inst|Equal0~25 (
// Equation(s):
// \ALU_inst|Equal0~25_combout  = (!\ALU_inst|Equal0~21_combout  & (!\ALU_inst|Equal0~24_combout  & (!\ALU_inst|Equal0~23_combout  & !\ALU_inst|Equal0~22_combout )))

	.dataa(\ALU_inst|Equal0~21_combout ),
	.datab(\ALU_inst|Equal0~24_combout ),
	.datac(\ALU_inst|Equal0~23_combout ),
	.datad(\ALU_inst|Equal0~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~25 .lut_mask = 16'h0001;
defparam \ALU_inst|Equal0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N8
cycloneive_lcell_comb \ALU_inst|Equal0~30 (
// Equation(s):
// \ALU_inst|Equal0~30_combout  = (!\ALU_inst|Equal0~29_combout  & (!\ALU_inst|Equal0~28_combout  & (\ALU_inst|Equal0~27_combout  & \ALU_inst|Equal0~25_combout )))

	.dataa(\ALU_inst|Equal0~29_combout ),
	.datab(\ALU_inst|Equal0~28_combout ),
	.datac(\ALU_inst|Equal0~27_combout ),
	.datad(\ALU_inst|Equal0~25_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~30 .lut_mask = 16'h1000;
defparam \ALU_inst|Equal0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N12
cycloneive_lcell_comb \ALU_inst|Equal0~36 (
// Equation(s):
// \ALU_inst|Equal0~36_combout  = (\mux_2to1_inst1|salida[31]~55_combout  & (\mux_4to1_inst1|Mux0~2_combout  & (\mux_2to1_inst1|salida[30]~56_combout  $ (!\mux_4to1_inst1|Mux1~0_combout )))) # (!\mux_2to1_inst1|salida[31]~55_combout  & 
// (!\mux_4to1_inst1|Mux0~2_combout  & (\mux_2to1_inst1|salida[30]~56_combout  $ (!\mux_4to1_inst1|Mux1~0_combout ))))

	.dataa(\mux_2to1_inst1|salida[31]~55_combout ),
	.datab(\mux_2to1_inst1|salida[30]~56_combout ),
	.datac(\mux_4to1_inst1|Mux1~0_combout ),
	.datad(\mux_4to1_inst1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~36 .lut_mask = 16'h8241;
defparam \ALU_inst|Equal0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N6
cycloneive_lcell_comb \ALU_inst|Equal0~35 (
// Equation(s):
// \ALU_inst|Equal0~35_combout  = (!\ALU_inst|Equal0~32_combout  & (!\ALU_inst|Equal0~34_combout  & (!\ALU_inst|Equal0~31_combout  & !\ALU_inst|Equal0~33_combout )))

	.dataa(\ALU_inst|Equal0~32_combout ),
	.datab(\ALU_inst|Equal0~34_combout ),
	.datac(\ALU_inst|Equal0~31_combout ),
	.datad(\ALU_inst|Equal0~33_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~35 .lut_mask = 16'h0001;
defparam \ALU_inst|Equal0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N16
cycloneive_lcell_comb \ALU_inst|Equal0~39 (
// Equation(s):
// \ALU_inst|Equal0~39_combout  = (\ALU_inst|Equal0~36_combout  & (!\ALU_inst|Equal0~38_combout  & (!\ALU_inst|Equal0~37_combout  & \ALU_inst|Equal0~35_combout )))

	.dataa(\ALU_inst|Equal0~36_combout ),
	.datab(\ALU_inst|Equal0~38_combout ),
	.datac(\ALU_inst|Equal0~37_combout ),
	.datad(\ALU_inst|Equal0~35_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~39 .lut_mask = 16'h0200;
defparam \ALU_inst|Equal0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N18
cycloneive_lcell_comb \ALU_inst|Equal0~40 (
// Equation(s):
// \ALU_inst|Equal0~40_combout  = (\ALU_inst|Equal0~11_combout  & (\ALU_inst|Equal0~20_combout  & (\ALU_inst|Equal0~30_combout  & \ALU_inst|Equal0~39_combout )))

	.dataa(\ALU_inst|Equal0~11_combout ),
	.datab(\ALU_inst|Equal0~20_combout ),
	.datac(\ALU_inst|Equal0~30_combout ),
	.datad(\ALU_inst|Equal0~39_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Equal0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Equal0~40 .lut_mask = 16'h8000;
defparam \ALU_inst|Equal0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y57_N28
cycloneive_lcell_comb \ALU_inst|Mux31~2 (
// Equation(s):
// \ALU_inst|Mux31~2_combout  = (\ALUcontrol_inst|Mux1~2_combout  & ((\ALUcontrol_inst|Mux3~2_combout  & ((!\ALU_inst|Equal0~40_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\mux_4to1_inst1|Mux0~2_combout ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALUcontrol_inst|Mux3~2_combout ),
	.datad(\ALU_inst|Equal0~40_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~2 .lut_mask = 16'h08C8;
defparam \ALU_inst|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N24
cycloneive_lcell_comb \ALU_inst|Mux31~3 (
// Equation(s):
// \ALU_inst|Mux31~3_combout  = (\ALUcontrol_inst|Mux3~2_combout  & (((!\ALU_inst|Mux31~2_combout )))) # (!\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|ShiftLeft0~21_combout  & ((\ALU_inst|Mux31~2_combout ))) # (!\ALU_inst|ShiftLeft0~21_combout  & 
// (\ALU_inst|Mux31~1_combout ))))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALU_inst|ShiftLeft0~21_combout ),
	.datac(\ALU_inst|Mux31~1_combout ),
	.datad(\ALU_inst|Mux31~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~3 .lut_mask = 16'h54BA;
defparam \ALU_inst|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N10
cycloneive_lcell_comb \ALU_inst|Mux31~6 (
// Equation(s):
// \ALU_inst|Mux31~6_combout  = (\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|Mux31~5_combout  & (\ALU_inst|Mux31~4_combout ))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((\ALU_inst|Mux31~3_combout ))))

	.dataa(\ALU_inst|Mux31~5_combout ),
	.datab(\ALU_inst|Mux31~4_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALU_inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~6 .lut_mask = 16'h8F80;
defparam \ALU_inst|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N20
cycloneive_lcell_comb \ALU_inst|Mux31~11 (
// Equation(s):
// \ALU_inst|Mux31~11_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (\ALU_inst|Mux31~6_combout  & ((\ALU_inst|Mux31~10_combout ) # (!\ALU_inst|LessThan0~62_combout )))) # (!\ALUcontrol_inst|Mux2~1_combout  & (((\ALU_inst|Mux31~10_combout ))))

	.dataa(\ALU_inst|LessThan0~62_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\ALU_inst|Mux31~10_combout ),
	.datad(\ALU_inst|Mux31~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~11 .lut_mask = 16'hF430;
defparam \ALU_inst|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N28
cycloneive_lcell_comb \ALU_inst|Mux31~13 (
// Equation(s):
// \ALU_inst|Mux31~13_combout  = (\ALU_inst|Mux31~11_combout  & ((\ALU_inst|Mux31~12_combout ) # ((\ALU_inst|LessThan0~62_combout  & \ALUcontrol_inst|Mux0~1_combout ))))

	.dataa(\ALU_inst|LessThan0~62_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Mux31~12_combout ),
	.datad(\ALU_inst|Mux31~11_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux31~13 .lut_mask = 16'hF800;
defparam \ALU_inst|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y54_N30
cycloneive_lcell_comb \mux_2to1_inst2|salida[0]~0 (
// Equation(s):
// \mux_2to1_inst2|salida[0]~0_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux31~13_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[0]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(\ddata_r[0]~input_o ),
	.datac(gnd),
	.datad(\ALU_inst|Mux31~13_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[0]~0 .lut_mask = 16'hEE44;
defparam \mux_2to1_inst2|salida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N8
cycloneive_lcell_comb \REGBANK_inst|mem[13][0]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][0]~feeder_combout  = \mux_2to1_inst2|salida[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[0]~0_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][0]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N9
dffeas \REGBANK_inst|mem[13][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][0] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~18 (
// Equation(s):
// \mux_4to1_inst1|Mux31~18_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\REGBANK_inst|mem[14][0]~q ))) # (!\idata[16]~input_o  & (\REGBANK_inst|mem[12][0]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[12][0]~q ),
	.datad(\REGBANK_inst|mem[14][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~18 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~19 (
// Equation(s):
// \mux_4to1_inst1|Mux31~19_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux31~18_combout  & ((\REGBANK_inst|mem[15][0]~q ))) # (!\mux_4to1_inst1|Mux31~18_combout  & (\REGBANK_inst|mem[13][0]~q )))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux31~18_combout ))))

	.dataa(\REGBANK_inst|mem[13][0]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[15][0]~q ),
	.datad(\mux_4to1_inst1|Mux31~18_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~19 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~11 (
// Equation(s):
// \mux_4to1_inst1|Mux31~11_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[9][0]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][0]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[9][0]~q ),
	.datad(\REGBANK_inst|mem[8][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~11 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~12 (
// Equation(s):
// \mux_4to1_inst1|Mux31~12_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux31~11_combout  & (\REGBANK_inst|mem[11][0]~q )) # (!\mux_4to1_inst1|Mux31~11_combout  & ((\REGBANK_inst|mem[10][0]~q ))))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux31~11_combout ))))

	.dataa(\REGBANK_inst|mem[11][0]~q ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][0]~q ),
	.datad(\mux_4to1_inst1|Mux31~11_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~12 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~13 (
// Equation(s):
// \mux_4to1_inst1|Mux31~13_combout  = (\idata[16]~input_o  & ((\idata[15]~input_o ) # ((\REGBANK_inst|mem[6][0]~q )))) # (!\idata[16]~input_o  & (!\idata[15]~input_o  & (\REGBANK_inst|mem[4][0]~q )))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[4][0]~q ),
	.datad(\REGBANK_inst|mem[6][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~13 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~14 (
// Equation(s):
// \mux_4to1_inst1|Mux31~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux31~13_combout  & (\REGBANK_inst|mem[7][0]~q )) # (!\mux_4to1_inst1|Mux31~13_combout  & ((\REGBANK_inst|mem[5][0]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux31~13_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[7][0]~q ),
	.datac(\REGBANK_inst|mem[5][0]~q ),
	.datad(\mux_4to1_inst1|Mux31~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~14 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~15 (
// Equation(s):
// \mux_4to1_inst1|Mux31~15_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\REGBANK_inst|mem[1][0]~q )) # (!\idata[15]~input_o  & ((\REGBANK_inst|mem[0][0]~q )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[1][0]~q ),
	.datad(\REGBANK_inst|mem[0][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~15 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~16 (
// Equation(s):
// \mux_4to1_inst1|Mux31~16_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux31~15_combout  & ((\REGBANK_inst|mem[3][0]~q ))) # (!\mux_4to1_inst1|Mux31~15_combout  & (\REGBANK_inst|mem[2][0]~q )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux31~15_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\REGBANK_inst|mem[2][0]~q ),
	.datac(\mux_4to1_inst1|Mux31~15_combout ),
	.datad(\REGBANK_inst|mem[3][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~16 .lut_mask = 16'hF858;
defparam \mux_4to1_inst1|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~17 (
// Equation(s):
// \mux_4to1_inst1|Mux31~17_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\mux_4to1_inst1|Mux31~14_combout )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\mux_4to1_inst1|Mux31~16_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux31~14_combout ),
	.datad(\mux_4to1_inst1|Mux31~16_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~17 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~20 (
// Equation(s):
// \mux_4to1_inst1|Mux31~20_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux31~17_combout  & (\mux_4to1_inst1|Mux31~19_combout )) # (!\mux_4to1_inst1|Mux31~17_combout  & ((\mux_4to1_inst1|Mux31~12_combout ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux31~17_combout ))))

	.dataa(\mux_4to1_inst1|Mux31~19_combout ),
	.datab(\idata[18]~input_o ),
	.datac(\mux_4to1_inst1|Mux31~12_combout ),
	.datad(\mux_4to1_inst1|Mux31~17_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~20 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~0 (
// Equation(s):
// \mux_4to1_inst1|Mux31~0_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[26][0]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[18][0]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[26][0]~q ),
	.datad(\REGBANK_inst|mem[18][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~0 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~1 (
// Equation(s):
// \mux_4to1_inst1|Mux31~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux31~0_combout  & ((\REGBANK_inst|mem[30][0]~q ))) # (!\mux_4to1_inst1|Mux31~0_combout  & (\REGBANK_inst|mem[22][0]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux31~0_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[22][0]~q ),
	.datac(\REGBANK_inst|mem[30][0]~q ),
	.datad(\mux_4to1_inst1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~1 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~7 (
// Equation(s):
// \mux_4to1_inst1|Mux31~7_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[23][0]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[19][0]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[23][0]~q ),
	.datad(\REGBANK_inst|mem[19][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~7 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~8 (
// Equation(s):
// \mux_4to1_inst1|Mux31~8_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux31~7_combout  & (\REGBANK_inst|mem[31][0]~q )) # (!\mux_4to1_inst1|Mux31~7_combout  & ((\REGBANK_inst|mem[27][0]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux31~7_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[31][0]~q ),
	.datac(\REGBANK_inst|mem[27][0]~q ),
	.datad(\mux_4to1_inst1|Mux31~7_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~8 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~2 (
// Equation(s):
// \mux_4to1_inst1|Mux31~2_combout  = (\idata[18]~input_o  & (\idata[17]~input_o )) # (!\idata[18]~input_o  & ((\idata[17]~input_o  & ((\REGBANK_inst|mem[21][0]~q ))) # (!\idata[17]~input_o  & (\REGBANK_inst|mem[17][0]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[17][0]~q ),
	.datad(\REGBANK_inst|mem[21][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~2 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~3 (
// Equation(s):
// \mux_4to1_inst1|Mux31~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux31~2_combout  & ((\REGBANK_inst|mem[29][0]~q ))) # (!\mux_4to1_inst1|Mux31~2_combout  & (\REGBANK_inst|mem[25][0]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux31~2_combout ))))

	.dataa(\REGBANK_inst|mem[25][0]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[29][0]~q ),
	.datad(\mux_4to1_inst1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~3 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~4 (
// Equation(s):
// \mux_4to1_inst1|Mux31~4_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & ((\REGBANK_inst|mem[24][0]~q ))) # (!\idata[18]~input_o  & (\REGBANK_inst|mem[16][0]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[16][0]~q ),
	.datad(\REGBANK_inst|mem[24][0]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~4 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~5 (
// Equation(s):
// \mux_4to1_inst1|Mux31~5_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux31~4_combout  & (\REGBANK_inst|mem[28][0]~q )) # (!\mux_4to1_inst1|Mux31~4_combout  & ((\REGBANK_inst|mem[20][0]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux31~4_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[28][0]~q ),
	.datac(\REGBANK_inst|mem[20][0]~q ),
	.datad(\mux_4to1_inst1|Mux31~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~5 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~6 (
// Equation(s):
// \mux_4to1_inst1|Mux31~6_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & (\mux_4to1_inst1|Mux31~3_combout )) # (!\idata[15]~input_o  & ((\mux_4to1_inst1|Mux31~5_combout )))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\mux_4to1_inst1|Mux31~3_combout ),
	.datad(\mux_4to1_inst1|Mux31~5_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~6 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~9 (
// Equation(s):
// \mux_4to1_inst1|Mux31~9_combout  = (\idata[16]~input_o  & ((\mux_4to1_inst1|Mux31~6_combout  & ((\mux_4to1_inst1|Mux31~8_combout ))) # (!\mux_4to1_inst1|Mux31~6_combout  & (\mux_4to1_inst1|Mux31~1_combout )))) # (!\idata[16]~input_o  & 
// (((\mux_4to1_inst1|Mux31~6_combout ))))

	.dataa(\idata[16]~input_o ),
	.datab(\mux_4to1_inst1|Mux31~1_combout ),
	.datac(\mux_4to1_inst1|Mux31~8_combout ),
	.datad(\mux_4to1_inst1|Mux31~6_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~9 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~10 (
// Equation(s):
// \mux_4to1_inst1|Mux31~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux31~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [0]))))

	.dataa(\idata[19]~input_o ),
	.datab(\control_inst|WideOr3~4_combout ),
	.datac(\PC_inst|PC_reg [0]),
	.datad(\mux_4to1_inst1|Mux31~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~10 .lut_mask = 16'hB830;
defparam \mux_4to1_inst1|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux31~21 (
// Equation(s):
// \mux_4to1_inst1|Mux31~21_combout  = (\mux_4to1_inst1|Mux31~10_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\idata[19]~input_o  & \mux_4to1_inst1|Mux31~20_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\mux_4to1_inst1|Mux31~20_combout ),
	.datad(\mux_4to1_inst1|Mux31~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux31~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux31~21 .lut_mask = 16'hFF20;
defparam \mux_4to1_inst1|Mux31~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N10
cycloneive_lcell_comb \ALU_inst|Mux30~15 (
// Equation(s):
// \ALU_inst|Mux30~15_combout  = (\ALUcontrol_inst|Mux0~1_combout  & (\ALUcontrol_inst|Mux2~1_combout  & \ALU_inst|Add1~2_combout ))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~15 .lut_mask = 16'h8800;
defparam \ALU_inst|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N18
cycloneive_lcell_comb \ALU_inst|Mux30~9 (
// Equation(s):
// \ALU_inst|Mux30~9_combout  = (!\ALUcontrol_inst|Mux2~1_combout  & ((\mux_2to1_inst1|salida[1]~53_combout  & ((\ALUcontrol_inst|Mux0~1_combout ) # (!\mux_4to1_inst1|Mux30~21_combout ))) # (!\mux_2to1_inst1|salida[1]~53_combout  & 
// ((\mux_4to1_inst1|Mux30~21_combout )))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\mux_4to1_inst1|Mux30~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~9 .lut_mask = 16'h5144;
defparam \ALU_inst|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N8
cycloneive_lcell_comb \ALU_inst|RESULTADO~62 (
// Equation(s):
// \ALU_inst|RESULTADO~62_combout  = (\mux_4to1_inst1|Mux30~21_combout  & ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector4~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\mux_2to1_inst1|salida[1]~52_combout )))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|Selector4~0_combout ),
	.datac(\mux_2to1_inst1|salida[1]~52_combout ),
	.datad(\mux_4to1_inst1|Mux30~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~62 .lut_mask = 16'hD800;
defparam \ALU_inst|RESULTADO~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N26
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~23 (
// Equation(s):
// \ALU_inst|ShiftLeft0~23_combout  = (\ALU_inst|ShiftLeft0~22_combout  & (!\mux_2to1_inst1|salida[4]~49_combout  & (\ALU_inst|ShiftRight0~47_combout  & !\ALU_inst|ShiftLeft0~21_combout )))

	.dataa(\ALU_inst|ShiftLeft0~22_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\ALU_inst|ShiftRight0~47_combout ),
	.datad(\ALU_inst|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~23 .lut_mask = 16'h0020;
defparam \ALU_inst|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N26
cycloneive_lcell_comb \ALU_inst|Mux30~10 (
// Equation(s):
// \ALU_inst|Mux30~10_combout  = (\ALUcontrol_inst|Mux2~1_combout  & (((\ALUcontrol_inst|Mux0~1_combout )))) # (!\ALUcontrol_inst|Mux2~1_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|Add0~2_combout )) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// ((\ALU_inst|ShiftLeft0~23_combout )))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALU_inst|Add0~2_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALU_inst|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~10 .lut_mask = 16'hE5E0;
defparam \ALU_inst|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight1~12 (
// Equation(s):
// \ALU_inst|ShiftRight1~12_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux27~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux28~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux28~21_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux27~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~12 .lut_mask = 16'hA808;
defparam \ALU_inst|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N28
cycloneive_lcell_comb \ALU_inst|ShiftRight1~13 (
// Equation(s):
// \ALU_inst|ShiftRight1~13_combout  = (!\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux29~21_combout ))) # (!\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux30~21_combout ))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux30~21_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux29~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~13 .lut_mask = 16'h5404;
defparam \ALU_inst|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N22
cycloneive_lcell_comb \ALU_inst|ShiftRight1~14 (
// Equation(s):
// \ALU_inst|ShiftRight1~14_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (((\ALU_inst|ShiftRight0~40_combout )))) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~12_combout ) # ((\ALU_inst|ShiftRight1~13_combout ))))

	.dataa(\ALU_inst|ShiftRight1~12_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~40_combout ),
	.datad(\ALU_inst|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~14 .lut_mask = 16'hF3E2;
defparam \ALU_inst|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N0
cycloneive_lcell_comb \ALU_inst|ShiftRight1~15 (
// Equation(s):
// \ALU_inst|ShiftRight1~15_combout  = (!\mux_2to1_inst1|salida[4]~49_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~38_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight1~14_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\ALU_inst|ShiftRight1~14_combout ),
	.datad(\ALU_inst|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~15 .lut_mask = 16'h3210;
defparam \ALU_inst|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y57_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~45 (
// Equation(s):
// \ALU_inst|ShiftRight0~45_combout  = (\mux_2to1_inst1|salida[4]~49_combout  & ((\mux_2to1_inst1|salida[3]~50_combout  & ((\ALU_inst|ShiftRight0~43_combout ))) # (!\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftRight0~44_combout ))))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\mux_2to1_inst1|salida[4]~49_combout ),
	.datac(\ALU_inst|ShiftRight0~44_combout ),
	.datad(\ALU_inst|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~45 .lut_mask = 16'hC840;
defparam \ALU_inst|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N24
cycloneive_lcell_comb \ALU_inst|ShiftRight0~46 (
// Equation(s):
// \ALU_inst|ShiftRight0~46_combout  = (!\ALU_inst|ShiftLeft0~21_combout  & ((\ALU_inst|ShiftRight1~15_combout ) # (\ALU_inst|ShiftRight0~45_combout )))

	.dataa(\ALU_inst|ShiftLeft0~21_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~15_combout ),
	.datad(\ALU_inst|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~46 .lut_mask = 16'h5550;
defparam \ALU_inst|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N0
cycloneive_lcell_comb \ALU_inst|Mux30~11 (
// Equation(s):
// \ALU_inst|Mux30~11_combout  = (\ALUcontrol_inst|Mux2~1_combout  & ((\ALU_inst|Mux30~10_combout  & (\ALU_inst|RESULTADO~62_combout )) # (!\ALU_inst|Mux30~10_combout  & ((\ALU_inst|ShiftRight0~46_combout ))))) # (!\ALUcontrol_inst|Mux2~1_combout  & 
// (((\ALU_inst|Mux30~10_combout ))))

	.dataa(\ALUcontrol_inst|Mux2~1_combout ),
	.datab(\ALU_inst|RESULTADO~62_combout ),
	.datac(\ALU_inst|Mux30~10_combout ),
	.datad(\ALU_inst|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~11 .lut_mask = 16'hDAD0;
defparam \ALU_inst|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N22
cycloneive_lcell_comb \ALU_inst|Mux30~12 (
// Equation(s):
// \ALU_inst|Mux30~12_combout  = (\ALUcontrol_inst|Mux3~2_combout  & ((\ALU_inst|Mux30~9_combout ) # ((\ALUcontrol_inst|Mux1~2_combout )))) # (!\ALUcontrol_inst|Mux3~2_combout  & (((!\ALUcontrol_inst|Mux1~2_combout  & \ALU_inst|Mux30~11_combout ))))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALU_inst|Mux30~9_combout ),
	.datac(\ALUcontrol_inst|Mux1~2_combout ),
	.datad(\ALU_inst|Mux30~11_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~12 .lut_mask = 16'hADA8;
defparam \ALU_inst|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N4
cycloneive_lcell_comb \ALU_inst|Mux30~5 (
// Equation(s):
// \ALU_inst|Mux30~5_combout  = (\ALUcontrol_inst|Mux2~1_combout  & !\ALUcontrol_inst|Mux0~1_combout )

	.dataa(gnd),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(gnd),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~5 .lut_mask = 16'h00CC;
defparam \ALU_inst|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N14
cycloneive_lcell_comb \ALU_inst|Mux30~6 (
// Equation(s):
// \ALU_inst|Mux30~6_combout  = (\ALU_inst|Mux30~5_combout  & ((\ALU_inst|ShiftLeft0~21_combout  & ((\mux_4to1_inst1|Mux0~2_combout ))) # (!\ALU_inst|ShiftLeft0~21_combout  & (\ALU_inst|ShiftRight1~15_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~21_combout ),
	.datab(\ALU_inst|Mux30~5_combout ),
	.datac(\ALU_inst|ShiftRight1~15_combout ),
	.datad(\mux_4to1_inst1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~6 .lut_mask = 16'hC840;
defparam \ALU_inst|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N2
cycloneive_lcell_comb \ALU_inst|Mux30~4 (
// Equation(s):
// \ALU_inst|Mux30~4_combout  = (!\ALUcontrol_inst|Mux0~1_combout  & (\ALUcontrol_inst|Mux2~1_combout  & (\ALU_inst|Mux30~14_combout  & \ALU_inst|ShiftRight1~9_combout )))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\ALUcontrol_inst|Mux2~1_combout ),
	.datac(\ALU_inst|Mux30~14_combout ),
	.datad(\ALU_inst|ShiftRight1~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~4 .lut_mask = 16'h4000;
defparam \ALU_inst|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N28
cycloneive_lcell_comb \ALU_inst|Mux30~8 (
// Equation(s):
// \ALU_inst|Mux30~8_combout  = (\ALU_inst|Mux30~6_combout ) # ((\ALU_inst|Mux30~4_combout ) # ((\ALU_inst|Mux30~7_combout  & \mux_2to1_inst1|salida[1]~53_combout )))

	.dataa(\ALU_inst|Mux30~7_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\ALU_inst|Mux30~6_combout ),
	.datad(\ALU_inst|Mux30~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~8 .lut_mask = 16'hFFF8;
defparam \ALU_inst|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y54_N20
cycloneive_lcell_comb \ALU_inst|Mux30~13 (
// Equation(s):
// \ALU_inst|Mux30~13_combout  = (\ALUcontrol_inst|Mux1~2_combout  & ((\ALU_inst|Mux30~12_combout  & (\ALU_inst|Mux30~15_combout )) # (!\ALU_inst|Mux30~12_combout  & ((\ALU_inst|Mux30~8_combout ))))) # (!\ALUcontrol_inst|Mux1~2_combout  & 
// (((\ALU_inst|Mux30~12_combout ))))

	.dataa(\ALU_inst|Mux30~15_combout ),
	.datab(\ALUcontrol_inst|Mux1~2_combout ),
	.datac(\ALU_inst|Mux30~12_combout ),
	.datad(\ALU_inst|Mux30~8_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux30~13 .lut_mask = 16'hBCB0;
defparam \ALU_inst|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \ddata_r[1]~input (
	.i(ddata_r[1]),
	.ibar(gnd),
	.o(\ddata_r[1]~input_o ));
// synopsys translate_off
defparam \ddata_r[1]~input .bus_hold = "false";
defparam \ddata_r[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N2
cycloneive_lcell_comb \mux_2to1_inst2|salida[1]~1 (
// Equation(s):
// \mux_2to1_inst2|salida[1]~1_combout  = (\control_inst|Decoder0~0_combout  & (\ALU_inst|Mux30~13_combout )) # (!\control_inst|Decoder0~0_combout  & ((\ddata_r[1]~input_o )))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Mux30~13_combout ),
	.datad(\ddata_r[1]~input_o ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[1]~1 .lut_mask = 16'hF5A0;
defparam \mux_2to1_inst2|salida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N9
dffeas \REGBANK_inst|mem[3][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[1]~1_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[3][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[3][1] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~35 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~35_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[2][1]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][1]~q )))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][1]~q ),
	.datad(\REGBANK_inst|mem[2][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~35 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~36 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~36_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[1]~35_combout  & (\REGBANK_inst|mem[3][1]~q )) # (!\REGBANK_inst|read_data2[1]~35_combout  & ((\REGBANK_inst|mem[1][1]~q ))))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[1]~35_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[3][1]~q ),
	.datac(\REGBANK_inst|read_data2[1]~35_combout ),
	.datad(\REGBANK_inst|mem[1][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~36 .lut_mask = 16'hDAD0;
defparam \REGBANK_inst|read_data2[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~33 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~33_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[10][1]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[8][1]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[8][1]~q ),
	.datad(\REGBANK_inst|mem[10][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~33 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~34 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~34_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[1]~33_combout  & ((\REGBANK_inst|mem[11][1]~q ))) # (!\REGBANK_inst|read_data2[1]~33_combout  & (\REGBANK_inst|mem[9][1]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[1]~33_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[9][1]~q ),
	.datac(\REGBANK_inst|mem[11][1]~q ),
	.datad(\REGBANK_inst|read_data2[1]~33_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~34 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N24
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~37 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~37_combout  = (\idata[22]~input_o  & (\idata[23]~input_o )) # (!\idata[22]~input_o  & ((\idata[23]~input_o  & ((\REGBANK_inst|read_data2[1]~34_combout ))) # (!\idata[23]~input_o  & (\REGBANK_inst|read_data2[1]~36_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[1]~36_combout ),
	.datad(\REGBANK_inst|read_data2[1]~34_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~37 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~31 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~31_combout  = (\idata[20]~input_o  & ((\idata[21]~input_o ) # ((\REGBANK_inst|mem[5][1]~q )))) # (!\idata[20]~input_o  & (!\idata[21]~input_o  & ((\REGBANK_inst|mem[4][1]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[5][1]~q ),
	.datad(\REGBANK_inst|mem[4][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~31 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~32 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~32_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[1]~31_combout  & ((\REGBANK_inst|mem[7][1]~q ))) # (!\REGBANK_inst|read_data2[1]~31_combout  & (\REGBANK_inst|mem[6][1]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[1]~31_combout ))))

	.dataa(\REGBANK_inst|mem[6][1]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[7][1]~q ),
	.datad(\REGBANK_inst|read_data2[1]~31_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~32 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~38 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~38_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[13][1]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[12][1]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[12][1]~q ),
	.datad(\REGBANK_inst|mem[13][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~38 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~39 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~39_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[1]~38_combout  & ((\REGBANK_inst|mem[15][1]~q ))) # (!\REGBANK_inst|read_data2[1]~38_combout  & (\REGBANK_inst|mem[14][1]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[1]~38_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[14][1]~q ),
	.datac(\REGBANK_inst|mem[15][1]~q ),
	.datad(\REGBANK_inst|read_data2[1]~38_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~39 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N14
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~40 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~40_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[1]~37_combout  & ((\REGBANK_inst|read_data2[1]~39_combout ))) # (!\REGBANK_inst|read_data2[1]~37_combout  & (\REGBANK_inst|read_data2[1]~32_combout )))) # 
// (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[1]~37_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[1]~37_combout ),
	.datac(\REGBANK_inst|read_data2[1]~32_combout ),
	.datad(\REGBANK_inst|read_data2[1]~39_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~40 .lut_mask = 16'hEC64;
defparam \REGBANK_inst|read_data2[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~28 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~28_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[27][1]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[19][1]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[19][1]~q ),
	.datad(\REGBANK_inst|mem[27][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~28 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~29 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~29_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[1]~28_combout  & (\REGBANK_inst|mem[31][1]~q )) # (!\REGBANK_inst|read_data2[1]~28_combout  & ((\REGBANK_inst|mem[23][1]~q ))))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[1]~28_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[31][1]~q ),
	.datac(\REGBANK_inst|mem[23][1]~q ),
	.datad(\REGBANK_inst|read_data2[1]~28_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~29 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~21 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~21_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[25][1]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][1]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][1]~q ),
	.datad(\REGBANK_inst|mem[25][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~21 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~22 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~22_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[1]~21_combout  & (\REGBANK_inst|mem[29][1]~q )) # (!\REGBANK_inst|read_data2[1]~21_combout  & ((\REGBANK_inst|mem[21][1]~q ))))) # (!\idata[22]~input_o  & 
// (\REGBANK_inst|read_data2[1]~21_combout ))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|read_data2[1]~21_combout ),
	.datac(\REGBANK_inst|mem[29][1]~q ),
	.datad(\REGBANK_inst|mem[21][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~22 .lut_mask = 16'hE6C4;
defparam \REGBANK_inst|read_data2[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~25 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~25_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[20][1]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][1]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][1]~q ),
	.datad(\REGBANK_inst|mem[20][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~25 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~26 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~26_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[1]~25_combout  & (\REGBANK_inst|mem[28][1]~q )) # (!\REGBANK_inst|read_data2[1]~25_combout  & ((\REGBANK_inst|mem[24][1]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[1]~25_combout ))))

	.dataa(\REGBANK_inst|mem[28][1]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[1]~25_combout ),
	.datad(\REGBANK_inst|mem[24][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~26 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~23 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~23_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[22][1]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & (\REGBANK_inst|mem[18][1]~q )))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[18][1]~q ),
	.datad(\REGBANK_inst|mem[22][1]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~23 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~24 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~24_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[1]~23_combout  & ((\REGBANK_inst|mem[30][1]~q ))) # (!\REGBANK_inst|read_data2[1]~23_combout  & (\REGBANK_inst|mem[26][1]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[1]~23_combout ))))

	.dataa(\REGBANK_inst|mem[26][1]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[30][1]~q ),
	.datad(\REGBANK_inst|read_data2[1]~23_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~24 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~27 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~27_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|read_data2[1]~24_combout ))) # (!\idata[21]~input_o  & (\REGBANK_inst|read_data2[1]~26_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|read_data2[1]~26_combout ),
	.datad(\REGBANK_inst|read_data2[1]~24_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~27 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~30 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~30_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[1]~27_combout  & (\REGBANK_inst|read_data2[1]~29_combout )) # (!\REGBANK_inst|read_data2[1]~27_combout  & ((\REGBANK_inst|read_data2[1]~22_combout ))))) # 
// (!\idata[20]~input_o  & (((\REGBANK_inst|read_data2[1]~27_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|read_data2[1]~29_combout ),
	.datac(\REGBANK_inst|read_data2[1]~22_combout ),
	.datad(\REGBANK_inst|read_data2[1]~27_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~30 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N28
cycloneive_lcell_comb \mux_2to1_inst1|salida[1]~52 (
// Equation(s):
// \mux_2to1_inst1|salida[1]~52_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[1]~30_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[1]~40_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[1]~40_combout ),
	.datad(\REGBANK_inst|read_data2[1]~30_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[1]~52 .lut_mask = 16'hDC10;
defparam \mux_2to1_inst1|salida[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N18
cycloneive_lcell_comb \mux_2to1_inst1|salida[1]~53 (
// Equation(s):
// \mux_2to1_inst1|salida[1]~53_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector4~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\mux_2to1_inst1|salida[1]~52_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(gnd),
	.datac(\Imm_Gen_inst|Selector4~0_combout ),
	.datad(\mux_2to1_inst1|salida[1]~52_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[1]~53 .lut_mask = 16'hF5A0;
defparam \mux_2to1_inst1|salida[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N16
cycloneive_lcell_comb \ALU_inst|ShiftRight0~39 (
// Equation(s):
// \ALU_inst|ShiftRight0~39_combout  = (\mux_2to1_inst1|salida[1]~53_combout  & ((\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux23~21_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux24~21_combout )))))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(\mux_4to1_inst1|Mux23~21_combout ),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux24~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~39 .lut_mask = 16'h8A80;
defparam \ALU_inst|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight0~40 (
// Equation(s):
// \ALU_inst|ShiftRight0~40_combout  = (\ALU_inst|ShiftRight0~39_combout ) # ((!\mux_2to1_inst1|salida[1]~53_combout  & \ALU_inst|ShiftRight1~11_combout ))

	.dataa(\mux_2to1_inst1|salida[1]~53_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftRight1~11_combout ),
	.datad(\ALU_inst|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~40 .lut_mask = 16'hFF50;
defparam \ALU_inst|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N26
cycloneive_lcell_comb \ALU_inst|ShiftRight0~66 (
// Equation(s):
// \ALU_inst|ShiftRight0~66_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~32_combout )) # (!\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~34_combout )))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight0~32_combout ),
	.datad(\ALU_inst|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~66 .lut_mask = 16'hC480;
defparam \ALU_inst|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
cycloneive_lcell_comb \ALU_inst|RESULTADO~18 (
// Equation(s):
// \ALU_inst|RESULTADO~18_combout  = (\mux_2to1_inst1|salida[5]~48_combout  & \mux_4to1_inst1|Mux26~21_combout )

	.dataa(\mux_2to1_inst1|salida[5]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_4to1_inst1|Mux26~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~18 .lut_mask = 16'hAA00;
defparam \ALU_inst|RESULTADO~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N16
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~34 (
// Equation(s):
// \ALU_inst|ShiftLeft0~34_combout  = (\mux_2to1_inst1|salida[2]~51_combout  & (!\mux_2to1_inst1|salida[1]~53_combout  & (!\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftLeft0~22_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[1]~53_combout ),
	.datac(\mux_2to1_inst1|salida[3]~50_combout ),
	.datad(\ALU_inst|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~34 .lut_mask = 16'h0200;
defparam \ALU_inst|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y58_N30
cycloneive_lcell_comb \ALU_inst|ShiftLeft0~37 (
// Equation(s):
// \ALU_inst|ShiftLeft0~37_combout  = (\ALU_inst|ShiftLeft0~34_combout ) # ((\ALU_inst|ShiftLeft0~145_combout  & \ALU_inst|ShiftLeft0~36_combout ))

	.dataa(\ALU_inst|ShiftLeft0~145_combout ),
	.datab(gnd),
	.datac(\ALU_inst|ShiftLeft0~36_combout ),
	.datad(\ALU_inst|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftLeft0~37 .lut_mask = 16'hFFA0;
defparam \ALU_inst|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N8
cycloneive_lcell_comb \ALU_inst|RESULTADO~19 (
// Equation(s):
// \ALU_inst|RESULTADO~19_combout  = (\mux_4to1_inst1|Mux26~21_combout ) # (\mux_2to1_inst1|salida[5]~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_4to1_inst1|Mux26~21_combout ),
	.datad(\mux_2to1_inst1|salida[5]~48_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~19 .lut_mask = 16'hFFF0;
defparam \ALU_inst|RESULTADO~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y56_N14
cycloneive_lcell_comb \ALU_inst|Mux26~3 (
// Equation(s):
// \ALU_inst|Mux26~3_combout  = (\ALUcontrol_inst|Mux3~2_combout  & (((\ALU_inst|RESULTADO~19_combout )) # (!\ALUcontrol_inst|Mux0~1_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALUcontrol_inst|Mux0~1_combout  & ((\ALU_inst|Add0~10_combout ))))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|RESULTADO~19_combout ),
	.datad(\ALU_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~3 .lut_mask = 16'hE6A2;
defparam \ALU_inst|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N26
cycloneive_lcell_comb \ALU_inst|Mux26~4 (
// Equation(s):
// \ALU_inst|Mux26~4_combout  = (\ALU_inst|Mux29~14_combout  & ((\ALU_inst|Mux26~3_combout  & (\ALU_inst|Equal0~7_combout )) # (!\ALU_inst|Mux26~3_combout  & ((\ALU_inst|ShiftLeft0~37_combout ))))) # (!\ALU_inst|Mux29~14_combout  & 
// (((\ALU_inst|Mux26~3_combout ))))

	.dataa(\ALU_inst|Mux29~14_combout ),
	.datab(\ALU_inst|Equal0~7_combout ),
	.datac(\ALU_inst|ShiftLeft0~37_combout ),
	.datad(\ALU_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~4 .lut_mask = 16'hDDA0;
defparam \ALU_inst|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N4
cycloneive_lcell_comb \ALU_inst|ShiftRight1~46 (
// Equation(s):
// \ALU_inst|ShiftRight1~46_combout  = (\ALU_inst|ShiftLeft0~146_combout  & (\REGBANK_inst|read_data1[31]~24_combout )) # (!\ALU_inst|ShiftLeft0~146_combout  & ((\ALU_inst|ShiftRight1~5_combout )))

	.dataa(\ALU_inst|ShiftLeft0~146_combout ),
	.datab(gnd),
	.datac(\REGBANK_inst|read_data1[31]~24_combout ),
	.datad(\ALU_inst|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~46 .lut_mask = 16'hF5A0;
defparam \ALU_inst|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight0~64 (
// Equation(s):
// \ALU_inst|ShiftRight0~64_combout  = (\ALU_inst|ShiftRight0~49_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight0~33_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight0~31_combout ))))

	.dataa(\ALU_inst|ShiftRight0~49_combout ),
	.datab(\mux_2to1_inst1|salida[2]~51_combout ),
	.datac(\ALU_inst|ShiftRight0~31_combout ),
	.datad(\ALU_inst|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~64 .lut_mask = 16'hA820;
defparam \ALU_inst|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N30
cycloneive_lcell_comb \ALU_inst|ShiftRight1~47 (
// Equation(s):
// \ALU_inst|ShiftRight1~47_combout  = (\ALU_inst|ShiftRight0~64_combout ) # ((\mux_2to1_inst1|salida[3]~50_combout  & (\ALU_inst|ShiftLeft0~12_combout  & \ALU_inst|ShiftRight1~46_combout )))

	.dataa(\mux_2to1_inst1|salida[3]~50_combout ),
	.datab(\ALU_inst|ShiftLeft0~12_combout ),
	.datac(\ALU_inst|ShiftRight1~46_combout ),
	.datad(\ALU_inst|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~47 .lut_mask = 16'hFF80;
defparam \ALU_inst|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N28
cycloneive_lcell_comb \ALU_inst|Mux26~0 (
// Equation(s):
// \ALU_inst|Mux26~0_combout  = (\ALU_inst|Mux29~9_combout  & (((\ALUcontrol_inst|Mux0~1_combout )))) # (!\ALU_inst|Mux29~9_combout  & ((\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[5]~48_combout ))) # (!\ALUcontrol_inst|Mux0~1_combout  & 
// (\ALU_inst|ShiftRight1~47_combout ))))

	.dataa(\ALU_inst|ShiftRight1~47_combout ),
	.datab(\mux_2to1_inst1|salida[5]~48_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALUcontrol_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~0 .lut_mask = 16'hFC0A;
defparam \ALU_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N6
cycloneive_lcell_comb \ALU_inst|Mux26~1 (
// Equation(s):
// \ALU_inst|Mux26~1_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux26~0_combout  & ((\ALU_inst|Add1~10_combout ))) # (!\ALU_inst|Mux26~0_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux29~9_combout  & (((\ALU_inst|Mux26~0_combout 
// ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Add1~10_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|Mux26~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~1 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N12
cycloneive_lcell_comb \ALU_inst|Mux26~2 (
// Equation(s):
// \ALU_inst|Mux26~2_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux26~1_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux26~1_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~2 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N0
cycloneive_lcell_comb \ALU_inst|Mux26~5 (
// Equation(s):
// \ALU_inst|Mux26~5_combout  = (\ALU_inst|Mux29~8_combout  & (((!\ALU_inst|Mux29~7_combout  & \ALU_inst|Mux26~2_combout )))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux26~4_combout ) # ((\ALU_inst|Mux29~7_combout ))))

	.dataa(\ALU_inst|Mux26~4_combout ),
	.datab(\ALU_inst|Mux29~8_combout ),
	.datac(\ALU_inst|Mux29~7_combout ),
	.datad(\ALU_inst|Mux26~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~5 .lut_mask = 16'h3E32;
defparam \ALU_inst|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N18
cycloneive_lcell_comb \ALU_inst|Mux26~6 (
// Equation(s):
// \ALU_inst|Mux26~6_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux26~5_combout  & (\ALU_inst|RESULTADO~18_combout )) # (!\ALU_inst|Mux26~5_combout  & ((\ALU_inst|ShiftRight0~65_combout ))))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux26~5_combout ))))

	.dataa(\ALU_inst|RESULTADO~18_combout ),
	.datab(\ALU_inst|Mux29~22_combout ),
	.datac(\ALU_inst|ShiftRight0~65_combout ),
	.datad(\ALU_inst|Mux26~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~6 .lut_mask = 16'hBBC0;
defparam \ALU_inst|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N20
cycloneive_lcell_comb \ALU_inst|Mux26~7 (
// Equation(s):
// \ALU_inst|Mux26~7_combout  = (\ALU_inst|Mux27~11_combout  & ((\ALU_inst|ShiftRight0~66_combout ) # ((!\ALU_inst|Mux27~12_combout )))) # (!\ALU_inst|Mux27~11_combout  & (((\ALU_inst|Mux27~12_combout  & \ALU_inst|Mux26~6_combout ))))

	.dataa(\ALU_inst|Mux27~11_combout ),
	.datab(\ALU_inst|ShiftRight0~66_combout ),
	.datac(\ALU_inst|Mux27~12_combout ),
	.datad(\ALU_inst|Mux26~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26~7 .lut_mask = 16'hDA8A;
defparam \ALU_inst|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y55_N14
cycloneive_lcell_comb \ALU_inst|Mux26 (
// Equation(s):
// \ALU_inst|Mux26~combout  = (\ALU_inst|Mux27~14_combout  & (((\ALU_inst|Mux26~7_combout )))) # (!\ALU_inst|Mux27~14_combout  & ((\ALU_inst|Mux26~7_combout  & ((\ALU_inst|ShiftRight0~37_combout ))) # (!\ALU_inst|Mux26~7_combout  & 
// (\ALU_inst|ShiftRight0~40_combout ))))

	.dataa(\ALU_inst|ShiftRight0~40_combout ),
	.datab(\ALU_inst|ShiftRight0~37_combout ),
	.datac(\ALU_inst|Mux27~14_combout ),
	.datad(\ALU_inst|Mux26~7_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux26~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux26 .lut_mask = 16'hFC0A;
defparam \ALU_inst|Mux26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
cycloneive_lcell_comb \mux_2to1_inst2|salida[5]~5 (
// Equation(s):
// \mux_2to1_inst2|salida[5]~5_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux26~combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[5]~input_o ))

	.dataa(gnd),
	.datab(\ddata_r[5]~input_o ),
	.datac(\control_inst|Decoder0~0_combout ),
	.datad(\ALU_inst|Mux26~combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[5]~5 .lut_mask = 16'hFC0C;
defparam \mux_2to1_inst2|salida[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N23
dffeas \REGBANK_inst|mem[14][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mux_2to1_inst2|salida[5]~5_combout ),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REGBANK_inst|mem[14][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[14][5] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~18 (
// Equation(s):
// \mux_4to1_inst1|Mux26~18_combout  = (\idata[16]~input_o  & (\idata[15]~input_o )) # (!\idata[16]~input_o  & ((\idata[15]~input_o  & ((\REGBANK_inst|mem[13][5]~q ))) # (!\idata[15]~input_o  & (\REGBANK_inst|mem[12][5]~q ))))

	.dataa(\idata[16]~input_o ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[12][5]~q ),
	.datad(\REGBANK_inst|mem[13][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~18 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~19 (
// Equation(s):
// \mux_4to1_inst1|Mux26~19_combout  = (\mux_4to1_inst1|Mux26~18_combout  & (((\REGBANK_inst|mem[15][5]~q ) # (!\idata[16]~input_o )))) # (!\mux_4to1_inst1|Mux26~18_combout  & (\REGBANK_inst|mem[14][5]~q  & ((\idata[16]~input_o ))))

	.dataa(\REGBANK_inst|mem[14][5]~q ),
	.datab(\REGBANK_inst|mem[15][5]~q ),
	.datac(\mux_4to1_inst1|Mux26~18_combout ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~19 .lut_mask = 16'hCAF0;
defparam \mux_4to1_inst1|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~11 (
// Equation(s):
// \mux_4to1_inst1|Mux26~11_combout  = (\idata[15]~input_o  & ((\idata[16]~input_o ) # ((\REGBANK_inst|mem[5][5]~q )))) # (!\idata[15]~input_o  & (!\idata[16]~input_o  & ((\REGBANK_inst|mem[4][5]~q ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[5][5]~q ),
	.datad(\REGBANK_inst|mem[4][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~11 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~12 (
// Equation(s):
// \mux_4to1_inst1|Mux26~12_combout  = (\mux_4to1_inst1|Mux26~11_combout  & ((\REGBANK_inst|mem[7][5]~q ) # ((!\idata[16]~input_o )))) # (!\mux_4to1_inst1|Mux26~11_combout  & (((\REGBANK_inst|mem[6][5]~q  & \idata[16]~input_o ))))

	.dataa(\mux_4to1_inst1|Mux26~11_combout ),
	.datab(\REGBANK_inst|mem[7][5]~q ),
	.datac(\REGBANK_inst|mem[6][5]~q ),
	.datad(\idata[16]~input_o ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~12 .lut_mask = 16'hD8AA;
defparam \mux_4to1_inst1|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~15 (
// Equation(s):
// \mux_4to1_inst1|Mux26~15_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[2][5]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[0][5]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[2][5]~q ),
	.datad(\REGBANK_inst|mem[0][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~15 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~16 (
// Equation(s):
// \mux_4to1_inst1|Mux26~16_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux26~15_combout  & ((\REGBANK_inst|mem[3][5]~q ))) # (!\mux_4to1_inst1|Mux26~15_combout  & (\REGBANK_inst|mem[1][5]~q )))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux26~15_combout ))))

	.dataa(\REGBANK_inst|mem[1][5]~q ),
	.datab(\idata[15]~input_o ),
	.datac(\REGBANK_inst|mem[3][5]~q ),
	.datad(\mux_4to1_inst1|Mux26~15_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~16 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N8
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~13 (
// Equation(s):
// \mux_4to1_inst1|Mux26~13_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & (\REGBANK_inst|mem[10][5]~q )) # (!\idata[16]~input_o  & ((\REGBANK_inst|mem[8][5]~q )))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\REGBANK_inst|mem[10][5]~q ),
	.datad(\REGBANK_inst|mem[8][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~13 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~14 (
// Equation(s):
// \mux_4to1_inst1|Mux26~14_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux26~13_combout  & (\REGBANK_inst|mem[11][5]~q )) # (!\mux_4to1_inst1|Mux26~13_combout  & ((\REGBANK_inst|mem[9][5]~q ))))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux26~13_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\REGBANK_inst|mem[11][5]~q ),
	.datac(\REGBANK_inst|mem[9][5]~q ),
	.datad(\mux_4to1_inst1|Mux26~13_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~14 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~17 (
// Equation(s):
// \mux_4to1_inst1|Mux26~17_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\mux_4to1_inst1|Mux26~14_combout )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & (\mux_4to1_inst1|Mux26~16_combout )))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\mux_4to1_inst1|Mux26~16_combout ),
	.datad(\mux_4to1_inst1|Mux26~14_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~17 .lut_mask = 16'hBA98;
defparam \mux_4to1_inst1|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~20 (
// Equation(s):
// \mux_4to1_inst1|Mux26~20_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux26~17_combout  & (\mux_4to1_inst1|Mux26~19_combout )) # (!\mux_4to1_inst1|Mux26~17_combout  & ((\mux_4to1_inst1|Mux26~12_combout ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux26~17_combout ))))

	.dataa(\mux_4to1_inst1|Mux26~19_combout ),
	.datab(\mux_4to1_inst1|Mux26~12_combout ),
	.datac(\idata[17]~input_o ),
	.datad(\mux_4to1_inst1|Mux26~17_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~20 .lut_mask = 16'hAFC0;
defparam \mux_4to1_inst1|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~0 (
// Equation(s):
// \mux_4to1_inst1|Mux26~0_combout  = (\idata[17]~input_o  & (\idata[18]~input_o )) # (!\idata[17]~input_o  & ((\idata[18]~input_o  & (\REGBANK_inst|mem[25][5]~q )) # (!\idata[18]~input_o  & ((\REGBANK_inst|mem[17][5]~q )))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[25][5]~q ),
	.datad(\REGBANK_inst|mem[17][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~0 .lut_mask = 16'hD9C8;
defparam \mux_4to1_inst1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~1 (
// Equation(s):
// \mux_4to1_inst1|Mux26~1_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux26~0_combout  & ((\REGBANK_inst|mem[29][5]~q ))) # (!\mux_4to1_inst1|Mux26~0_combout  & (\REGBANK_inst|mem[21][5]~q )))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux26~0_combout ))))

	.dataa(\REGBANK_inst|mem[21][5]~q ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[29][5]~q ),
	.datad(\mux_4to1_inst1|Mux26~0_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~1 .lut_mask = 16'hF388;
defparam \mux_4to1_inst1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~7 (
// Equation(s):
// \mux_4to1_inst1|Mux26~7_combout  = (\idata[18]~input_o  & ((\idata[17]~input_o ) # ((\REGBANK_inst|mem[27][5]~q )))) # (!\idata[18]~input_o  & (!\idata[17]~input_o  & ((\REGBANK_inst|mem[19][5]~q ))))

	.dataa(\idata[18]~input_o ),
	.datab(\idata[17]~input_o ),
	.datac(\REGBANK_inst|mem[27][5]~q ),
	.datad(\REGBANK_inst|mem[19][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~7 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~8 (
// Equation(s):
// \mux_4to1_inst1|Mux26~8_combout  = (\idata[17]~input_o  & ((\mux_4to1_inst1|Mux26~7_combout  & (\REGBANK_inst|mem[31][5]~q )) # (!\mux_4to1_inst1|Mux26~7_combout  & ((\REGBANK_inst|mem[23][5]~q ))))) # (!\idata[17]~input_o  & 
// (((\mux_4to1_inst1|Mux26~7_combout ))))

	.dataa(\idata[17]~input_o ),
	.datab(\REGBANK_inst|mem[31][5]~q ),
	.datac(\REGBANK_inst|mem[23][5]~q ),
	.datad(\mux_4to1_inst1|Mux26~7_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~8 .lut_mask = 16'hDDA0;
defparam \mux_4to1_inst1|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~4 (
// Equation(s):
// \mux_4to1_inst1|Mux26~4_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[20][5]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[16][5]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[20][5]~q ),
	.datad(\REGBANK_inst|mem[16][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~4 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~5 (
// Equation(s):
// \mux_4to1_inst1|Mux26~5_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux26~4_combout  & ((\REGBANK_inst|mem[28][5]~q ))) # (!\mux_4to1_inst1|Mux26~4_combout  & (\REGBANK_inst|mem[24][5]~q )))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux26~4_combout ))))

	.dataa(\idata[18]~input_o ),
	.datab(\REGBANK_inst|mem[24][5]~q ),
	.datac(\REGBANK_inst|mem[28][5]~q ),
	.datad(\mux_4to1_inst1|Mux26~4_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~5 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~2 (
// Equation(s):
// \mux_4to1_inst1|Mux26~2_combout  = (\idata[17]~input_o  & ((\idata[18]~input_o ) # ((\REGBANK_inst|mem[22][5]~q )))) # (!\idata[17]~input_o  & (!\idata[18]~input_o  & ((\REGBANK_inst|mem[18][5]~q ))))

	.dataa(\idata[17]~input_o ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[22][5]~q ),
	.datad(\REGBANK_inst|mem[18][5]~q ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~2 .lut_mask = 16'hB9A8;
defparam \mux_4to1_inst1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~3 (
// Equation(s):
// \mux_4to1_inst1|Mux26~3_combout  = (\idata[18]~input_o  & ((\mux_4to1_inst1|Mux26~2_combout  & (\REGBANK_inst|mem[30][5]~q )) # (!\mux_4to1_inst1|Mux26~2_combout  & ((\REGBANK_inst|mem[26][5]~q ))))) # (!\idata[18]~input_o  & 
// (((\mux_4to1_inst1|Mux26~2_combout ))))

	.dataa(\REGBANK_inst|mem[30][5]~q ),
	.datab(\idata[18]~input_o ),
	.datac(\REGBANK_inst|mem[26][5]~q ),
	.datad(\mux_4to1_inst1|Mux26~2_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~3 .lut_mask = 16'hBBC0;
defparam \mux_4to1_inst1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~6 (
// Equation(s):
// \mux_4to1_inst1|Mux26~6_combout  = (\idata[15]~input_o  & (\idata[16]~input_o )) # (!\idata[15]~input_o  & ((\idata[16]~input_o  & ((\mux_4to1_inst1|Mux26~3_combout ))) # (!\idata[16]~input_o  & (\mux_4to1_inst1|Mux26~5_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\idata[16]~input_o ),
	.datac(\mux_4to1_inst1|Mux26~5_combout ),
	.datad(\mux_4to1_inst1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~6 .lut_mask = 16'hDC98;
defparam \mux_4to1_inst1|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~9 (
// Equation(s):
// \mux_4to1_inst1|Mux26~9_combout  = (\idata[15]~input_o  & ((\mux_4to1_inst1|Mux26~6_combout  & ((\mux_4to1_inst1|Mux26~8_combout ))) # (!\mux_4to1_inst1|Mux26~6_combout  & (\mux_4to1_inst1|Mux26~1_combout )))) # (!\idata[15]~input_o  & 
// (((\mux_4to1_inst1|Mux26~6_combout ))))

	.dataa(\idata[15]~input_o ),
	.datab(\mux_4to1_inst1|Mux26~1_combout ),
	.datac(\mux_4to1_inst1|Mux26~8_combout ),
	.datad(\mux_4to1_inst1|Mux26~6_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~9 .lut_mask = 16'hF588;
defparam \mux_4to1_inst1|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~10 (
// Equation(s):
// \mux_4to1_inst1|Mux26~10_combout  = (\control_inst|WideOr3~4_combout  & (\idata[19]~input_o  & ((\mux_4to1_inst1|Mux26~9_combout )))) # (!\control_inst|WideOr3~4_combout  & (((\PC_inst|PC_reg [5]))))

	.dataa(\control_inst|WideOr3~4_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\PC_inst|PC_reg [5]),
	.datad(\mux_4to1_inst1|Mux26~9_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~10 .lut_mask = 16'hD850;
defparam \mux_4to1_inst1|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
cycloneive_lcell_comb \mux_4to1_inst1|Mux26~21 (
// Equation(s):
// \mux_4to1_inst1|Mux26~21_combout  = (\mux_4to1_inst1|Mux26~10_combout ) # ((\ALU_inst|ShiftLeft0~12_combout  & (!\idata[19]~input_o  & \mux_4to1_inst1|Mux26~20_combout )))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\idata[19]~input_o ),
	.datac(\mux_4to1_inst1|Mux26~20_combout ),
	.datad(\mux_4to1_inst1|Mux26~10_combout ),
	.cin(gnd),
	.combout(\mux_4to1_inst1|Mux26~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_4to1_inst1|Mux26~21 .lut_mask = 16'hFF20;
defparam \mux_4to1_inst1|Mux26~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y54_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight1~1 (
// Equation(s):
// \ALU_inst|ShiftRight1~1_combout  = (\mux_2to1_inst1|salida[0]~54_combout  & (\mux_4to1_inst1|Mux26~21_combout )) # (!\mux_2to1_inst1|salida[0]~54_combout  & ((\mux_4to1_inst1|Mux27~21_combout )))

	.dataa(\mux_4to1_inst1|Mux26~21_combout ),
	.datab(gnd),
	.datac(\mux_2to1_inst1|salida[0]~54_combout ),
	.datad(\mux_4to1_inst1|Mux27~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight1~1 .lut_mask = 16'hAFA0;
defparam \ALU_inst|ShiftRight1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N8
cycloneive_lcell_comb \ALU_inst|ShiftRight0~48 (
// Equation(s):
// \ALU_inst|ShiftRight0~48_combout  = (\ALU_inst|ShiftLeft0~12_combout  & ((\mux_2to1_inst1|salida[2]~51_combout  & ((\ALU_inst|ShiftRight1~20_combout ))) # (!\mux_2to1_inst1|salida[2]~51_combout  & (\ALU_inst|ShiftRight1~23_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~12_combout ),
	.datab(\ALU_inst|ShiftRight1~23_combout ),
	.datac(\mux_2to1_inst1|salida[2]~51_combout ),
	.datad(\ALU_inst|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~48 .lut_mask = 16'hA808;
defparam \ALU_inst|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N8
cycloneive_lcell_comb \ALU_inst|Mux29~5 (
// Equation(s):
// \ALU_inst|Mux29~5_combout  = (\ALU_inst|Mux29~4_combout  & (((!\ALU_inst|ShiftLeft0~145_combout )))) # (!\ALU_inst|Mux29~4_combout  & ((\ALU_inst|ShiftLeft0~145_combout  & (\ALU_inst|ShiftRight1~0_combout )) # (!\ALU_inst|ShiftLeft0~145_combout  & 
// ((\ALU_inst|ShiftRight1~18_combout )))))

	.dataa(\ALU_inst|Mux29~4_combout ),
	.datab(\ALU_inst|ShiftRight1~0_combout ),
	.datac(\ALU_inst|ShiftLeft0~145_combout ),
	.datad(\ALU_inst|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~5 .lut_mask = 16'h4F4A;
defparam \ALU_inst|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N14
cycloneive_lcell_comb \ALU_inst|Mux29~6 (
// Equation(s):
// \ALU_inst|Mux29~6_combout  = (\ALU_inst|Mux29~4_combout  & ((\ALU_inst|Mux29~5_combout  & ((\ALU_inst|ShiftRight0~48_combout ))) # (!\ALU_inst|Mux29~5_combout  & (\ALU_inst|ShiftRight1~1_combout )))) # (!\ALU_inst|Mux29~4_combout  & 
// (((\ALU_inst|Mux29~5_combout ))))

	.dataa(\ALU_inst|ShiftRight1~1_combout ),
	.datab(\ALU_inst|Mux29~4_combout ),
	.datac(\ALU_inst|ShiftRight0~48_combout ),
	.datad(\ALU_inst|Mux29~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~6 .lut_mask = 16'hF388;
defparam \ALU_inst|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N24
cycloneive_lcell_comb \ALU_inst|RESULTADO~63 (
// Equation(s):
// \ALU_inst|RESULTADO~63_combout  = (\mux_4to1_inst1|Mux29~21_combout  & ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector3~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[2]~62_combout )))))

	.dataa(\Imm_Gen_inst|Selector3~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\mux_4to1_inst1|Mux29~21_combout ),
	.datad(\REGBANK_inst|read_data2[2]~62_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~63_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~63 .lut_mask = 16'hB080;
defparam \ALU_inst|RESULTADO~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N10
cycloneive_lcell_comb \ALU_inst|RESULTADO~64 (
// Equation(s):
// \ALU_inst|RESULTADO~64_combout  = (\mux_4to1_inst1|Mux29~21_combout ) # ((\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector3~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[2]~62_combout ))))

	.dataa(\Imm_Gen_inst|Selector3~0_combout ),
	.datab(\control_inst|WideOr1~3_combout ),
	.datac(\REGBANK_inst|read_data2[2]~62_combout ),
	.datad(\mux_4to1_inst1|Mux29~21_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~64 .lut_mask = 16'hFFB8;
defparam \ALU_inst|RESULTADO~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N24
cycloneive_lcell_comb \ALU_inst|Mux29~15 (
// Equation(s):
// \ALU_inst|Mux29~15_combout  = (\ALUcontrol_inst|Mux3~2_combout  & (((\ALU_inst|RESULTADO~64_combout )) # (!\ALUcontrol_inst|Mux0~1_combout ))) # (!\ALUcontrol_inst|Mux3~2_combout  & (\ALUcontrol_inst|Mux0~1_combout  & (\ALU_inst|Add0~4_combout )))

	.dataa(\ALUcontrol_inst|Mux3~2_combout ),
	.datab(\ALUcontrol_inst|Mux0~1_combout ),
	.datac(\ALU_inst|Add0~4_combout ),
	.datad(\ALU_inst|RESULTADO~64_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~15 .lut_mask = 16'hEA62;
defparam \ALU_inst|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y58_N30
cycloneive_lcell_comb \ALU_inst|Mux29~16 (
// Equation(s):
// \ALU_inst|Mux29~16_combout  = (\ALU_inst|Mux29~15_combout  & ((\ALU_inst|Equal0~44_combout ) # ((!\ALU_inst|Mux29~14_combout )))) # (!\ALU_inst|Mux29~15_combout  & (((\ALU_inst|ShiftLeft0~26_combout  & \ALU_inst|Mux29~14_combout ))))

	.dataa(\ALU_inst|Equal0~44_combout ),
	.datab(\ALU_inst|Mux29~15_combout ),
	.datac(\ALU_inst|ShiftLeft0~26_combout ),
	.datad(\ALU_inst|Mux29~14_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~16 .lut_mask = 16'hB8CC;
defparam \ALU_inst|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N28
cycloneive_lcell_comb \ALU_inst|Mux29~10 (
// Equation(s):
// \ALU_inst|Mux29~10_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[2]~51_combout ) # ((\ALU_inst|Mux29~9_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((\ALU_inst|ShiftRight1~33_combout  & !\ALU_inst|Mux29~9_combout ))))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\ALU_inst|ShiftRight1~33_combout ),
	.datac(\ALUcontrol_inst|Mux0~1_combout ),
	.datad(\ALU_inst|Mux29~9_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~10 .lut_mask = 16'hF0AC;
defparam \ALU_inst|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N24
cycloneive_lcell_comb \ALU_inst|Mux29~11 (
// Equation(s):
// \ALU_inst|Mux29~11_combout  = (\ALU_inst|Mux29~9_combout  & ((\ALU_inst|Mux29~10_combout  & ((\ALU_inst|Add1~4_combout ))) # (!\ALU_inst|Mux29~10_combout  & (\mux_4to1_inst1|Mux0~2_combout )))) # (!\ALU_inst|Mux29~9_combout  & 
// (((\ALU_inst|Mux29~10_combout ))))

	.dataa(\mux_4to1_inst1|Mux0~2_combout ),
	.datab(\ALU_inst|Add1~4_combout ),
	.datac(\ALU_inst|Mux29~9_combout ),
	.datad(\ALU_inst|Mux29~10_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~11 .lut_mask = 16'hCFA0;
defparam \ALU_inst|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N18
cycloneive_lcell_comb \ALU_inst|Mux29~13 (
// Equation(s):
// \ALU_inst|Mux29~13_combout  = (\ALU_inst|Mux29~12_combout  & \ALU_inst|Mux29~11_combout )

	.dataa(gnd),
	.datab(\ALU_inst|Mux29~12_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux29~11_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~13 .lut_mask = 16'hCC00;
defparam \ALU_inst|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N20
cycloneive_lcell_comb \ALU_inst|Mux29~17 (
// Equation(s):
// \ALU_inst|Mux29~17_combout  = (\ALU_inst|Mux29~8_combout  & (!\ALU_inst|Mux29~7_combout  & ((\ALU_inst|Mux29~13_combout )))) # (!\ALU_inst|Mux29~8_combout  & ((\ALU_inst|Mux29~7_combout ) # ((\ALU_inst|Mux29~16_combout ))))

	.dataa(\ALU_inst|Mux29~8_combout ),
	.datab(\ALU_inst|Mux29~7_combout ),
	.datac(\ALU_inst|Mux29~16_combout ),
	.datad(\ALU_inst|Mux29~13_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~17 .lut_mask = 16'h7654;
defparam \ALU_inst|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N30
cycloneive_lcell_comb \ALU_inst|Mux29~18 (
// Equation(s):
// \ALU_inst|Mux29~18_combout  = (\ALU_inst|Mux29~22_combout  & ((\ALU_inst|Mux29~17_combout  & (\ALU_inst|RESULTADO~63_combout )) # (!\ALU_inst|Mux29~17_combout  & ((\ALU_inst|ShiftRight0~53_combout ))))) # (!\ALU_inst|Mux29~22_combout  & 
// (((\ALU_inst|Mux29~17_combout ))))

	.dataa(\ALU_inst|Mux29~22_combout ),
	.datab(\ALU_inst|RESULTADO~63_combout ),
	.datac(\ALU_inst|ShiftRight0~53_combout ),
	.datad(\ALU_inst|Mux29~17_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~18 .lut_mask = 16'hDDA0;
defparam \ALU_inst|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N4
cycloneive_lcell_comb \ALU_inst|Mux29~21 (
// Equation(s):
// \ALU_inst|Mux29~21_combout  = (\ALU_inst|Mux29~6_combout  & ((\ALU_inst|Mux29~20_combout ) # ((\ALU_inst|Mux29~18_combout  & \ALU_inst|Mux17~12_combout )))) # (!\ALU_inst|Mux29~6_combout  & (((\ALU_inst|Mux29~18_combout  & \ALU_inst|Mux17~12_combout ))))

	.dataa(\ALU_inst|Mux29~6_combout ),
	.datab(\ALU_inst|Mux29~20_combout ),
	.datac(\ALU_inst|Mux29~18_combout ),
	.datad(\ALU_inst|Mux17~12_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux29~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux29~21 .lut_mask = 16'hF888;
defparam \ALU_inst|Mux29~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N0
cycloneive_lcell_comb \mux_2to1_inst2|salida[2]~2 (
// Equation(s):
// \mux_2to1_inst2|salida[2]~2_combout  = (\control_inst|Decoder0~0_combout  & ((\ALU_inst|Mux29~21_combout ))) # (!\control_inst|Decoder0~0_combout  & (\ddata_r[2]~input_o ))

	.dataa(\control_inst|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\ddata_r[2]~input_o ),
	.datad(\ALU_inst|Mux29~21_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst2|salida[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst2|salida[2]~2 .lut_mask = 16'hFA50;
defparam \mux_2to1_inst2|salida[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N28
cycloneive_lcell_comb \REGBANK_inst|mem[13][2]~feeder (
// Equation(s):
// \REGBANK_inst|mem[13][2]~feeder_combout  = \mux_2to1_inst2|salida[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_2to1_inst2|salida[2]~2_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|mem[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|mem[13][2]~feeder .lut_mask = 16'hFF00;
defparam \REGBANK_inst|mem[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N29
dffeas \REGBANK_inst|mem[13][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\REGBANK_inst|mem[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REGBANK_inst|mem[13][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REGBANK_inst|mem[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REGBANK_inst|mem[13][2] .is_wysiwyg = "true";
defparam \REGBANK_inst|mem[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~59 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~59_combout  = (\idata[21]~input_o  & ((\idata[20]~input_o ) # ((\REGBANK_inst|mem[14][2]~q )))) # (!\idata[21]~input_o  & (!\idata[20]~input_o  & ((\REGBANK_inst|mem[12][2]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[14][2]~q ),
	.datad(\REGBANK_inst|mem[12][2]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~59 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~60 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~60_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|read_data2[2]~59_combout  & ((\REGBANK_inst|mem[15][2]~q ))) # (!\REGBANK_inst|read_data2[2]~59_combout  & (\REGBANK_inst|mem[13][2]~q )))) # (!\idata[20]~input_o  & 
// (((\REGBANK_inst|read_data2[2]~59_combout ))))

	.dataa(\idata[20]~input_o ),
	.datab(\REGBANK_inst|mem[13][2]~q ),
	.datac(\REGBANK_inst|mem[15][2]~q ),
	.datad(\REGBANK_inst|read_data2[2]~59_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~60 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N28
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~56 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~56_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|mem[1][2]~q ))) # (!\idata[20]~input_o  & (\REGBANK_inst|mem[0][2]~q ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[0][2]~q ),
	.datad(\REGBANK_inst|mem[1][2]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~56 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~57 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~57_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[2]~56_combout  & ((\REGBANK_inst|mem[3][2]~q ))) # (!\REGBANK_inst|read_data2[2]~56_combout  & (\REGBANK_inst|mem[2][2]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[2]~56_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|mem[2][2]~q ),
	.datac(\REGBANK_inst|mem[3][2]~q ),
	.datad(\REGBANK_inst|read_data2[2]~56_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~57 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~54 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~54_combout  = (\idata[20]~input_o  & (\idata[21]~input_o )) # (!\idata[20]~input_o  & ((\idata[21]~input_o  & ((\REGBANK_inst|mem[6][2]~q ))) # (!\idata[21]~input_o  & (\REGBANK_inst|mem[4][2]~q ))))

	.dataa(\idata[20]~input_o ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[4][2]~q ),
	.datad(\REGBANK_inst|mem[6][2]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~54 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~55 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~55_combout  = (\REGBANK_inst|read_data2[2]~54_combout  & (((\REGBANK_inst|mem[7][2]~q )) # (!\idata[20]~input_o ))) # (!\REGBANK_inst|read_data2[2]~54_combout  & (\idata[20]~input_o  & ((\REGBANK_inst|mem[5][2]~q ))))

	.dataa(\REGBANK_inst|read_data2[2]~54_combout ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[7][2]~q ),
	.datad(\REGBANK_inst|mem[5][2]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~55 .lut_mask = 16'hE6A2;
defparam \REGBANK_inst|read_data2[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N4
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~58 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~58_combout  = (\idata[22]~input_o  & (((\idata[23]~input_o ) # (\REGBANK_inst|read_data2[2]~55_combout )))) # (!\idata[22]~input_o  & (\REGBANK_inst|read_data2[2]~57_combout  & (!\idata[23]~input_o )))

	.dataa(\REGBANK_inst|read_data2[2]~57_combout ),
	.datab(\idata[22]~input_o ),
	.datac(\idata[23]~input_o ),
	.datad(\REGBANK_inst|read_data2[2]~55_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~58 .lut_mask = 16'hCEC2;
defparam \REGBANK_inst|read_data2[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N0
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~52 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~52_combout  = (\idata[20]~input_o  & ((\REGBANK_inst|mem[9][2]~q ) # ((\idata[21]~input_o )))) # (!\idata[20]~input_o  & (((\REGBANK_inst|mem[8][2]~q  & !\idata[21]~input_o ))))

	.dataa(\REGBANK_inst|mem[9][2]~q ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|mem[8][2]~q ),
	.datad(\idata[21]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~52 .lut_mask = 16'hCCB8;
defparam \REGBANK_inst|read_data2[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~53 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~53_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[2]~52_combout  & ((\REGBANK_inst|mem[11][2]~q ))) # (!\REGBANK_inst|read_data2[2]~52_combout  & (\REGBANK_inst|mem[10][2]~q )))) # (!\idata[21]~input_o  & 
// (((\REGBANK_inst|read_data2[2]~52_combout ))))

	.dataa(\REGBANK_inst|mem[10][2]~q ),
	.datab(\idata[21]~input_o ),
	.datac(\REGBANK_inst|mem[11][2]~q ),
	.datad(\REGBANK_inst|read_data2[2]~52_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~53 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N30
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~61 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~61_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[2]~58_combout  & (\REGBANK_inst|read_data2[2]~60_combout )) # (!\REGBANK_inst|read_data2[2]~58_combout  & ((\REGBANK_inst|read_data2[2]~53_combout ))))) # 
// (!\idata[23]~input_o  & (((\REGBANK_inst|read_data2[2]~58_combout ))))

	.dataa(\REGBANK_inst|read_data2[2]~60_combout ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|read_data2[2]~58_combout ),
	.datad(\REGBANK_inst|read_data2[2]~53_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~61 .lut_mask = 16'hBCB0;
defparam \REGBANK_inst|read_data2[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~42 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~42_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|mem[26][2]~q ) # ((\idata[22]~input_o )))) # (!\idata[23]~input_o  & (((\REGBANK_inst|mem[18][2]~q  & !\idata[22]~input_o ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[26][2]~q ),
	.datac(\REGBANK_inst|mem[18][2]~q ),
	.datad(\idata[22]~input_o ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~42 .lut_mask = 16'hAAD8;
defparam \REGBANK_inst|read_data2[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~43 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~43_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[2]~42_combout  & ((\REGBANK_inst|mem[30][2]~q ))) # (!\REGBANK_inst|read_data2[2]~42_combout  & (\REGBANK_inst|mem[22][2]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[2]~42_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[22][2]~q ),
	.datac(\REGBANK_inst|mem[30][2]~q ),
	.datad(\REGBANK_inst|read_data2[2]~42_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~43 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N6
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~49 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~49_combout  = (\idata[22]~input_o  & ((\idata[23]~input_o ) # ((\REGBANK_inst|mem[23][2]~q )))) # (!\idata[22]~input_o  & (!\idata[23]~input_o  & ((\REGBANK_inst|mem[19][2]~q ))))

	.dataa(\idata[22]~input_o ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[23][2]~q ),
	.datad(\REGBANK_inst|mem[19][2]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~49 .lut_mask = 16'hB9A8;
defparam \REGBANK_inst|read_data2[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~50 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~50_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[2]~49_combout  & (\REGBANK_inst|mem[31][2]~q )) # (!\REGBANK_inst|read_data2[2]~49_combout  & ((\REGBANK_inst|mem[27][2]~q ))))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[2]~49_combout ))))

	.dataa(\idata[23]~input_o ),
	.datab(\REGBANK_inst|mem[31][2]~q ),
	.datac(\REGBANK_inst|mem[27][2]~q ),
	.datad(\REGBANK_inst|read_data2[2]~49_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~50 .lut_mask = 16'hDDA0;
defparam \REGBANK_inst|read_data2[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~46 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~46_combout  = (\idata[23]~input_o  & ((\idata[22]~input_o ) # ((\REGBANK_inst|mem[24][2]~q )))) # (!\idata[23]~input_o  & (!\idata[22]~input_o  & (\REGBANK_inst|mem[16][2]~q )))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[16][2]~q ),
	.datad(\REGBANK_inst|mem[24][2]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~46 .lut_mask = 16'hBA98;
defparam \REGBANK_inst|read_data2[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~47 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~47_combout  = (\idata[22]~input_o  & ((\REGBANK_inst|read_data2[2]~46_combout  & ((\REGBANK_inst|mem[28][2]~q ))) # (!\REGBANK_inst|read_data2[2]~46_combout  & (\REGBANK_inst|mem[20][2]~q )))) # (!\idata[22]~input_o  & 
// (((\REGBANK_inst|read_data2[2]~46_combout ))))

	.dataa(\idata[22]~input_o ),
	.datab(\REGBANK_inst|mem[20][2]~q ),
	.datac(\REGBANK_inst|mem[28][2]~q ),
	.datad(\REGBANK_inst|read_data2[2]~46_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~47 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~44 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~44_combout  = (\idata[23]~input_o  & (\idata[22]~input_o )) # (!\idata[23]~input_o  & ((\idata[22]~input_o  & ((\REGBANK_inst|mem[21][2]~q ))) # (!\idata[22]~input_o  & (\REGBANK_inst|mem[17][2]~q ))))

	.dataa(\idata[23]~input_o ),
	.datab(\idata[22]~input_o ),
	.datac(\REGBANK_inst|mem[17][2]~q ),
	.datad(\REGBANK_inst|mem[21][2]~q ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~44 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N22
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~45 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~45_combout  = (\idata[23]~input_o  & ((\REGBANK_inst|read_data2[2]~44_combout  & ((\REGBANK_inst|mem[29][2]~q ))) # (!\REGBANK_inst|read_data2[2]~44_combout  & (\REGBANK_inst|mem[25][2]~q )))) # (!\idata[23]~input_o  & 
// (((\REGBANK_inst|read_data2[2]~44_combout ))))

	.dataa(\REGBANK_inst|mem[25][2]~q ),
	.datab(\idata[23]~input_o ),
	.datac(\REGBANK_inst|mem[29][2]~q ),
	.datad(\REGBANK_inst|read_data2[2]~44_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~45 .lut_mask = 16'hF388;
defparam \REGBANK_inst|read_data2[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N12
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~48 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~48_combout  = (\idata[21]~input_o  & (\idata[20]~input_o )) # (!\idata[21]~input_o  & ((\idata[20]~input_o  & ((\REGBANK_inst|read_data2[2]~45_combout ))) # (!\idata[20]~input_o  & (\REGBANK_inst|read_data2[2]~47_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\idata[20]~input_o ),
	.datac(\REGBANK_inst|read_data2[2]~47_combout ),
	.datad(\REGBANK_inst|read_data2[2]~45_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~48 .lut_mask = 16'hDC98;
defparam \REGBANK_inst|read_data2[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N18
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~51 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~51_combout  = (\idata[21]~input_o  & ((\REGBANK_inst|read_data2[2]~48_combout  & ((\REGBANK_inst|read_data2[2]~50_combout ))) # (!\REGBANK_inst|read_data2[2]~48_combout  & (\REGBANK_inst|read_data2[2]~43_combout )))) # 
// (!\idata[21]~input_o  & (((\REGBANK_inst|read_data2[2]~48_combout ))))

	.dataa(\idata[21]~input_o ),
	.datab(\REGBANK_inst|read_data2[2]~43_combout ),
	.datac(\REGBANK_inst|read_data2[2]~50_combout ),
	.datad(\REGBANK_inst|read_data2[2]~48_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~51 .lut_mask = 16'hF588;
defparam \REGBANK_inst|read_data2[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N20
cycloneive_lcell_comb \REGBANK_inst|read_data2[2]~62 (
// Equation(s):
// \REGBANK_inst|read_data2[2]~62_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[2]~51_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[2]~61_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[2]~61_combout ),
	.datad(\REGBANK_inst|read_data2[2]~51_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[2]~62 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N14
cycloneive_lcell_comb \mux_2to1_inst1|salida[2]~51 (
// Equation(s):
// \mux_2to1_inst1|salida[2]~51_combout  = (\control_inst|WideOr1~3_combout  & (\Imm_Gen_inst|Selector3~0_combout )) # (!\control_inst|WideOr1~3_combout  & ((\REGBANK_inst|read_data2[2]~62_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\Imm_Gen_inst|Selector3~0_combout ),
	.datac(gnd),
	.datad(\REGBANK_inst|read_data2[2]~62_combout ),
	.cin(gnd),
	.combout(\mux_2to1_inst1|salida[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux_2to1_inst1|salida[2]~51 .lut_mask = 16'hDD88;
defparam \mux_2to1_inst1|salida[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y56_N2
cycloneive_lcell_comb \ALU_inst|ShiftRight0~65 (
// Equation(s):
// \ALU_inst|ShiftRight0~65_combout  = (\ALU_inst|ShiftRight0~64_combout ) # ((!\mux_2to1_inst1|salida[2]~51_combout  & (\mux_2to1_inst1|salida[3]~50_combout  & \ALU_inst|ShiftRight0~42_combout )))

	.dataa(\mux_2to1_inst1|salida[2]~51_combout ),
	.datab(\mux_2to1_inst1|salida[3]~50_combout ),
	.datac(\ALU_inst|ShiftRight0~42_combout ),
	.datad(\ALU_inst|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\ALU_inst|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|ShiftRight0~65 .lut_mask = 16'hFF40;
defparam \ALU_inst|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N20
cycloneive_lcell_comb \ALU_inst|RESULTADO~45 (
// Equation(s):
// \ALU_inst|RESULTADO~45_combout  = (\mux_2to1_inst1|salida[31]~40_combout ) # ((\mux_4to1_inst1|Mux10~0_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[21]~461_combout )))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\REGBANK_inst|read_data2[21]~461_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\mux_4to1_inst1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~45_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~45 .lut_mask = 16'hFFF4;
defparam \ALU_inst|RESULTADO~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N14
cycloneive_lcell_comb \ALU_inst|Mux10~0 (
// Equation(s):
// \ALU_inst|Mux10~0_combout  = (\ALU_inst|Mux3~6_combout  & ((\ALU_inst|Equal0~29_combout ) # ((!\ALU_inst|Mux3~5_combout )))) # (!\ALU_inst|Mux3~6_combout  & (((\ALU_inst|ShiftLeft0~37_combout  & \ALU_inst|Mux3~5_combout ))))

	.dataa(\ALU_inst|Equal0~29_combout ),
	.datab(\ALU_inst|ShiftLeft0~37_combout ),
	.datac(\ALU_inst|Mux3~6_combout ),
	.datad(\ALU_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~0 .lut_mask = 16'hACF0;
defparam \ALU_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N22
cycloneive_lcell_comb \ALU_inst|Mux10~1 (
// Equation(s):
// \ALU_inst|Mux10~1_combout  = (\ALU_inst|Mux3~4_combout  & (((\ALU_inst|Mux10~0_combout )))) # (!\ALU_inst|Mux3~4_combout  & ((\ALU_inst|Mux10~0_combout  & ((\ALU_inst|ShiftLeft0~74_combout ))) # (!\ALU_inst|Mux10~0_combout  & 
// (\ALU_inst|ShiftLeft0~108_combout ))))

	.dataa(\ALU_inst|ShiftLeft0~108_combout ),
	.datab(\ALU_inst|ShiftLeft0~74_combout ),
	.datac(\ALU_inst|Mux3~4_combout ),
	.datad(\ALU_inst|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~1 .lut_mask = 16'hFC0A;
defparam \ALU_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y59_N18
cycloneive_lcell_comb \ALU_inst|RESULTADO~46 (
// Equation(s):
// \ALU_inst|RESULTADO~46_combout  = (\mux_4to1_inst1|Mux10~0_combout  & ((\mux_2to1_inst1|salida[31]~40_combout ) # ((!\control_inst|WideOr1~3_combout  & \REGBANK_inst|read_data2[21]~461_combout ))))

	.dataa(\control_inst|WideOr1~3_combout ),
	.datab(\REGBANK_inst|read_data2[21]~461_combout ),
	.datac(\mux_2to1_inst1|salida[31]~40_combout ),
	.datad(\mux_4to1_inst1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ALU_inst|RESULTADO~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|RESULTADO~46 .lut_mask = 16'hF400;
defparam \ALU_inst|RESULTADO~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N4
cycloneive_lcell_comb \ALU_inst|Mux10~2 (
// Equation(s):
// \ALU_inst|Mux10~2_combout  = (\ALU_inst|Mux3~8_combout  & ((\ALU_inst|Mux3~17_combout  & ((\ALU_inst|RESULTADO~46_combout ))) # (!\ALU_inst|Mux3~17_combout  & (\ALU_inst|Mux10~1_combout )))) # (!\ALU_inst|Mux3~8_combout  & (!\ALU_inst|Mux3~17_combout ))

	.dataa(\ALU_inst|Mux3~8_combout ),
	.datab(\ALU_inst|Mux3~17_combout ),
	.datac(\ALU_inst|Mux10~1_combout ),
	.datad(\ALU_inst|RESULTADO~46_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~2 .lut_mask = 16'hB931;
defparam \ALU_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N26
cycloneive_lcell_comb \ALU_inst|Mux10~3 (
// Equation(s):
// \ALU_inst|Mux10~3_combout  = (\ALU_inst|Mux3~3_combout  & ((\ALU_inst|Mux10~2_combout  & ((\ALU_inst|Add0~42_combout ))) # (!\ALU_inst|Mux10~2_combout  & (\ALU_inst|RESULTADO~45_combout )))) # (!\ALU_inst|Mux3~3_combout  & (((\ALU_inst|Mux10~2_combout 
// ))))

	.dataa(\ALU_inst|Mux3~3_combout ),
	.datab(\ALU_inst|RESULTADO~45_combout ),
	.datac(\ALU_inst|Mux10~2_combout ),
	.datad(\ALU_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~3 .lut_mask = 16'hF858;
defparam \ALU_inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N24
cycloneive_lcell_comb \ALU_inst|Mux10~4 (
// Equation(s):
// \ALU_inst|Mux10~4_combout  = (\ALUcontrol_inst|Mux0~1_combout  & ((\mux_2to1_inst1|salida[21]~65_combout ) # ((\ALU_inst|Mux3~2_combout )))) # (!\ALUcontrol_inst|Mux0~1_combout  & (((\ALU_inst|ShiftRight1~47_combout  & !\ALU_inst|Mux3~2_combout ))))

	.dataa(\ALUcontrol_inst|Mux0~1_combout ),
	.datab(\mux_2to1_inst1|salida[21]~65_combout ),
	.datac(\ALU_inst|ShiftRight1~47_combout ),
	.datad(\ALU_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~4 .lut_mask = 16'hAAD8;
defparam \ALU_inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y56_N18
cycloneive_lcell_comb \ALU_inst|Mux10~5 (
// Equation(s):
// \ALU_inst|Mux10~5_combout  = (\ALU_inst|Mux3~2_combout  & ((\ALU_inst|Mux10~4_combout  & (\ALU_inst|Add1~42_combout )) # (!\ALU_inst|Mux10~4_combout  & ((\mux_4to1_inst1|Mux0~2_combout ))))) # (!\ALU_inst|Mux3~2_combout  & (((\ALU_inst|Mux10~4_combout 
// ))))

	.dataa(\ALU_inst|Add1~42_combout ),
	.datab(\ALU_inst|Mux3~2_combout ),
	.datac(\mux_4to1_inst1|Mux0~2_combout ),
	.datad(\ALU_inst|Mux10~4_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~5 .lut_mask = 16'hBBC0;
defparam \ALU_inst|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N16
cycloneive_lcell_comb \ALU_inst|Mux10~6 (
// Equation(s):
// \ALU_inst|Mux10~6_combout  = (\ALU_inst|Mux14~6_combout  & ((\ALU_inst|Mux10~3_combout ) # ((\ALU_inst|Mux1~0_combout  & \ALU_inst|Mux10~5_combout )))) # (!\ALU_inst|Mux14~6_combout  & (\ALU_inst|Mux1~0_combout  & ((\ALU_inst|Mux10~5_combout ))))

	.dataa(\ALU_inst|Mux14~6_combout ),
	.datab(\ALU_inst|Mux1~0_combout ),
	.datac(\ALU_inst|Mux10~3_combout ),
	.datad(\ALU_inst|Mux10~5_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~6 .lut_mask = 16'hECA0;
defparam \ALU_inst|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N6
cycloneive_lcell_comb \ALU_inst|Mux10~7 (
// Equation(s):
// \ALU_inst|Mux10~7_combout  = (\ALU_inst|Mux10~6_combout ) # ((\ALU_inst|ShiftRight0~65_combout  & \ALU_inst|Mux13~0_combout ))

	.dataa(\ALU_inst|ShiftRight0~65_combout ),
	.datab(\ALU_inst|Mux13~0_combout ),
	.datac(gnd),
	.datad(\ALU_inst|Mux10~6_combout ),
	.cin(gnd),
	.combout(\ALU_inst|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_inst|Mux10~7 .lut_mask = 16'hFF88;
defparam \ALU_inst|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N14
cycloneive_lcell_comb \sel_mux~2 (
// Equation(s):
// \sel_mux~2_combout  = (!\ALU_inst|Mux10~7_combout  & (!\ALU_inst|Mux4~7_combout  & (!\ALU_inst|Mux21~17_combout  & !\ALU_inst|Mux5~7_combout )))

	.dataa(\ALU_inst|Mux10~7_combout ),
	.datab(\ALU_inst|Mux4~7_combout ),
	.datac(\ALU_inst|Mux21~17_combout ),
	.datad(\ALU_inst|Mux5~7_combout ),
	.cin(gnd),
	.combout(\sel_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~2 .lut_mask = 16'h0001;
defparam \sel_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y56_N30
cycloneive_lcell_comb \sel_mux~1 (
// Equation(s):
// \sel_mux~1_combout  = (!\ALU_inst|Mux12~7_combout  & (!\ALU_inst|Mux13~8_combout  & (!\ALU_inst|Mux11~7_combout  & !\ALU_inst|Mux6~7_combout )))

	.dataa(\ALU_inst|Mux12~7_combout ),
	.datab(\ALU_inst|Mux13~8_combout ),
	.datac(\ALU_inst|Mux11~7_combout ),
	.datad(\ALU_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\sel_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~1 .lut_mask = 16'h0001;
defparam \sel_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y57_N8
cycloneive_lcell_comb \sel_mux~3 (
// Equation(s):
// \sel_mux~3_combout  = (!\ALU_inst|Mux9~7_combout  & (!\ALU_inst|Mux20~12_combout  & (!\ALU_inst|Mux19~9_combout  & !\ALU_inst|Mux7~7_combout )))

	.dataa(\ALU_inst|Mux9~7_combout ),
	.datab(\ALU_inst|Mux20~12_combout ),
	.datac(\ALU_inst|Mux19~9_combout ),
	.datad(\ALU_inst|Mux7~7_combout ),
	.cin(gnd),
	.combout(\sel_mux~3_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~3 .lut_mask = 16'h0001;
defparam \sel_mux~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y57_N20
cycloneive_lcell_comb \sel_mux~4 (
// Equation(s):
// \sel_mux~4_combout  = (!\ALU_inst|Mux3~15_combout  & (!\ALU_inst|Mux18~9_combout  & ((!\ALU_inst|Mux13~0_combout ) # (!\ALU_inst|ShiftRight1~58_combout ))))

	.dataa(\ALU_inst|ShiftRight1~58_combout ),
	.datab(\ALU_inst|Mux3~15_combout ),
	.datac(\ALU_inst|Mux13~0_combout ),
	.datad(\ALU_inst|Mux18~9_combout ),
	.cin(gnd),
	.combout(\sel_mux~4_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~4 .lut_mask = 16'h0013;
defparam \sel_mux~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N22
cycloneive_lcell_comb \sel_mux~0 (
// Equation(s):
// \sel_mux~0_combout  = (!\ALU_inst|Mux22~12_combout  & (!\ALU_inst|Mux29~21_combout  & (!\ALU_inst|Mux23~8_combout  & !\ALU_inst|Mux28~9_combout )))

	.dataa(\ALU_inst|Mux22~12_combout ),
	.datab(\ALU_inst|Mux29~21_combout ),
	.datac(\ALU_inst|Mux23~8_combout ),
	.datad(\ALU_inst|Mux28~9_combout ),
	.cin(gnd),
	.combout(\sel_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~0 .lut_mask = 16'h0001;
defparam \sel_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y54_N26
cycloneive_lcell_comb \sel_mux~5 (
// Equation(s):
// \sel_mux~5_combout  = (!\ALU_inst|Mux17~11_combout  & (((!\ALU_inst|ShiftRight0~76_combout  & !\ALU_inst|ShiftRight0~78_combout )) # (!\ALU_inst|Mux13~0_combout )))

	.dataa(\ALU_inst|ShiftRight0~76_combout ),
	.datab(\ALU_inst|ShiftRight0~78_combout ),
	.datac(\ALU_inst|Mux13~0_combout ),
	.datad(\ALU_inst|Mux17~11_combout ),
	.cin(gnd),
	.combout(\sel_mux~5_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~5 .lut_mask = 16'h001F;
defparam \sel_mux~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N10
cycloneive_lcell_comb \sel_mux~6 (
// Equation(s):
// \sel_mux~6_combout  = (!\ALU_inst|Mux27~combout  & (!\ALU_inst|Mux26~combout  & (!\ALU_inst|Mux24~combout  & !\ALU_inst|Mux25~combout )))

	.dataa(\ALU_inst|Mux27~combout ),
	.datab(\ALU_inst|Mux26~combout ),
	.datac(\ALU_inst|Mux24~combout ),
	.datad(\ALU_inst|Mux25~combout ),
	.cin(gnd),
	.combout(\sel_mux~6_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~6 .lut_mask = 16'h0001;
defparam \sel_mux~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N0
cycloneive_lcell_comb \sel_mux~7 (
// Equation(s):
// \sel_mux~7_combout  = (!\ALU_inst|Mux30~13_combout  & (!\ALU_inst|Mux16~8_combout  & (!\ALU_inst|Mux15~9_combout  & \sel_mux~6_combout )))

	.dataa(\ALU_inst|Mux30~13_combout ),
	.datab(\ALU_inst|Mux16~8_combout ),
	.datac(\ALU_inst|Mux15~9_combout ),
	.datad(\sel_mux~6_combout ),
	.cin(gnd),
	.combout(\sel_mux~7_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~7 .lut_mask = 16'h0100;
defparam \sel_mux~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N6
cycloneive_lcell_comb \sel_mux~8 (
// Equation(s):
// \sel_mux~8_combout  = (\control_inst|Decoder0~2_combout  & (\sel_mux~5_combout  & (!\ALU_inst|Mux14~8_combout  & \sel_mux~7_combout )))

	.dataa(\control_inst|Decoder0~2_combout ),
	.datab(\sel_mux~5_combout ),
	.datac(\ALU_inst|Mux14~8_combout ),
	.datad(\sel_mux~7_combout ),
	.cin(gnd),
	.combout(\sel_mux~8_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~8 .lut_mask = 16'h0800;
defparam \sel_mux~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N4
cycloneive_lcell_comb \sel_mux~9 (
// Equation(s):
// \sel_mux~9_combout  = (!\ALU_inst|Mux8~12_combout  & (!\ALU_inst|Mux0~9_combout  & \sel_mux~8_combout ))

	.dataa(\ALU_inst|Mux8~12_combout ),
	.datab(gnd),
	.datac(\ALU_inst|Mux0~9_combout ),
	.datad(\sel_mux~8_combout ),
	.cin(gnd),
	.combout(\sel_mux~9_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~9 .lut_mask = 16'h0500;
defparam \sel_mux~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N2
cycloneive_lcell_comb \sel_mux~10 (
// Equation(s):
// \sel_mux~10_combout  = (!\ALU_inst|Mux2~8_combout  & (!\ALU_inst|Mux31~13_combout  & (\sel_mux~9_combout  & !\ALU_inst|Mux1~7_combout )))

	.dataa(\ALU_inst|Mux2~8_combout ),
	.datab(\ALU_inst|Mux31~13_combout ),
	.datac(\sel_mux~9_combout ),
	.datad(\ALU_inst|Mux1~7_combout ),
	.cin(gnd),
	.combout(\sel_mux~10_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~10 .lut_mask = 16'h0010;
defparam \sel_mux~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N28
cycloneive_lcell_comb \sel_mux~11 (
// Equation(s):
// \sel_mux~11_combout  = (\sel_mux~4_combout  & (\sel_mux~0_combout  & (\sel_mux~3_combout  & \sel_mux~10_combout )))

	.dataa(\sel_mux~4_combout ),
	.datab(\sel_mux~0_combout ),
	.datac(\sel_mux~3_combout ),
	.datad(\sel_mux~10_combout ),
	.cin(gnd),
	.combout(\sel_mux~11_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~11 .lut_mask = 16'h8000;
defparam \sel_mux~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N30
cycloneive_lcell_comb \sel_mux~12 (
// Equation(s):
// \sel_mux~12_combout  = (\sel_mux~2_combout  & (\sel_mux~1_combout  & (\sel_mux~3_combout  & \sel_mux~11_combout )))

	.dataa(\sel_mux~2_combout ),
	.datab(\sel_mux~1_combout ),
	.datac(\sel_mux~3_combout ),
	.datad(\sel_mux~11_combout ),
	.cin(gnd),
	.combout(\sel_mux~12_combout ),
	.cout());
// synopsys translate_off
defparam \sel_mux~12 .lut_mask = 16'h8000;
defparam \sel_mux~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y54_N11
dffeas \PC_inst|PC_reg[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\sumador_inst2|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\RESET_N~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sel_mux~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_inst|PC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_inst|PC_reg[0] .is_wysiwyg = "true";
defparam \PC_inst|PC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
cycloneive_lcell_comb \REGBANK_inst|read_data2[1]~41 (
// Equation(s):
// \REGBANK_inst|read_data2[1]~41_combout  = (\idata[24]~input_o  & (((\REGBANK_inst|read_data2[1]~30_combout )))) # (!\idata[24]~input_o  & (!\REGBANK_inst|Equal1~0_combout  & (\REGBANK_inst|read_data2[1]~40_combout )))

	.dataa(\REGBANK_inst|Equal1~0_combout ),
	.datab(\idata[24]~input_o ),
	.datac(\REGBANK_inst|read_data2[1]~40_combout ),
	.datad(\REGBANK_inst|read_data2[1]~30_combout ),
	.cin(gnd),
	.combout(\REGBANK_inst|read_data2[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \REGBANK_inst|read_data2[1]~41 .lut_mask = 16'hDC10;
defparam \REGBANK_inst|read_data2[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y56_N0
cycloneive_lcell_comb \control_inst|Decoder0~1 (
// Equation(s):
// \control_inst|Decoder0~1_combout  = (!\idata[6]~input_o  & (\control_inst|ALUOp[1]~0_combout  & (\idata[5]~input_o  & !\idata[4]~input_o )))

	.dataa(\idata[6]~input_o ),
	.datab(\control_inst|ALUOp[1]~0_combout ),
	.datac(\idata[5]~input_o ),
	.datad(\idata[4]~input_o ),
	.cin(gnd),
	.combout(\control_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_inst|Decoder0~1 .lut_mask = 16'h0040;
defparam \control_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign iaddr[0] = \iaddr[0]~output_o ;

assign iaddr[1] = \iaddr[1]~output_o ;

assign iaddr[2] = \iaddr[2]~output_o ;

assign iaddr[3] = \iaddr[3]~output_o ;

assign iaddr[4] = \iaddr[4]~output_o ;

assign iaddr[5] = \iaddr[5]~output_o ;

assign iaddr[6] = \iaddr[6]~output_o ;

assign iaddr[7] = \iaddr[7]~output_o ;

assign iaddr[8] = \iaddr[8]~output_o ;

assign iaddr[9] = \iaddr[9]~output_o ;

assign ddata_w[0] = \ddata_w[0]~output_o ;

assign ddata_w[1] = \ddata_w[1]~output_o ;

assign ddata_w[2] = \ddata_w[2]~output_o ;

assign ddata_w[3] = \ddata_w[3]~output_o ;

assign ddata_w[4] = \ddata_w[4]~output_o ;

assign ddata_w[5] = \ddata_w[5]~output_o ;

assign ddata_w[6] = \ddata_w[6]~output_o ;

assign ddata_w[7] = \ddata_w[7]~output_o ;

assign ddata_w[8] = \ddata_w[8]~output_o ;

assign ddata_w[9] = \ddata_w[9]~output_o ;

assign ddata_w[10] = \ddata_w[10]~output_o ;

assign ddata_w[11] = \ddata_w[11]~output_o ;

assign ddata_w[12] = \ddata_w[12]~output_o ;

assign ddata_w[13] = \ddata_w[13]~output_o ;

assign ddata_w[14] = \ddata_w[14]~output_o ;

assign ddata_w[15] = \ddata_w[15]~output_o ;

assign ddata_w[16] = \ddata_w[16]~output_o ;

assign ddata_w[17] = \ddata_w[17]~output_o ;

assign ddata_w[18] = \ddata_w[18]~output_o ;

assign ddata_w[19] = \ddata_w[19]~output_o ;

assign ddata_w[20] = \ddata_w[20]~output_o ;

assign ddata_w[21] = \ddata_w[21]~output_o ;

assign ddata_w[22] = \ddata_w[22]~output_o ;

assign ddata_w[23] = \ddata_w[23]~output_o ;

assign ddata_w[24] = \ddata_w[24]~output_o ;

assign ddata_w[25] = \ddata_w[25]~output_o ;

assign ddata_w[26] = \ddata_w[26]~output_o ;

assign ddata_w[27] = \ddata_w[27]~output_o ;

assign ddata_w[28] = \ddata_w[28]~output_o ;

assign ddata_w[29] = \ddata_w[29]~output_o ;

assign ddata_w[30] = \ddata_w[30]~output_o ;

assign ddata_w[31] = \ddata_w[31]~output_o ;

assign d_rw = \d_rw~output_o ;

assign MemRead = \MemRead~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign cableALUmux[0] = \cableALUmux[0]~output_o ;

assign cableALUmux[1] = \cableALUmux[1]~output_o ;

assign cableALUmux[2] = \cableALUmux[2]~output_o ;

assign cableALUmux[3] = \cableALUmux[3]~output_o ;

assign cableALUmux[4] = \cableALUmux[4]~output_o ;

assign cableALUmux[5] = \cableALUmux[5]~output_o ;

assign cableALUmux[6] = \cableALUmux[6]~output_o ;

assign cableALUmux[7] = \cableALUmux[7]~output_o ;

assign cableALUmux[8] = \cableALUmux[8]~output_o ;

assign cableALUmux[9] = \cableALUmux[9]~output_o ;

assign cableALUmux[10] = \cableALUmux[10]~output_o ;

assign cableALUmux[11] = \cableALUmux[11]~output_o ;

assign cableALUmux[12] = \cableALUmux[12]~output_o ;

assign cableALUmux[13] = \cableALUmux[13]~output_o ;

assign cableALUmux[14] = \cableALUmux[14]~output_o ;

assign cableALUmux[15] = \cableALUmux[15]~output_o ;

assign cableALUmux[16] = \cableALUmux[16]~output_o ;

assign cableALUmux[17] = \cableALUmux[17]~output_o ;

assign cableALUmux[18] = \cableALUmux[18]~output_o ;

assign cableALUmux[19] = \cableALUmux[19]~output_o ;

assign cableALUmux[20] = \cableALUmux[20]~output_o ;

assign cableALUmux[21] = \cableALUmux[21]~output_o ;

assign cableALUmux[22] = \cableALUmux[22]~output_o ;

assign cableALUmux[23] = \cableALUmux[23]~output_o ;

assign cableALUmux[24] = \cableALUmux[24]~output_o ;

assign cableALUmux[25] = \cableALUmux[25]~output_o ;

assign cableALUmux[26] = \cableALUmux[26]~output_o ;

assign cableALUmux[27] = \cableALUmux[27]~output_o ;

assign cableALUmux[28] = \cableALUmux[28]~output_o ;

assign cableALUmux[29] = \cableALUmux[29]~output_o ;

assign cableALUmux[30] = \cableALUmux[30]~output_o ;

assign cableALUmux[31] = \cableALUmux[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
