INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:33:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.625ns period=5.250ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.625ns period=5.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.250ns  (clk rise@5.250ns - clk rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.246ns (25.623%)  route 3.617ns (74.377%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.733 - 5.250 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3796, unset)         0.508     0.508    buffer24/clk
    SLICE_X63Y128        FDRE                                         r  buffer24/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer24/outs_reg[1]/Q
                         net (fo=3, routed)           0.411     1.117    buffer24/control/Q[0]
    SLICE_X63Y129        LUT5 (Prop_lut5_I1_O)        0.120     1.237 f  buffer24/control/outputValid_i_3__20/O
                         net (fo=20, routed)          0.725     1.963    buffer25/control/dataReg_reg[0]
    SLICE_X58Y123        LUT5 (Prop_lut5_I2_O)        0.043     2.006 f  buffer25/control/dataReg[0]_i_3__6/O
                         net (fo=7, routed)           0.191     2.197    control_merge5/tehb/control/dataReg_reg[0]
    SLICE_X59Y121        LUT5 (Prop_lut5_I2_O)        0.043     2.240 f  control_merge5/tehb/control/fullReg_i_2__10/O
                         net (fo=13, routed)          0.190     2.430    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_reg_10
    SLICE_X59Y120        LUT6 (Prop_lut6_I3_O)        0.043     2.473 f  control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__27/O
                         net (fo=7, routed)           0.417     2.890    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__27_n_0
    SLICE_X50Y118        LUT6 (Prop_lut6_I0_O)        0.043     2.933 f  control_merge6/fork_valid/generateBlocks[1].regblock/fullReg_i_3__31/O
                         net (fo=5, routed)           0.264     3.197    buffer33/control/Full_reg
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.043     3.240 r  buffer33/control/Memory[0][6]_i_2__3/O
                         net (fo=35, routed)          0.375     3.615    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[0]_1
    SLICE_X47Y111        LUT5 (Prop_lut5_I4_O)        0.043     3.658 r  lsq4/handshake_lsq_lsq4_core/stq_addr_1_q[6]_i_4__0/O
                         net (fo=3, routed)           0.386     4.044    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_sta_dispatcher/entry_port_options_1_0
    SLICE_X45Y107        LUT4 (Prop_lut4_I0_O)        0.043     4.087 r  lsq4/handshake_lsq_lsq4_core/stq_addr_0_q[6]_i_16__0/O
                         net (fo=1, routed)           0.000     4.087    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q[6]_i_16__0_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.344 r  lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     4.344    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_4__0_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.393 r  lsq4/handshake_lsq_lsq4_core/stq_addr_4_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.393    lsq4/handshake_lsq_lsq4_core/stq_addr_4_q_reg[6]_i_4_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.442 r  lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.442    lsq4/handshake_lsq_lsq4_core/stq_addr_0_q_reg[6]_i_8__0_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     4.595 f  lsq4/handshake_lsq_lsq4_core/stq_addr_4_q_reg[6]_i_8/O[1]
                         net (fo=2, routed)           0.247     4.842    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_sta_dispatcher/TEMP_11_double_out_01[13]
    SLICE_X42Y110        LUT6 (Prop_lut6_I5_O)        0.119     4.961 r  lsq4/handshake_lsq_lsq4_core/stq_addr_5_q[6]_i_1__0/O
                         net (fo=7, routed)           0.410     5.371    lsq4/handshake_lsq_lsq4_core/stq_addr_wen_5
    SLICE_X43Y107        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.250     5.250 r  
                                                      0.000     5.250 r  clk (IN)
                         net (fo=3796, unset)         0.483     5.733    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X43Y107        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[1]/C
                         clock pessimism              0.000     5.733    
                         clock uncertainty           -0.035     5.697    
    SLICE_X43Y107        FDRE (Setup_fdre_C_CE)      -0.194     5.503    lsq4/handshake_lsq_lsq4_core/stq_addr_5_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.503    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  0.132    




