Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Arm_isim_beh.exe -prj P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Arm_beh.prj work.Arm work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Servo.v" into library work
Analyzing Verilog file "P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Arm.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Arm.v" Line 108: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Arm.v" Line 116: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Arm.v" Line 100: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
Completed static elaboration
Compiling module Servo
Compiling module Arm
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable P:/CEC 330 FPGA/Rivera_VendingMachine/pwm/Arm_isim_beh.exe
Fuse Memory Usage: 27340 KB
Fuse CPU Usage: 545 ms
