Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  4 17:47:33 2024
| Host         : mike-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1668 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.379        0.000                      0                 4416        0.057        0.000                      0                 4416        3.000        0.000                       0                  1674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.379        0.000                      0                 3670        0.131        0.000                      0                 3670        4.500        0.000                       0                  1670  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.380        0.000                      0                 3670        0.131        0.000                      0                 3670        4.500        0.000                       0                  1670  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.379        0.000                      0                 3670        0.057        0.000                      0                 3670  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.379        0.000                      0                 3670        0.057        0.000                      0                 3670  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          5.089        0.000                      0                  746        0.923        0.000                      0                  746  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          5.089        0.000                      0                  746        0.849        0.000                      0                  746  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        5.089        0.000                      0                  746        0.849        0.000                      0                  746  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        5.090        0.000                      0                  746        0.923        0.000                      0                  746  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X11Y67         FDCE (Setup_fdce_C_D)       -0.164     9.356    matrix_math/elems_reg[1][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 5.421ns (58.607%)  route 3.829ns (41.393%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.257 r  matrix_math/elems_reg[0][0][0][27]_i_1/O[1]
                         net (fo=16, routed)          0.688     8.945    matrix_math/p_0_in[25]
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X13Y68         FDCE (Setup_fdce_C_D)       -0.189     9.329    matrix_math/elems_reg[0][1][1][25]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.155     9.366    matrix_math/elems_reg[3][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 5.513ns (59.486%)  route 3.755ns (40.514%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.614     8.963    matrix_math/p_0_in[29]
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X12Y68         FDCE (Setup_fdce_C_D)       -0.140     9.378    matrix_math/elems_reg[1][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 5.529ns (59.835%)  route 3.711ns (40.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.571     8.936    matrix_math/p_0_in[31]
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X14Y67         FDCE (Setup_fdce_C_D)       -0.123     9.396    matrix_math/elems_reg[1][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.529ns (60.161%)  route 3.661ns (39.839%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.521     8.886    matrix_math/p_0_in[31]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.523    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.163     9.360    matrix_math/elems_reg[2][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 5.513ns (60.036%)  route 3.670ns (39.964%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.530     8.878    matrix_math/p_0_in[29]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.523    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.149     9.374    matrix_math/elems_reg[2][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 5.472ns (59.477%)  route 3.728ns (40.523%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     8.308 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[2]
                         net (fo=16, routed)          0.588     8.896    matrix_math/p_0_in[30]
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X12Y67         FDCE (Setup_fdce_C_D)       -0.127     9.392    matrix_math/elems_reg[2][0][0][30]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 5.529ns (60.167%)  route 3.660ns (39.833%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.520     8.885    matrix_math/p_0_in[31]
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)       -0.137     9.384    matrix_math/elems_reg[2][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 5.529ns (60.424%)  route 3.621ns (39.576%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.481     8.846    matrix_math/p_0_in[31]
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)       -0.146     9.374    matrix_math/elems_reg[1][1][0][31]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.302    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[7]_i_3_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.295    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.250 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.389    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][24]/Q
                         net (fo=2, routed)           0.097    -0.354    matrix_math/res[1][0][24]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  matrix_math/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    matrix_math_n_7
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.120    -0.459    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X8Y55          FDSE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.049    -0.376    udm/udm_controller/udm_csr_rdata_reg[15][12]
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.331 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    udm_n_56
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.846    -0.827    clk_gen
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.092    -0.484    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X9Y53          FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.343    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.121    -0.451    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.100    -0.319    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.474    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X9Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.107    -0.340    udm/udm_controller/in45[18]
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[18]
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121    -0.451    udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[0][1][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.269%)  route 0.113ns (37.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.571    -0.593    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  matrix_math/res_reg[0][1][31]/Q
                         net (fo=2, routed)           0.113    -0.340    matrix_math/res[0][1][31]
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  matrix_math/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    matrix_math_n_0
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.456    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.855%)  route 0.115ns (38.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][26]/Q
                         net (fo=2, routed)           0.115    -0.337    matrix_math/res[1][0][26]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  matrix_math/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    matrix_math_n_5
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.844    -0.829    clk_gen
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.120    -0.455    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.440%)  route 0.109ns (43.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.109    -0.310    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.474    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y54      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y65      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y55      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y55      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y55      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y65      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      mat1_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      mat1_reg[0][0][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      mat1_reg[1][1][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      mat1_reg[1][1][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59      mat1_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y72      mat1_reg[0][0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y72      mat1_reg[0][0][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      mat1_reg[0][0][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59      mat1_reg[0][0][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      mat1_reg[0][0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y67         FDCE (Setup_fdce_C_D)       -0.164     9.357    matrix_math/elems_reg[1][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.357    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 5.421ns (58.607%)  route 3.829ns (41.393%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.257 r  matrix_math/elems_reg[0][0][0][27]_i_1/O[1]
                         net (fo=16, routed)          0.688     8.945    matrix_math/p_0_in[25]
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.519    
    SLICE_X13Y68         FDCE (Setup_fdce_C_D)       -0.189     9.330    matrix_math/elems_reg[0][1][1][25]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.155     9.367    matrix_math/elems_reg[3][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 5.513ns (59.486%)  route 3.755ns (40.514%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.614     8.963    matrix_math/p_0_in[29]
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.519    
    SLICE_X12Y68         FDCE (Setup_fdce_C_D)       -0.140     9.379    matrix_math/elems_reg[1][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 5.529ns (59.835%)  route 3.711ns (40.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.571     8.936    matrix_math/p_0_in[31]
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.520    
    SLICE_X14Y67         FDCE (Setup_fdce_C_D)       -0.123     9.397    matrix_math/elems_reg[1][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.529ns (60.161%)  route 3.661ns (39.839%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.521     8.886    matrix_math/p_0_in[31]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.163     9.361    matrix_math/elems_reg[2][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 5.513ns (60.036%)  route 3.670ns (39.964%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.530     8.878    matrix_math/p_0_in[29]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.524    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.149     9.375    matrix_math/elems_reg[2][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.375    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 5.472ns (59.477%)  route 3.728ns (40.523%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     8.308 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[2]
                         net (fo=16, routed)          0.588     8.896    matrix_math/p_0_in[30]
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.520    
    SLICE_X12Y67         FDCE (Setup_fdce_C_D)       -0.127     9.393    matrix_math/elems_reg[2][0][0][30]
  -------------------------------------------------------------------
                         required time                          9.393    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 5.529ns (60.167%)  route 3.660ns (39.833%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.520     8.885    matrix_math/p_0_in[31]
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)       -0.137     9.385    matrix_math/elems_reg[2][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.385    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 5.529ns (60.424%)  route 3.621ns (39.576%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.481     8.846    matrix_math/p_0_in[31]
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)       -0.146     9.375    matrix_math/elems_reg[1][1][0][31]
  -------------------------------------------------------------------
                         required time                          9.375    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.302    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[7]_i_3_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.295    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.250 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.509    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.389    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][24]/Q
                         net (fo=2, routed)           0.097    -0.354    matrix_math/res[1][0][24]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  matrix_math/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    matrix_math_n_7
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.120    -0.459    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X8Y55          FDSE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.049    -0.376    udm/udm_controller/udm_csr_rdata_reg[15][12]
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.331 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    udm_n_56
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.846    -0.827    clk_gen
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.092    -0.484    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X9Y53          FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.343    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.121    -0.451    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.100    -0.319    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.474    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X9Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.107    -0.340    udm/udm_controller/in45[18]
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[18]
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121    -0.451    udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[0][1][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.269%)  route 0.113ns (37.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.571    -0.593    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  matrix_math/res_reg[0][1][31]/Q
                         net (fo=2, routed)           0.113    -0.340    matrix_math/res[0][1][31]
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  matrix_math/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    matrix_math_n_0
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.456    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.855%)  route 0.115ns (38.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][26]/Q
                         net (fo=2, routed)           0.115    -0.337    matrix_math/res[1][0][26]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  matrix_math/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    matrix_math_n_5
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.844    -0.829    clk_gen
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.120    -0.455    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.440%)  route 0.109ns (43.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.109    -0.310    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.474    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y10     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y54      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y65      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y55      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y55      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X8Y55      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y65      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      mat1_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      mat1_reg[0][0][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      mat1_reg[0][1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      mat1_reg[1][1][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      mat1_reg[1][1][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59      mat1_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y72      mat1_reg[0][0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y72      mat1_reg[0][0][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      mat1_reg[0][0][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59      mat1_reg[0][0][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y57      mat1_reg[0][0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      mat1_reg[0][0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X11Y67         FDCE (Setup_fdce_C_D)       -0.164     9.356    matrix_math/elems_reg[1][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 5.421ns (58.607%)  route 3.829ns (41.393%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.257 r  matrix_math/elems_reg[0][0][0][27]_i_1/O[1]
                         net (fo=16, routed)          0.688     8.945    matrix_math/p_0_in[25]
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X13Y68         FDCE (Setup_fdce_C_D)       -0.189     9.329    matrix_math/elems_reg[0][1][1][25]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.155     9.366    matrix_math/elems_reg[3][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 5.513ns (59.486%)  route 3.755ns (40.514%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.614     8.963    matrix_math/p_0_in[29]
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X12Y68         FDCE (Setup_fdce_C_D)       -0.140     9.378    matrix_math/elems_reg[1][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 5.529ns (59.835%)  route 3.711ns (40.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.571     8.936    matrix_math/p_0_in[31]
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X14Y67         FDCE (Setup_fdce_C_D)       -0.123     9.396    matrix_math/elems_reg[1][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.529ns (60.161%)  route 3.661ns (39.839%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.521     8.886    matrix_math/p_0_in[31]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.523    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.163     9.360    matrix_math/elems_reg[2][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 5.513ns (60.036%)  route 3.670ns (39.964%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.530     8.878    matrix_math/p_0_in[29]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.523    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.149     9.374    matrix_math/elems_reg[2][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 5.472ns (59.477%)  route 3.728ns (40.523%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     8.308 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[2]
                         net (fo=16, routed)          0.588     8.896    matrix_math/p_0_in[30]
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X12Y67         FDCE (Setup_fdce_C_D)       -0.127     9.392    matrix_math/elems_reg[2][0][0][30]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 5.529ns (60.167%)  route 3.660ns (39.833%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.520     8.885    matrix_math/p_0_in[31]
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)       -0.137     9.384    matrix_math/elems_reg[2][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 5.529ns (60.424%)  route 3.621ns (39.576%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.481     8.846    matrix_math/p_0_in[31]
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)       -0.146     9.374    matrix_math/elems_reg[1][1][0][31]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.302    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[7]_i_3_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.121    -0.313    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.295    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.250 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.314    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][24]/Q
                         net (fo=2, routed)           0.097    -0.354    matrix_math/res[1][0][24]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  matrix_math/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    matrix_math_n_7
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.120    -0.385    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X8Y55          FDSE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.049    -0.376    udm/udm_controller/udm_csr_rdata_reg[15][12]
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.331 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    udm_n_56
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.846    -0.827    clk_gen
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.092    -0.410    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X9Y53          FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.343    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.121    -0.377    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.100    -0.319    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.400    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X9Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.107    -0.340    udm/udm_controller/in45[18]
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[18]
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121    -0.377    udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[0][1][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.269%)  route 0.113ns (37.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.571    -0.593    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  matrix_math/res_reg[0][1][31]/Q
                         net (fo=2, routed)           0.113    -0.340    matrix_math/res[0][1][31]
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  matrix_math/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    matrix_math_n_0
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.382    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.855%)  route 0.115ns (38.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][26]/Q
                         net (fo=2, routed)           0.115    -0.337    matrix_math/res[1][0][26]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  matrix_math/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    matrix_math_n_5
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.844    -0.829    clk_gen
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.120    -0.381    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.440%)  route 0.109ns (43.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.109    -0.310    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.400    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X11Y67         FDCE                                         r  matrix_math/elems_reg[1][0][1][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X11Y67         FDCE (Setup_fdce_C_D)       -0.164     9.356    matrix_math/elems_reg[1][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 5.421ns (58.607%)  route 3.829ns (41.393%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.257 r  matrix_math/elems_reg[0][0][0][27]_i_1/O[1]
                         net (fo=16, routed)          0.688     8.945    matrix_math/p_0_in[25]
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X13Y68         FDCE                                         r  matrix_math/elems_reg[0][1][1][25]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X13Y68         FDCE (Setup_fdce_C_D)       -0.189     9.329    matrix_math/elems_reg[0][1][1][25]
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 5.529ns (59.570%)  route 3.752ns (40.430%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.612     8.977    matrix_math/p_0_in[31]
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X11Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y66         FDCE (Setup_fdce_C_D)       -0.155     9.366    matrix_math/elems_reg[3][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.366    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 5.513ns (59.486%)  route 3.755ns (40.514%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.755ns = ( 9.245 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.614     8.963    matrix_math/p_0_in[29]
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.149     9.245    matrix_math/clk_out1
    SLICE_X12Y68         FDCE                                         r  matrix_math/elems_reg[1][0][1][29]/C
                         clock pessimism              0.348     9.593    
                         clock uncertainty           -0.074     9.518    
    SLICE_X12Y68         FDCE (Setup_fdce_C_D)       -0.140     9.378    matrix_math/elems_reg[1][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 5.529ns (59.835%)  route 3.711ns (40.165%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.571     8.936    matrix_math/p_0_in[31]
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X14Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][31]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X14Y67         FDCE (Setup_fdce_C_D)       -0.123     9.396    matrix_math/elems_reg[1][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.396    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.529ns (60.161%)  route 3.661ns (39.839%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.521     8.886    matrix_math/p_0_in[31]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][31]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.523    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.163     9.360    matrix_math/elems_reg[2][0][1][31]
  -------------------------------------------------------------------
                         required time                          9.360    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][1][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 5.513ns (60.036%)  route 3.670ns (39.964%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 9.250 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     8.349 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[1]
                         net (fo=16, routed)          0.530     8.878    matrix_math/p_0_in[29]
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.154     9.250    matrix_math/clk_out1
    SLICE_X11Y63         FDCE                                         r  matrix_math/elems_reg[2][0][1][29]/C
                         clock pessimism              0.348     9.598    
                         clock uncertainty           -0.074     9.523    
    SLICE_X11Y63         FDCE (Setup_fdce_C_D)       -0.149     9.374    matrix_math/elems_reg[2][0][1][29]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][0][0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 5.472ns (59.477%)  route 3.728ns (40.523%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 9.246 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     8.308 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[2]
                         net (fo=16, routed)          0.588     8.896    matrix_math/p_0_in[30]
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.150     9.246    matrix_math/clk_out1
    SLICE_X12Y67         FDCE                                         r  matrix_math/elems_reg[2][0][0][30]/C
                         clock pessimism              0.348     9.594    
                         clock uncertainty           -0.074     9.519    
    SLICE_X12Y67         FDCE (Setup_fdce_C_D)       -0.127     9.392    matrix_math/elems_reg[2][0][0][30]
  -------------------------------------------------------------------
                         required time                          9.392    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 5.529ns (60.167%)  route 3.660ns (39.833%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.520     8.885    matrix_math/p_0_in[31]
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.152     9.248    matrix_math/clk_out1
    SLICE_X10Y65         FDCE                                         r  matrix_math/elems_reg[2][1][1][31]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)       -0.137     9.384    matrix_math/elems_reg[2][1][1][31]
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 matrix_math/iter_elem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 5.529ns (60.424%)  route 3.621ns (39.576%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.312    -0.304    matrix_math/clk_out1
    SLICE_X0Y67          FDCE                                         r  matrix_math/iter_elem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.341     0.037 r  matrix_math/iter_elem_reg[1]/Q
                         net (fo=85, routed)          1.081     1.117    matrix_math/iter_elem_reg_n_0_[1]
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.097     1.214 r  matrix_math/p_1_out__0_i_75/O
                         net (fo=1, routed)           0.407     1.621    matrix_math/p_1_out__0_i_75_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.097     1.718 r  matrix_math/p_1_out__0_i_55/O
                         net (fo=1, routed)           0.359     2.078    matrix_math/p_1_out__0_i_55_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.097     2.175 r  matrix_math/p_1_out__0_i_18/O
                         net (fo=2, routed)           0.584     2.759    matrix_math/mat1[1]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      2.970     5.729 r  matrix_math/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.731    matrix_math/p_1_out__0_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107     6.838 r  matrix_math/p_1_out__1/P[0]
                         net (fo=2, routed)           0.707     7.545    matrix_math/p_1_in[17]
    SLICE_X14Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     7.931 r  matrix_math/elems_reg[0][0][0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.931    matrix_math/elems_reg[0][0][0][19]_i_1_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.023 r  matrix_math/elems_reg[0][0][0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.023    matrix_math/elems_reg[0][0][0][23]_i_1_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.115 r  matrix_math/elems_reg[0][0][0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    matrix_math/elems_reg[0][0][0][27]_i_1_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     8.365 r  matrix_math/elems_reg[0][0][0][31]_i_2/O[3]
                         net (fo=16, routed)          0.481     8.846    matrix_math/p_0_in[31]
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X13Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][31]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X13Y66         FDCE (Setup_fdce_C_D)       -0.146     9.374    matrix_math/elems_reg[1][1][0][31]
  -------------------------------------------------------------------
                         required time                          9.374    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.302    udm/udm_controller/tx_sendbyte_ff[7]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  udm/udm_controller/tx_dout_bo[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.257    udm/udm_controller/tx_dout_bo[7]_i_3_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[7]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.121    -0.313    udm/udm_controller/tx_dout_bo_reg[7]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.642    -0.522    udm/udm_controller/clk_out1
    SLICE_X9Y48          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  udm/udm_controller/tx_sendbyte_ff_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.295    udm/udm_controller/tx_sendbyte_ff[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.045    -0.250 r  udm/udm_controller/tx_dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    udm/udm_controller/tx_dout_bo[3]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.917    -0.756    udm/udm_controller/clk_out1
    SLICE_X8Y48          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[3]/C
                         clock pessimism              0.248    -0.509    
                         clock uncertainty            0.074    -0.434    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.120    -0.314    udm/udm_controller/tx_dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][24]/Q
                         net (fo=2, routed)           0.097    -0.354    matrix_math/res[1][0][24]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.309 r  matrix_math/udm_csr_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    matrix_math_n_7
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[24]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.120    -0.385    udm_csr_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (81.006%)  route 0.049ns (18.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X8Y55          FDSE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.049    -0.376    udm/udm_controller/udm_csr_rdata_reg[15][12]
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.331 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    udm_n_56
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.846    -0.827    clk_gen
    SLICE_X9Y55          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.092    -0.410    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 udm_csr_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.575    -0.589    clk_gen
    SLICE_X9Y53          FDRE                                         r  udm_csr_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm_csr_rdata_reg[7]/Q
                         net (fo=1, routed)           0.105    -0.343    udm/udm_controller/RD_DATA_reg_reg[15]_0[7]
    SLICE_X8Y52          LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[7]
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.121    -0.377    udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[0]/Q
                         net (fo=3, routed)           0.100    -0.319    udm/udm_controller/tx_sendbyte_reg_n_0_[0]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.400    udm/udm_controller/tx_sendbyte_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.382%)  route 0.107ns (36.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X9Y52          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  udm/udm_controller/RD_DATA_reg_reg[26]/Q
                         net (fo=1, routed)           0.107    -0.340    udm/udm_controller/in45[18]
    SLICE_X8Y51          LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  udm/udm_controller/RD_DATA_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    udm/udm_controller/RD_DATA_reg[18]
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X8Y51          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[18]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121    -0.377    udm/udm_controller/RD_DATA_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[0][1][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.269%)  route 0.113ns (37.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.571    -0.593    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  matrix_math/res_reg[0][1][31]/Q
                         net (fo=2, routed)           0.113    -0.340    matrix_math/res[0][1][31]
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045    -0.295 r  matrix_math/udm_csr_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.295    matrix_math_n_0
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    clk_gen
    SLICE_X8Y62          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.121    -0.382    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 matrix_math/res_reg[1][0][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.855%)  route 0.115ns (38.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.572    -0.592    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  matrix_math/res_reg[1][0][26]/Q
                         net (fo=2, routed)           0.115    -0.337    matrix_math/res[1][0][26]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  matrix_math/udm_csr_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    matrix_math_n_5
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.844    -0.829    clk_gen
    SLICE_X8Y61          FDRE                                         r  udm_csr_rdata_reg[26]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.120    -0.381    udm_csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.440%)  route 0.109ns (43.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    udm/udm_controller/clk_out1
    SLICE_X4Y51          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  udm/udm_controller/tx_sendbyte_reg[2]/Q
                         net (fo=3, routed)           0.109    -0.310    udm/udm_controller/tx_sendbyte_reg_n_0_[2]
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.875    -0.798    udm/udm_controller/clk_out1
    SLICE_X7Y50          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[2]/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.074    -0.470    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.070    -0.400    udm/udm_controller/tx_sendbyte_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.438ns (9.890%)  route 3.991ns (90.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.116     4.133    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y67         FDCE                                         f  matrix_math/elems_reg[2][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X28Y67         FDCE                                         r  matrix_math/elems_reg[2][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.222    matrix_math/elems_reg[2][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.438ns (9.897%)  route 3.988ns (90.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.113     4.130    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y67         FDCE                                         f  matrix_math/elems_reg[1][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X29Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.222    matrix_math/elems_reg[1][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.438ns (10.107%)  route 3.896ns (89.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.021     4.038    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y57         FDCE                                         f  matrix_math/elems_reg[2][1][0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X28Y57         FDCE                                         r  matrix_math/elems_reg[2][1][0][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][0][15]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][12]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[1][1][0][12]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[1][1][0][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][16]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.438ns (10.134%)  route 3.884ns (89.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.010     4.027    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y66         FDCE                                         f  matrix_math/elems_reg[3][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X29Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[3][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][15]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.293    matrix_math/elems_reg[0][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.293    matrix_math/elems_reg[0][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y63          FDCE                                         f  matrix_math/res_reg[1][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y63          FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.243%)  route 0.733ns (79.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.244     0.359    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y64          FDCE                                         f  matrix_math/elems_reg[0][1][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y64          FDCE                                         r  matrix_math/elems_reg[0][1][1][26]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][1][1][26]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][20]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][20]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][21]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][21]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][22]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][22]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][23]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][23]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][0][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.242     0.357    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y62          FDCE                                         f  matrix_math/res_reg[1][0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    matrix_math/res_reg[1][0][24]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  1.005    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.438ns (9.890%)  route 3.991ns (90.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.116     4.133    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y67         FDCE                                         f  matrix_math/elems_reg[2][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X28Y67         FDCE                                         r  matrix_math/elems_reg[2][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.222    matrix_math/elems_reg[2][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.438ns (9.897%)  route 3.988ns (90.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.113     4.130    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y67         FDCE                                         f  matrix_math/elems_reg[1][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X29Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.222    matrix_math/elems_reg[1][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.438ns (10.107%)  route 3.896ns (89.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.021     4.038    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y57         FDCE                                         f  matrix_math/elems_reg[2][1][0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X28Y57         FDCE                                         r  matrix_math/elems_reg[2][1][0][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][0][15]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][12]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[1][1][0][12]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[1][1][0][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][16]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.438ns (10.134%)  route 3.884ns (89.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.010     4.027    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y66         FDCE                                         f  matrix_math/elems_reg[3][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X29Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[3][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][15]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.293    matrix_math/elems_reg[0][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.293    matrix_math/elems_reg[0][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y63          FDCE                                         f  matrix_math/res_reg[1][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y63          FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.243%)  route 0.733ns (79.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.244     0.359    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y64          FDCE                                         f  matrix_math/elems_reg[0][1][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y64          FDCE                                         r  matrix_math/elems_reg[0][1][1][26]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][1][1][26]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][20]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][20]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][21]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][21]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][22]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][22]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][23]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][23]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][0][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.242     0.357    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y62          FDCE                                         f  matrix_math/res_reg[1][0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.574    matrix_math/res_reg[1][0][24]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.438ns (9.890%)  route 3.991ns (90.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.116     4.133    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y67         FDCE                                         f  matrix_math/elems_reg[2][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X28Y67         FDCE                                         r  matrix_math/elems_reg[2][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.222    matrix_math/elems_reg[2][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.438ns (9.897%)  route 3.988ns (90.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.113     4.130    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y67         FDCE                                         f  matrix_math/elems_reg[1][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X29Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.515    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.222    matrix_math/elems_reg[1][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.438ns (10.107%)  route 3.896ns (89.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.021     4.038    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y57         FDCE                                         f  matrix_math/elems_reg[2][1][0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X28Y57         FDCE                                         r  matrix_math/elems_reg[2][1][0][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][0][15]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][12]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[1][1][0][12]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[1][1][0][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][16]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.522    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.229    matrix_math/elems_reg[2][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.438ns (10.134%)  route 3.884ns (89.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.010     4.027    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y66         FDCE                                         f  matrix_math/elems_reg[3][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X29Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[3][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][15]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.293    matrix_math/elems_reg[0][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.293    matrix_math/elems_reg[0][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y63          FDCE                                         f  matrix_math/res_reg[1][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y63          FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.243%)  route 0.733ns (79.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.244     0.359    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y64          FDCE                                         f  matrix_math/elems_reg[0][1][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y64          FDCE                                         r  matrix_math/elems_reg[0][1][1][26]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][1][1][26]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][20]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][20]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][21]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][21]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][22]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][22]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][23]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    matrix_math/elems_reg[0][0][0][23]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][0][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.242     0.357    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y62          FDCE                                         f  matrix_math/res_reg[1][0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.574    matrix_math/res_reg[1][0][24]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.923ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.438ns (9.890%)  route 3.991ns (90.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.116     4.133    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y67         FDCE                                         f  matrix_math/elems_reg[2][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X28Y67         FDCE                                         r  matrix_math/elems_reg[2][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.516    
    SLICE_X28Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[2][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.438ns (9.897%)  route 3.988ns (90.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 9.242 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.113     4.130    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y67         FDCE                                         f  matrix_math/elems_reg[1][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.146     9.242    matrix_math/clk_out1
    SLICE_X29Y67         FDCE                                         r  matrix_math/elems_reg[1][1][1][14]/C
                         clock pessimism              0.348     9.590    
                         clock uncertainty           -0.074     9.516    
    SLICE_X29Y67         FDCE (Recov_fdce_C_CLR)     -0.293     9.223    matrix_math/elems_reg[1][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][0][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.438ns (10.107%)  route 3.896ns (89.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.021     4.038    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y57         FDCE                                         f  matrix_math/elems_reg[2][1][0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X28Y57         FDCE                                         r  matrix_math/elems_reg[2][1][0][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.523    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.230    matrix_math/elems_reg[2][1][0][15]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.038    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][12]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[1][1][0][12]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[1][1][0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.438ns (10.126%)  route 3.887ns (89.874%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.013     4.030    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X28Y66         FDCE                                         f  matrix_math/elems_reg[1][1][0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X28Y66         FDCE                                         r  matrix_math/elems_reg[1][1][0][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X28Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[1][1][0][14]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][15]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.523    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.230    matrix_math/elems_reg[2][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[2][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.438ns (10.115%)  route 3.892ns (89.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 9.249 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.018     4.035    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y57         FDCE                                         f  matrix_math/elems_reg[2][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.153     9.249    matrix_math/clk_out1
    SLICE_X29Y57         FDCE                                         r  matrix_math/elems_reg[2][1][1][16]/C
                         clock pessimism              0.348     9.597    
                         clock uncertainty           -0.074     9.523    
    SLICE_X29Y57         FDCE (Recov_fdce_C_CLR)     -0.293     9.230    matrix_math/elems_reg[2][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[3][1][1][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.438ns (10.134%)  route 3.884ns (89.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.010     4.027    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X29Y66         FDCE                                         f  matrix_math/elems_reg[3][1][1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.147     9.243    matrix_math/clk_out1
    SLICE_X29Y66         FDCE                                         r  matrix_math/elems_reg[3][1][1][14]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X29Y66         FDCE (Recov_fdce_C_CLR)     -0.293     9.224    matrix_math/elems_reg[3][1][1][14]
  -------------------------------------------------------------------
                         required time                          9.224    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][15]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.294    matrix_math/elems_reg[0][1][1][15]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.438ns (10.095%)  route 3.901ns (89.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.322    -0.295    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  math_start_reg/Q
                         net (fo=4, routed)           0.874     0.920    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.097     1.017 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         3.026     4.043    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X30Y58         FDCE                                         f  matrix_math/elems_reg[0][1][1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        1.151     9.247    matrix_math/clk_out1
    SLICE_X30Y58         FDCE                                         r  matrix_math/elems_reg[0][1][1][16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X30Y58         FDCE (Recov_fdce_C_CLR)     -0.227     9.294    matrix_math/elems_reg[0][1][1][16]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  5.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y63          FDCE                                         f  matrix_math/res_reg[1][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y63          FDCE                                         r  matrix_math/res_reg[1][1][31]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X8Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/res_reg[1][1][31]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][24]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    matrix_math/res_reg[0][1][24]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][26]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    matrix_math/res_reg[0][1][26]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[0][1][31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.653%)  route 0.673ns (78.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.185     0.299    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y63          FDCE                                         f  matrix_math/res_reg[0][1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X9Y63          FDCE                                         r  matrix_math/res_reg[0][1][31]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X9Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    matrix_math/res_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][1][1][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.243%)  route 0.733ns (79.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.244     0.359    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X8Y64          FDCE                                         f  matrix_math/elems_reg[0][1][1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X8Y64          FDCE                                         r  matrix_math/elems_reg[0][1][1][26]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X8Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][1][1][26]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][20]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][20]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][20]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][21]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][21]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][21]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][22]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][22]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][22]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/elems_reg[0][0][0][23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.186ns (19.795%)  route 0.754ns (80.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.265     0.379    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y63         FDCE                                         f  matrix_math/elems_reg[0][0][0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.841    -0.832    matrix_math/clk_out1
    SLICE_X14Y63         FDCE                                         r  matrix_math/elems_reg[0][0][0][23]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X14Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.624    matrix_math/elems_reg[0][0][0][23]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 math_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_math/res_reg[1][0][24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.604    -0.560    clk_gen
    SLICE_X7Y52          FDRE                                         r  math_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  math_start_reg/Q
                         net (fo=4, routed)           0.488     0.069    matrix_math/iter_column_reg[0]_rep_0
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.045     0.114 f  matrix_math/FSM_sequential_state[1]_i_2__0/O
                         net (fo=746, routed)         0.242     0.357    matrix_math/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X9Y62          FDCE                                         f  matrix_math/res_reg[1][0][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=1668, routed)        0.842    -0.831    matrix_math/clk_out1
    SLICE_X9Y62          FDCE                                         r  matrix_math/res_reg[1][0][24]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X9Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.648    matrix_math/res_reg[1][0][24]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  1.005    





