<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="Bitgen" build_result="0" update_result="3" update_time="0"/>
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="0" build_time="0">
            <Task name="Map" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="0">
            <Task name="PAR" build_result="0" update_result="3" update_time="0"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="0" build_time="1729172349">
            <Task name="Lattice_Synthesis" build_result="0" update_result="2" update_time="1729172349"/>
            <Task name="LSE_Compile" build_result="0" update_result="2" update_time="1729172349"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1728750505"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1728750505"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1728750527" last_build_size="559008"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1728750549" last_build_size="241033"/>
    </Strategy>
</BuildStatus>
