[dram_structure]
protocol = HBM
bankgroups = 4
banks_per_group = 4
rows = 16384
columns = 64
device_width = 128
BL = 4
num_dies = 4

[timing]
tCK = 0.71
CL = 10
CWL = 2.86
tRCDRD = 10
tRCDWR = 10
tRP = 10
tRAS = 24
tRFC = 185 
tREFI = 2785 
tREFIb = 91.5 
tRPRE = 0.71 
tWPRE = 0.71 
tRRD_S = 2.86
tRRD_L = 4.3
tWTR_S = 4.3
tWTR_L = 5.7
tFAW = 21.4
tWR = 11.4
tCCD_S = 0.71 
tCCD_L = 1.42 
tXS = 191 
tCKE = 5.7
tCKSRE = 7.1
tXP = 5.7
tRTP_L =4.3 
tRTP_S = 2.85

[power]
VDD = 1.2
IDD0 = 65
IDD2P = 28
IDD2N = 40
IDD3P = 40
IDD3N = 55
IDD4W = 500
IDD4R = 390
IDD5AB = 250
IDD6x = 31

[system]
channel_size = 512
channels = 8
bus_width = 128
address_mapping = rorabgbachco
queue_structure = PER_BANK
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8
trans_queue_size = 32
unified_queue = False

[other]
epoch_period = 1000000
output_level = 1

