
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013373                       # Number of seconds simulated
sim_ticks                                 13373100500                       # Number of ticks simulated
final_tick                                13373100500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34487                       # Simulator instruction rate (inst/s)
host_op_rate                                    60216                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10861177                       # Simulator tick rate (ticks/s)
host_mem_usage                                1758696                       # Number of bytes of host memory used
host_seconds                                  1231.28                       # Real time elapsed on the host
sim_insts                                    42463116                       # Number of instructions simulated
sim_ops                                      74141925                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8685504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8685504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1353984                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1353984                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       135711                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             135711                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        21156                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             21156                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    649475714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            649475714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0    101246828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           101246828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    750722542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           750722542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     135711                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     21156                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   135711                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   21156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8684352                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   1152                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1352832                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8685504                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1353984                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8510                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8097                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8779                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8541                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8268                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8729                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8439                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8630                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            8879                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8736                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8505                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8039                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8351                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1310                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1406                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1255                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1098                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1272                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1297                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1377                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1385                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1202                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1432                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13372131500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               135711                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               21156                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  67872                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  35028                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17304                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   8532                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4023                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1780                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    706                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    288                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    108                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   482                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   915                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1200                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1291                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1286                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1287                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1297                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1295                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1290                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1296                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1261                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1256                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        79405                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.396071                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    93.546615                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   143.414434                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        54119     68.16%     68.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        15663     19.73%     87.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3701      4.66%     92.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2129      2.68%     95.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1435      1.81%     97.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1742      2.19%     99.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          129      0.16%     99.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           89      0.11%     99.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          398      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        79405                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1251                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    108.464428                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.763876                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1871.147346                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1250     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1251                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1251                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.896882                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.863184                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.079888                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             708     56.59%     56.59% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              47      3.76%     60.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             421     33.65%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              68      5.44%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               6      0.48%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1251                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3711898750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6256142500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 678465000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27355.12                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46105.12                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      649.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      101.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   649.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   101.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.78                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   70814                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   6604                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.19                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               31.22                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     85245.03                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   49.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               285992700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               151993545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              484948800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              55154520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1358807040                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            24783840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4396427670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      239729760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        24046650                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8081569785                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           604.315307                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10328159000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     13602000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    448348000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     63030750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    624133250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2582115250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9641871250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               281016120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               149348430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              483899220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              55185840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1343694630                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            25764960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4354370220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      270945600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        39506145                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8065948935                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           603.147227                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10358081500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     16144750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    449436000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    104395000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    705468500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2547939500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9549716750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8760384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8760384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1379072                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1379072                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       136881                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             136881                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        21548                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             21548                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    655075014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            655075014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1    103122832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           103122832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    758197846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           758197846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     136881                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     21548                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   136881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   21548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8759552                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    832                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1377728                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8760384                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1379072                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8599                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8201                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8821                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8640                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8345                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8751                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8574                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8528                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8691                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8920                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8835                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8244                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8077                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8398                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1380                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1331                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1543                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1464                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1304                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1107                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1285                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1225                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1405                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1419                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1230                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1275                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1447                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13372656500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               136881                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               21548                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  67795                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  35661                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17828                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8478                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   3992                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1794                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    779                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    341                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     49                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   464                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   931                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1322                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1311                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1316                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1322                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1332                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1309                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1307                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1289                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1277                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    31                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        81435                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.476012                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    92.740820                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   140.546590                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        55889     68.63%     68.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        15989     19.63%     88.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3773      4.63%     92.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2066      2.54%     95.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1422      1.75%     97.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1673      2.05%     99.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          152      0.19%     99.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           86      0.11%     99.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          385      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        81435                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1276                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    107.257837                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.225111                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1905.764305                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1275     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1276                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1276                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.870690                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.835372                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.108139                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             753     59.01%     59.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              45      3.53%     62.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             380     29.78%     92.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              87      6.82%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              10      0.78%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1276                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3753852750                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6320127750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 684340000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    27426.81                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               46176.81                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      655.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      103.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   655.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   103.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.92                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.69                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   70283                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   6671                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.35                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               30.96                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     84407.88                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   48.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               293482560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               155982090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              489411300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              56156760                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1063327200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1366397730                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            24764160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4384184070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      252928320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        20003085                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8106945825                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           606.212850                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10311111500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     14069250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    449920000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     38332000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    658714000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2597588500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9614476750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               288006180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               153063735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              487826220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              56214180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1060254000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1360900080                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            25692480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4325736270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      279301920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        39239265                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8076262410                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           603.918437                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10322143250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16097250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    448650000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    108085750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    727137000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2586078250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9487052250                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8675968                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8675968                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1359360                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1359360                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       135562                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             135562                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        21240                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             21240                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    648762641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            648762641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2    101648829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total           101648829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    750411470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           750411470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     135562                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     21240                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   135562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   21240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8675328                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1357952                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8675968                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1359360                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8492                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8101                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8770                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8536                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8542                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8266                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8689                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8485                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8413                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8585                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8821                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8790                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8564                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            8231                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7959                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8308                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1335                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1293                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1538                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1449                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1267                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1118                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1320                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1302                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1216                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1290                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1384                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1385                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1418                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1227                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1228                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1448                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13372174000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               135562                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               21240                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  67924                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  34959                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17192                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   8447                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4065                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1803                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    741                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    276                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    109                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     29                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   506                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   558                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   910                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1194                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1283                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1285                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1292                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1295                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1297                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1300                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1286                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1295                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1296                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1299                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1282                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1280                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1264                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1254                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    36                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        79208                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   126.663569                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    93.626801                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   144.066066                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        53949     68.11%     68.11% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        15629     19.73%     87.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3740      4.72%     92.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2008      2.54%     95.10% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1486      1.88%     96.98% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1762      2.22%     99.20% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          129      0.16%     99.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          112      0.14%     99.50% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          393      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        79208                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1252                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    108.261182                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    31.721031                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1891.083590                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1251     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1252                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1252                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.947284                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.911565                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.113295                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             689     55.03%     55.03% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              46      3.67%     58.71% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             426     34.03%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              76      6.07%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20              15      1.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1252                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3678227250                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6219827250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 677760000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27135.18                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               45885.18                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      648.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                      101.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   648.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                   101.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.86                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.73                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   70741                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   6817                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                52.19                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               32.10                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     85280.63                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   49.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               284943120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               151439475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              484670340                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              55446840                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1061483280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1347265110                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            25243680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4386982770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      261684000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        22158825                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8081408790                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           604.303268                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10352378250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     14703500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    449158000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     50584750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    681280500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2556529000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9620844750                       # Time in different power states
system.mem_ctrls2_1.actEnergy               280630560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               149154885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              483170940                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              55311120                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1058410080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1360290750                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            25563840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4308394590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      300346080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        32301525                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8053605870                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           602.224250                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10323736750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     15013000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    447834000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     92978750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    781949000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2586487000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9448838750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8782976                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8782976                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1380992                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1380992                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       137234                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             137234                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        21578                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             21578                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    656764376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            656764376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3    103266404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total           103266404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    760030780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           760030780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     137234                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     21578                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   137234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   21578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8781888                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1088                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1379072                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8782976                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1380992                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8613                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8195                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8875                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8641                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8570                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8375                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8812                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8572                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8554                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8719                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            8931                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8835                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            8708                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            8293                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8144                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8380                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1413                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1312                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1549                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1462                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1245                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1113                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1337                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1323                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1239                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1329                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1408                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1411                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1444                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1232                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1276                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1455                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13372840500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               137234                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               21578                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  68327                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  35816                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  17735                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   8626                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4033                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1626                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    667                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    255                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     97                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     28                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   483                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   531                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   944                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1229                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1301                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1306                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1315                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1302                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1316                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1316                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1311                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1322                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1325                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1320                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1322                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1303                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1283                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1281                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    35                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        81802                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   124.204689                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    92.586515                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   140.254917                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        56266     68.78%     68.78% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        15929     19.47%     88.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3783      4.62%     92.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2074      2.54%     95.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1461      1.79%     97.20% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1676      2.05%     99.25% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          131      0.16%     99.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          103      0.13%     99.54% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          379      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        81802                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1275                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    107.609412                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    31.572838                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1883.772868                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1274     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1275                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1275                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.900392                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.864154                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.123584                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             736     57.73%     57.73% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              47      3.69%     61.41% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             393     30.82%     92.24% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              84      6.59%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20              12      0.94%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               3      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1275                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3683994000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6256812750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 686085000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    26847.94                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               45597.94                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      656.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                      103.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   656.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                   103.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.94                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.78                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   70275                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   6681                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                51.21                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               30.96                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     84205.48                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   48.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               294125160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               156327435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              490182420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              56135880                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1057795440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1361285400                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            24436320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4380818220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      248136000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        24758160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8094005235                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           605.245192                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10323862000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     12779250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    447550000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     70929000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    646081500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2588211000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9607549750                       # Time in different power states
system.mem_ctrls3_1.actEnergy               289991100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               154111155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              489546960                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              56344680                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1358524890                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            25578720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4329643050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      279973440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        36427845                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8079253920                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           604.142133                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10327205500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     15147250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    448112000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    103144250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    728972000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2582378500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9495346500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                157                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       26582506                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3414414                       # Number of instructions committed
system.cpu00.committedOps                     5906288                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5834297                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu00.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       474987                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5834297                       # number of integer instructions
system.cpu00.num_fp_insts                       72538                       # number of float instructions
system.cpu00.num_int_register_reads          11651696                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5000641                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3250956                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2554501                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1367487                       # number of memory refs
system.cpu00.num_load_insts                    997587                       # Number of load instructions
system.cpu00.num_store_insts                   369900                       # Number of store instructions
system.cpu00.num_idle_cycles             162693.138084                       # Number of idle cycles
system.cpu00.num_busy_cycles             26419812.861916                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993880                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006120                       # Percentage of idle cycles
system.cpu00.Branches                          542782                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4417842     74.80%     75.18% # Class of executed instruction
system.cpu00.op_class::IntMult                   9647      0.16%     75.34% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.63%     75.97% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51868      0.88%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.85% # Class of executed instruction
system.cpu00.op_class::MemRead                 982554     16.64%     93.48% # Class of executed instruction
system.cpu00.op_class::MemWrite                368071      6.23%     99.71% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15033      0.25%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5906288                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                139                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       18993257                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2834023                       # Number of instructions committed
system.cpu01.committedOps                     4982595                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             4910733                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu01.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       406401                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    4910733                       # number of integer instructions
system.cpu01.num_fp_insts                       72400                       # number of float instructions
system.cpu01.num_int_register_reads           9839084                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4214331                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2873000                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2212276                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1026700                       # number of memory refs
system.cpu01.num_load_insts                    725387                       # Number of load instructions
system.cpu01.num_store_insts                   301313                       # Number of store instructions
system.cpu01.num_idle_cycles             5505591.538985                       # Number of idle cycles
system.cpu01.num_busy_cycles             13487665.461015                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.710129                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.289871                       # Percentage of idle cycles
system.cpu01.Branches                          474076                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu01.op_class::IntAlu                 3835110     76.97%     77.42% # Class of executed instruction
system.cpu01.op_class::IntMult                   9623      0.19%     77.61% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.74%     78.36% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51760      1.04%     79.39% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.39% # Class of executed instruction
system.cpu01.op_class::MemRead                 710366     14.26%     93.65% # Class of executed instruction
system.cpu01.op_class::MemWrite                299484      6.01%     99.66% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  4982595                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                139                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       18982229                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2830702                       # Number of instructions committed
system.cpu02.committedOps                     4977204                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             4905342                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu02.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       405987                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    4905342                       # number of integer instructions
system.cpu02.num_fp_insts                       72400                       # number of float instructions
system.cpu02.num_int_register_reads           9828639                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4209768                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2870711                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2210230                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1024794                       # number of memory refs
system.cpu02.num_load_insts                    723871                       # Number of load instructions
system.cpu02.num_store_insts                   300923                       # Number of store instructions
system.cpu02.num_idle_cycles             5510221.600463                       # Number of idle cycles
system.cpu02.num_busy_cycles             13472007.399537                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.709717                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.290283                       # Percentage of idle cycles
system.cpu02.Branches                          473638                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3831625     76.98%     77.43% # Class of executed instruction
system.cpu02.op_class::IntMult                   9623      0.19%     77.63% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.74%     78.37% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51760      1.04%     79.41% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     79.41% # Class of executed instruction
system.cpu02.op_class::MemRead                 708850     14.24%     93.65% # Class of executed instruction
system.cpu02.op_class::MemWrite                299094      6.01%     99.66% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  4977204                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                151                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       22812533                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3105978                       # Number of instructions committed
system.cpu03.committedOps                     5415259                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5343311                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu03.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       438494                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5343311                       # number of integer instructions
system.cpu03.num_fp_insts                       72492                       # number of float instructions
system.cpu03.num_int_register_reads          10688342                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4582675                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3050005                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2372274                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1186316                       # number of memory refs
system.cpu03.num_load_insts                    852915                       # Number of load instructions
system.cpu03.num_store_insts                   333401                       # Number of store instructions
system.cpu03.num_idle_cycles             3355128.120811                       # Number of idle cycles
system.cpu03.num_busy_cycles             19457404.879189                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.852926                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.147074                       # Percentage of idle cycles
system.cpu03.Branches                          506250                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22452      0.41%      0.41% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4108040     75.86%     76.28% # Class of executed instruction
system.cpu03.op_class::IntMult                   9641      0.18%     76.45% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36978      0.68%     77.14% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51832      0.96%     78.09% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.09% # Class of executed instruction
system.cpu03.op_class::MemRead                 837886     15.47%     93.57% # Class of executed instruction
system.cpu03.op_class::MemWrite                331572      6.12%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15029      0.28%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5415259                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                151                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22792458                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3106318                       # Number of instructions committed
system.cpu04.committedOps                     5415874                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5343926                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu04.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       438549                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5343926                       # number of integer instructions
system.cpu04.num_fp_insts                       72492                       # number of float instructions
system.cpu04.num_int_register_reads          10689478                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4583180                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3050312                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2372540                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1186494                       # number of memory refs
system.cpu04.num_load_insts                    853047                       # Number of load instructions
system.cpu04.num_store_insts                   333447                       # Number of store instructions
system.cpu04.num_idle_cycles             3369283.036090                       # Number of idle cycles
system.cpu04.num_busy_cycles             19423174.963910                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.852176                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.147824                       # Percentage of idle cycles
system.cpu04.Branches                          506314                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22452      0.41%      0.41% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4108477     75.86%     76.27% # Class of executed instruction
system.cpu04.op_class::IntMult                   9641      0.18%     76.45% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36978      0.68%     77.14% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51832      0.96%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     78.09% # Class of executed instruction
system.cpu04.op_class::MemRead                 838018     15.47%     93.57% # Class of executed instruction
system.cpu04.op_class::MemWrite                331618      6.12%     99.69% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15029      0.28%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5415874                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                145                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       20910951                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   2971804                       # Number of instructions committed
system.cpu05.committedOps                     5201971                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5130066                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu05.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       422695                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5130066                       # number of integer instructions
system.cpu05.num_fp_insts                       72446                       # number of float instructions
system.cpu05.num_int_register_reads          10269561                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4401044                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            2962860                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2293501                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1107558                       # number of memory refs
system.cpu05.num_load_insts                    789953                       # Number of load instructions
system.cpu05.num_store_insts                   317605                       # Number of store instructions
system.cpu05.num_idle_cycles             4562166.673893                       # Number of idle cycles
system.cpu05.num_busy_cycles             16348784.326107                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.781829                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.218171                       # Percentage of idle cycles
system.cpu05.Branches                          490415                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22445      0.43%      0.43% # Class of executed instruction
system.cpu05.op_class::IntAlu                 3973572     76.39%     76.82% # Class of executed instruction
system.cpu05.op_class::IntMult                   9629      0.19%     77.00% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.71%     77.71% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51796      1.00%     78.71% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.71% # Class of executed instruction
system.cpu05.op_class::MemRead                 774928     14.90%     93.61% # Class of executed instruction
system.cpu05.op_class::MemWrite                315776      6.07%     99.68% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15025      0.29%     99.96% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5201971                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                163                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       26746201                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3475501                       # Number of instructions committed
system.cpu06.committedOps                     5987273                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5915239                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu06.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       478941                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5915239                       # number of integer instructions
system.cpu06.num_fp_insts                       72584                       # number of float instructions
system.cpu06.num_int_register_reads          11820747                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5073641                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3272986                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2573950                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1405336                       # number of memory refs
system.cpu06.num_load_insts                   1031562                       # Number of load instructions
system.cpu06.num_store_insts                   373774                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             26746200.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          546861                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4460922     74.51%     74.88% # Class of executed instruction
system.cpu06.op_class::IntMult                   9653      0.16%     75.04% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.62%     75.66% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51904      0.87%     76.53% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.53% # Class of executed instruction
system.cpu06.op_class::MemRead                1016525     16.98%     93.51% # Class of executed instruction
system.cpu06.op_class::MemWrite                371945      6.21%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5987273                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10695975                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569174                       # Number of instructions committed
system.cpu07.committedOps                     4545749                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473930                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372026                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473930                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991691                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846308                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683674                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040691                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873239                       # number of memory refs
system.cpu07.num_load_insts                    606256                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6418586.925631                       # Number of idle cycles
system.cpu07.num_busy_cycles             4277388.074369                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.399906                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.600094                       # Percentage of idle cycles
system.cpu07.Branches                          439615                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551781     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591239     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545749                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                151                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       24684799                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3254587                       # Number of instructions committed
system.cpu08.committedOps                     5651498                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5579550                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu08.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       456020                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5579550                       # number of integer instructions
system.cpu08.num_fp_insts                       72492                       # number of float instructions
system.cpu08.num_int_register_reads          11151883                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4783862                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3146408                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2459884                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1273678                       # number of memory refs
system.cpu08.num_load_insts                    922771                       # Number of load instructions
system.cpu08.num_store_insts                   350907                       # Number of store instructions
system.cpu08.num_idle_cycles             1902524.178060                       # Number of idle cycles
system.cpu08.num_busy_cycles             22782274.821940                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.922927                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.077073                       # Percentage of idle cycles
system.cpu08.Branches                          523796                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4256917     75.32%     75.72% # Class of executed instruction
system.cpu08.op_class::IntMult                   9641      0.17%     75.89% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.65%     76.55% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51832      0.92%     77.46% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.46% # Class of executed instruction
system.cpu08.op_class::MemRead                 907742     16.06%     93.52% # Class of executed instruction
system.cpu08.op_class::MemWrite                349078      6.18%     99.70% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5651498                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                163                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       24876040                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3297384                       # Number of instructions committed
system.cpu09.committedOps                     5704346                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5632312                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu09.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       457979                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5632312                       # number of integer instructions
system.cpu09.num_fp_insts                       72584                       # number of float instructions
system.cpu09.num_int_register_reads          11265458                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4832638                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3157683                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2469164                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1300598                       # number of memory refs
system.cpu09.num_load_insts                    947762                       # Number of load instructions
system.cpu09.num_store_insts                   352836                       # Number of store instructions
system.cpu09.num_idle_cycles             1739394.685949                       # Number of idle cycles
system.cpu09.num_busy_cycles             23136645.314051                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.930078                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.069922                       # Percentage of idle cycles
system.cpu09.Branches                          525875                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22466      0.39%      0.39% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4282733     75.08%     75.47% # Class of executed instruction
system.cpu09.op_class::IntMult                   9653      0.17%     75.64% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36992      0.65%     76.29% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51904      0.91%     77.20% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.20% # Class of executed instruction
system.cpu09.op_class::MemRead                 932725     16.35%     93.55% # Class of executed instruction
system.cpu09.op_class::MemWrite                351007      6.15%     99.70% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15037      0.26%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5704346                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                133                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       17071473                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2687021                       # Number of instructions committed
system.cpu10.committedOps                     4747818                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4675999                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu10.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       388871                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4675999                       # number of integer instructions
system.cpu10.num_fp_insts                       72354                       # number of float instructions
system.cpu10.num_int_register_reads           9378798                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4014689                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2776352                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2124851                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      940492                       # number of memory refs
system.cpu10.num_load_insts                    656727                       # Number of load instructions
system.cpu10.num_store_insts                   283765                       # Number of store instructions
system.cpu10.num_idle_cycles             6175152.047057                       # Number of idle cycles
system.cpu10.num_busy_cycles             10896320.952943                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.638277                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.361723                       # Percentage of idle cycles
system.cpu10.Branches                          456521                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3686597     77.65%     78.12% # Class of executed instruction
system.cpu10.op_class::IntMult                   9617      0.20%     78.32% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36957      0.78%     79.10% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51724      1.09%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     80.19% # Class of executed instruction
system.cpu10.op_class::MemRead                 641710     13.52%     93.71% # Class of executed instruction
system.cpu10.op_class::MemWrite                281936      5.94%     99.65% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4747818                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                133                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       17084917                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2686969                       # Number of instructions committed
system.cpu11.committedOps                     4747736                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             4675917                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu11.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       388865                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    4675917                       # number of integer instructions
system.cpu11.num_fp_insts                       72354                       # number of float instructions
system.cpu11.num_int_register_reads           9378610                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4014619                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2776324                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2124811                       # number of times the CC registers were written
system.cpu11.num_mem_refs                      940448                       # number of memory refs
system.cpu11.num_load_insts                    656699                       # Number of load instructions
system.cpu11.num_store_insts                   283749                       # Number of store instructions
system.cpu11.num_idle_cycles             6171427.309443                       # Number of idle cycles
system.cpu11.num_busy_cycles             10913489.690557                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.638779                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.361221                       # Percentage of idle cycles
system.cpu11.Branches                          456525                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu11.op_class::IntAlu                 3686559     77.65%     78.12% # Class of executed instruction
system.cpu11.op_class::IntMult                   9617      0.20%     78.32% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36957      0.78%     79.10% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51724      1.09%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::MemRead                 641682     13.52%     93.71% # Class of executed instruction
system.cpu11.op_class::MemWrite                281920      5.94%     99.65% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  4747736                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                145                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       20886272                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   2966691                       # Number of instructions committed
system.cpu12.committedOps                     5193568                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5121663                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu12.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       422037                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5121663                       # number of integer instructions
system.cpu12.num_fp_insts                       72446                       # number of float instructions
system.cpu12.num_int_register_reads          10253180                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4393957                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2959253                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2290187                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1104556                       # number of memory refs
system.cpu12.num_load_insts                    787633                       # Number of load instructions
system.cpu12.num_store_insts                   316923                       # Number of store instructions
system.cpu12.num_idle_cycles             4576054.409645                       # Number of idle cycles
system.cpu12.num_busy_cycles             16310217.590355                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.780906                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.219094                       # Percentage of idle cycles
system.cpu12.Branches                          489781                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22445      0.43%      0.43% # Class of executed instruction
system.cpu12.op_class::IntAlu                 3968171     76.41%     76.84% # Class of executed instruction
system.cpu12.op_class::IntMult                   9629      0.19%     77.02% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.71%     77.73% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51796      1.00%     78.73% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.73% # Class of executed instruction
system.cpu12.op_class::MemRead                 772608     14.88%     93.61% # Class of executed instruction
system.cpu12.op_class::MemWrite                315094      6.07%     99.68% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15025      0.29%     99.96% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5193568                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                157                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24709720                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3262550                       # Number of instructions committed
system.cpu13.committedOps                     5664746                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5592755                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu13.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       457052                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5592755                       # number of integer instructions
system.cpu13.num_fp_insts                       72538                       # number of float instructions
system.cpu13.num_int_register_reads          11177550                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4794971                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3152356                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2464741                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1278088                       # number of memory refs
system.cpu13.num_load_insts                    926209                       # Number of load instructions
system.cpu13.num_store_insts                   351879                       # Number of store instructions
system.cpu13.num_idle_cycles             1881421.415362                       # Number of idle cycles
system.cpu13.num_busy_cycles             22828298.584638                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.923859                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.076141                       # Percentage of idle cycles
system.cpu13.Branches                          524931                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4265699     75.30%     75.70% # Class of executed instruction
system.cpu13.op_class::IntMult                   9647      0.17%     75.87% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36985      0.65%     76.52% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51868      0.92%     77.44% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.44% # Class of executed instruction
system.cpu13.op_class::MemRead                 911176     16.09%     93.52% # Class of executed instruction
system.cpu13.op_class::MemWrite                350050      6.18%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5664746                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3892165                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13373100500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3612283                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              429295                       # Transaction distribution
system.piobus.trans_dist::ReadResp             429295                       # Transaction distribution
system.piobus.trans_dist::WriteReq                453                       # Transaction distribution
system.piobus.trans_dist::WriteResp               453                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       106844                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       106844                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        38824                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        38824                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        38386                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        38386                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        70534                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        70534                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        70598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        70598                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        54942                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        54942                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       110702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       110702                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4584                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4584                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        88080                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        88080                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        89716                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        89716                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        21490                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        21490                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        21494                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        21494                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        54308                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        54308                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        88994                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        88994                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 859496                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       427376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       427376                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       155296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       155296                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       153544                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       153544                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       282136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       282136                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       282392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       282392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       219768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       219768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       442808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       442808                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       352320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       352320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       358864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       358864                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        85960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        85960                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        85976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        85976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       217232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       217232                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       355976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       355976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3437984                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           305903500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           228208500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          120233500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           42212000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           41721000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           78169000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          78123500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          60494500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         122789000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4562000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          98476000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          99997000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          23019000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          23046000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          59579500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          99569000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.7                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     71296549                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004814                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    71294897    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     71296549                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       71296549                      
system.ruby.latency_hist_seqr::mean          3.128498                      
system.ruby.latency_hist_seqr::gmean         1.532672                      
system.ruby.latency_hist_seqr::stdev        15.976785                      
system.ruby.latency_hist_seqr            |    71274981     99.97%     99.97% |       12231      0.02%     99.99% |        9004      0.01%    100.00% |         311      0.00%    100.00% |          21      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         71296549                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70748291                      
system.ruby.hit_latency_hist_seqr::mean      1.853209                      
system.ruby.hit_latency_hist_seqr::gmean     1.478544                      
system.ruby.hit_latency_hist_seqr::stdev     1.392387                      
system.ruby.hit_latency_hist_seqr        |    50861912     71.89%     71.89% |           0      0.00%     71.89% |    19793473     27.98%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |       75034      0.11%     99.97% |           0      0.00%     99.97% |       17872      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70748291                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       548258                      
system.ruby.miss_latency_hist_seqr::mean   167.694219                      
system.ruby.miss_latency_hist_seqr::gmean   158.644789                      
system.ruby.miss_latency_hist_seqr::stdev    75.181731                      
system.ruby.miss_latency_hist_seqr       |      526690     96.07%     96.07% |       12231      2.23%     98.30% |        9004      1.64%     99.94% |         311      0.06%    100.00% |          21      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       548258                      
system.ruby.Directory.incomplete_times_seqr            7                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1247575                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        66608                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1314183                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4406050                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4407748                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         7185                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        61121                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        68306                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           370                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits       975114                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        32292                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1007406                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      3756174                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1669                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      3757843                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         6114                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        27847                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        33961                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles            15                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits       906332                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        23533                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       929865                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3590943                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1678                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3592621                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         5497                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        19714                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        25211                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits       904644                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        25175                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses       929819                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      3590886                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1679                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      3592565                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         7146                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        19708                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        26854                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1037372                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        40148                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1077520                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      3904599                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1657                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      3906256                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         6268                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        35537                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        41805                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles           57                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1176073                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        57636                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1233709                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4236110                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1657                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4237767                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         6184                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        53109                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        59293                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          426                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits       973722                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        31997                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1005719                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3752361                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1677                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3754038                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         6020                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        27654                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        33674                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles            20                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1101211                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        49956                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1151167                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4060547                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1661                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4062208                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         7883                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        43734                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        51617                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles           169                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1103253                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        48060                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1151313                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4060996                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1651                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4062647                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits         5939                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        43772                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        49711                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles           226                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1039972                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        40233                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1080205                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      3910509                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1674                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      3912183                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         6053                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        35854                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        41907                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           145                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1281323                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        68780                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1350103                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4462021                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1651                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4463672                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits        10036                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        60395                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        70431                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles           630                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855500                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15565                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871065                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447818                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449477                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5158                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17224                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1172845                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        56911                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1229756                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4225990                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2477                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4228467                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6748                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        52640                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        59388                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles           349                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1197571                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        58287                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1255858                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4262852                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1717                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4264569                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         6675                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        53329                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        60004                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles           374                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      6368467                      
system.ruby.network.routers00.buffer_writes      6368467                      
system.ruby.network.routers00.sw_input_arbiter_activity      6617898                      
system.ruby.network.routers00.sw_output_arbiter_activity      6368467                      
system.ruby.network.routers00.crossbar_activity      6368467                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      6012417                      
system.ruby.network.routers01.buffer_writes      6012417                      
system.ruby.network.routers01.sw_input_arbiter_activity      6219445                      
system.ruby.network.routers01.sw_output_arbiter_activity      6012417                      
system.ruby.network.routers01.crossbar_activity      6012417                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      5761759                      
system.ruby.network.routers02.buffer_writes      5761759                      
system.ruby.network.routers02.sw_input_arbiter_activity      5995328                      
system.ruby.network.routers02.sw_output_arbiter_activity      5761759                      
system.ruby.network.routers02.crossbar_activity      5761759                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      5812457                      
system.ruby.network.routers03.buffer_writes      5812457                      
system.ruby.network.routers03.sw_input_arbiter_activity      6057974                      
system.ruby.network.routers03.sw_output_arbiter_activity      5812457                      
system.ruby.network.routers03.crossbar_activity      5812457                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      4732215                      
system.ruby.network.routers04.buffer_writes      4732215                      
system.ruby.network.routers04.sw_input_arbiter_activity      5130205                      
system.ruby.network.routers04.sw_output_arbiter_activity      4732215                      
system.ruby.network.routers04.crossbar_activity      4732215                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      4115337                      
system.ruby.network.routers05.buffer_writes      4115337                      
system.ruby.network.routers05.sw_input_arbiter_activity      4405545                      
system.ruby.network.routers05.sw_output_arbiter_activity      4115337                      
system.ruby.network.routers05.crossbar_activity      4115337                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3606639                      
system.ruby.network.routers06.buffer_writes      3606639                      
system.ruby.network.routers06.sw_input_arbiter_activity      3785305                      
system.ruby.network.routers06.sw_output_arbiter_activity      3606639                      
system.ruby.network.routers06.crossbar_activity      3606639                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3770902                      
system.ruby.network.routers07.buffer_writes      3770902                      
system.ruby.network.routers07.sw_input_arbiter_activity      4040969                      
system.ruby.network.routers07.sw_output_arbiter_activity      3770902                      
system.ruby.network.routers07.crossbar_activity      3770902                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      4717328                      
system.ruby.network.routers08.buffer_writes      4717328                      
system.ruby.network.routers08.sw_input_arbiter_activity      5415694                      
system.ruby.network.routers08.sw_output_arbiter_activity      4717328                      
system.ruby.network.routers08.crossbar_activity      4717328                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      4996276                      
system.ruby.network.routers09.buffer_writes      4996276                      
system.ruby.network.routers09.sw_input_arbiter_activity      5616664                      
system.ruby.network.routers09.sw_output_arbiter_activity      4996276                      
system.ruby.network.routers09.crossbar_activity      4996276                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4017456                      
system.ruby.network.routers10.buffer_writes      4017456                      
system.ruby.network.routers10.sw_input_arbiter_activity      4379986                      
system.ruby.network.routers10.sw_output_arbiter_activity      4017456                      
system.ruby.network.routers10.crossbar_activity      4017456                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3873631                      
system.ruby.network.routers11.buffer_writes      3873631                      
system.ruby.network.routers11.sw_input_arbiter_activity      4355778                      
system.ruby.network.routers11.sw_output_arbiter_activity      3873631                      
system.ruby.network.routers11.crossbar_activity      3873631                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3583300                      
system.ruby.network.routers12.buffer_writes      3583300                      
system.ruby.network.routers12.sw_input_arbiter_activity      3785341                      
system.ruby.network.routers12.sw_output_arbiter_activity      3583300                      
system.ruby.network.routers12.crossbar_activity      3583300                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      7426013                      
system.ruby.network.routers13.buffer_writes      7426013                      
system.ruby.network.routers13.sw_input_arbiter_activity      7921817                      
system.ruby.network.routers13.sw_output_arbiter_activity      7426013                      
system.ruby.network.routers13.crossbar_activity      7426013                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      6897410                      
system.ruby.network.routers14.buffer_writes      6897410                      
system.ruby.network.routers14.sw_input_arbiter_activity      7255830                      
system.ruby.network.routers14.sw_output_arbiter_activity      6897410                      
system.ruby.network.routers14.crossbar_activity      6897410                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3744602                      
system.ruby.network.routers15.buffer_writes      3744602                      
system.ruby.network.routers15.sw_input_arbiter_activity      3940011                      
system.ruby.network.routers15.sw_output_arbiter_activity      3744602                      
system.ruby.network.routers15.crossbar_activity      3744602                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      683499      3.70%      3.70% |     8359111     45.20%     48.89% |     8769258     47.41%     96.30% |      683498      3.70%    100.00%
system.ruby.network.packets_received::total     18495366                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      683499      3.70%      3.70% |     8359111     45.20%     48.89% |     8769258     47.41%     96.30% |      683498      3.70%    100.00%
system.ruby.network.packets_injected::total     18495366                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6661542                       |    83463073                       |    94879516                       |     8420389                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1492122                       |   119844480                       |    83770708                       |     6834980                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      683499     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      683498     50.00%    100.00%
system.ruby.network.memory_received::total      1366997                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6661542                       |           0                       |           0                       |     8420389                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1492122                       |           0                       |           0                       |     6834980                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |    9.746235                       |    9.984683                       |   10.819560                       |   12.319552                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.183064                       |   14.336989                       |    9.552770                       |          10                      
system.ruby.network.average_packet_network_latency    10.457999                      
system.ruby.network.average_packet_queueing_latency    11.459210                      
system.ruby.network.average_packet_latency    21.917209                      
system.ruby.network.average_memory_network_latency    11.032893                      
system.ruby.network.average_memory_queueing_latency     6.091529                      
system.ruby.network.average_memory_latency    17.124422                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      683499      3.25%      3.25% |     8359111     39.75%     43.00% |    10962290     52.13%     95.12% |     1025586      4.88%    100.00%
system.ruby.network.flits_received::total     21030486                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      683499      3.25%      3.25% |     8359111     39.75%     43.00% |    10962290     52.13%     95.12% |     1025586      4.88%    100.00%
system.ruby.network.flits_injected::total     21030486                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6661542                       |    83463073                       |   121166223                       |    14374489                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1492122                       |   119844480                       |    90013540                       |    10255860                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |    9.746235                       |    9.984683                       |   11.053003                       |   14.015879                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.183064                       |   14.336989                       |    8.211199                       |          10                      
system.ruby.network.average_flit_network_latency    10.730390                      
system.ruby.network.average_flit_queueing_latency    10.537370                      
system.ruby.network.average_flit_latency    21.267760                      
system.ruby.network.ext_in_link_utilization     21030486                      
system.ruby.network.ext_out_link_utilization     21030486                      
system.ruby.network.int_link_utilization     58405723                      
system.ruby.network.avg_link_utilization     3.756298                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.084362      2.25%      2.25% |    0.025293      0.67%      2.92% |    0.006754      0.18%      3.10% |    0.006525      0.17%      3.27% |    0.999151     26.60%     29.87% |    0.274368      7.30%     37.18% |    0.131717      3.51%     40.68% |    0.079188      2.11%     42.79% |    1.092863     29.09%     71.89% |    0.433470     11.54%     83.43% |    0.260880      6.95%     90.37% |    0.176723      4.70%     95.07% |    0.151106      4.02%     99.10% |    0.014646      0.39%     99.49% |    0.009366      0.25%     99.74% |    0.009886      0.26%    100.00%
system.ruby.network.avg_vc_load::total       3.756298                      
system.ruby.network.average_hops             2.777193                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13373100500                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10506401                      
system.ruby.LD.latency_hist_seqr::mean       8.393042                      
system.ruby.LD.latency_hist_seqr::gmean      1.775251                      
system.ruby.LD.latency_hist_seqr::stdev     35.734337                      
system.ruby.LD.latency_hist_seqr         |    10190250     96.99%     96.99% |      300355      2.86%     99.85% |        6545      0.06%     99.91% |        2014      0.02%     99.93% |        3811      0.04%     99.97% |        3189      0.03%    100.00% |         216      0.00%    100.00% |           9      0.00%    100.00% |           3      0.00%    100.00% |           9      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10506401                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10101361                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.887681                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.481478                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.564560                      
system.ruby.LD.hit_latency_hist_seqr     |     7291542     72.18%     72.18% |           0      0.00%     72.18% |     2738952     27.11%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |       57114      0.57%     99.86% |           0      0.00%     99.86% |       13753      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10101361                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       405040                      
system.ruby.LD.miss_latency_hist_seqr::mean   170.631330                      
system.ruby.LD.miss_latency_hist_seqr::gmean   161.656475                      
system.ruby.LD.miss_latency_hist_seqr::stdev    75.399722                      
system.ruby.LD.miss_latency_hist_seqr    |       88889     21.95%     21.95% |      300355     74.15%     96.10% |        6545      1.62%     97.72% |        2014      0.50%     98.21% |        3811      0.94%     99.15% |        3189      0.79%     99.94% |         216      0.05%     99.99% |           9      0.00%    100.00% |           3      0.00%    100.00% |           9      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       405040                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4546584                      
system.ruby.ST.latency_hist_seqr::mean       5.892034                      
system.ruby.ST.latency_hist_seqr::gmean      1.605179                      
system.ruby.ST.latency_hist_seqr::stdev     27.803914                      
system.ruby.ST.latency_hist_seqr         |     4541555     99.89%     99.89% |        3199      0.07%     99.96% |        1738      0.04%    100.00% |          82      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4546584                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4425699                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.779078                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.418799                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.439743                      
system.ruby.ST.hit_latency_hist_seqr     |     3322956     75.08%     75.08% |           0      0.00%     75.08% |     1084479     24.50%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |       14302      0.32%     99.91% |           0      0.00%     99.91% |        3962      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4425699                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       120885                      
system.ruby.ST.miss_latency_hist_seqr::mean   156.470745                      
system.ruby.ST.miss_latency_hist_seqr::gmean   147.217432                      
system.ruby.ST.miss_latency_hist_seqr::stdev    75.539474                      
system.ruby.ST.miss_latency_hist_seqr    |      115856     95.84%     95.84% |        3199      2.65%     98.49% |        1738      1.44%     99.92% |          82      0.07%     99.99% |           9      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       120885                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55692061                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.924380                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.490251                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.804359                      
system.ruby.IFETCH.latency_hist_seqr     |    55673712     99.97%     99.97% |       17663      0.03%    100.00% |         339      0.00%    100.00% |          94      0.00%    100.00% |         154      0.00%    100.00% |          95      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55692061                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55671326                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.859824                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.487627                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.358179                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39723688     71.35%     71.35% |           0      0.00%     71.35% |    15944168     28.64%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        3366      0.01%    100.00% |           0      0.00%    100.00% |         104      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55671326                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20735                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   175.251507                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   169.166962                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    62.188350                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2386     11.51%     11.51% |       17663     85.18%     96.69% |         339      1.63%     98.33% |          94      0.45%     98.78% |         154      0.74%     99.52% |          95      0.46%     99.98% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20735                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       551503                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.648428                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.084619                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.917039                      
system.ruby.RMW_Read.latency_hist_seqr   |      550137     99.75%     99.75% |        1309      0.24%     99.99% |          22      0.00%     99.99% |          18      0.00%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       551503                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       549905                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.146991                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.068847                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.681157                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      523726     95.24%     95.24% |           0      0.00%     95.24% |       25874      4.71%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |         252      0.05%     99.99% |           0      0.00%     99.99% |          53      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       549905                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1598                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   174.203379                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   167.657503                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    62.632357                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         232     14.52%     14.52% |        1309     81.91%     96.43% |          22      1.38%     97.81% |          18      1.13%     98.94% |          12      0.75%     99.69% |           5      0.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1598                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70655385                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.840423                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.474557                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.347204                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50861912     71.99%     71.99% |           0      0.00%     71.99% |           0      0.00%     71.99% |    19793473     28.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70655385                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    62.891289                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    62.295347                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     9.180125                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          43      1.50%      1.50% |        1653     57.60%     59.09% |        1037     36.13%     95.23% |         109      3.80%     99.02% |          23      0.80%     99.83% |           3      0.10%     99.93% |           1      0.03%     99.97% |           1      0.03%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    12.461324                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    12.224482                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.433300                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |          74      2.58%      2.58% |        1171     40.80%     43.38% |        1357     47.28%     90.66% |         248      8.64%     99.30% |          20      0.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    32.781533                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    32.175037                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.438279                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        1348     46.97%     46.97% |        1386     48.29%     95.26% |         104      3.62%     98.89% |          24      0.84%     99.72% |           6      0.21%     99.93% |           1      0.03%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    16.648432                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     5.872239                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |           5      0.17%      0.17% |          81      2.82%      3.00% |         409     14.25%     17.25% |         875     30.49%     47.74% |         742     25.85%     73.59% |         434     15.12%     88.71% |         159      5.54%     94.25% |          97      3.38%     97.63% |          55      1.92%     99.55% |          13      0.45%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        92906                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.577099                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.522329                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.182485                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       75034     80.76%     80.76% |           0      0.00%     80.76% |       17872     19.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        92906                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       545388                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   168.245724                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   159.427102                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    74.989931                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      523820     96.05%     96.05% |       12231      2.24%     98.29% |        9004      1.65%     99.94% |         311      0.06%    100.00% |          21      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       545388                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       545381                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.275085                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.134482                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.905057                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      545322     99.99%     99.99% |           4      0.00%     99.99% |          17      0.00%     99.99% |          26      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       545381                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size           16                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket          159                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       545381                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    12.971061                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.500248                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     3.440557                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |      422250     77.42%     77.42% |      123076     22.57%     99.99% |           6      0.00%     99.99% |          28      0.01%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       545381                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       545381                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    35.699645                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    34.667463                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev    10.133540                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      170397     31.24%     31.24% |      360065     66.02%     97.26% |       13536      2.48%     99.75% |        1239      0.23%     99.97% |         121      0.02%    100.00% |          17      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       545381                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          256                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         2559                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       545381                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   118.300705                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   107.397174                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    74.279052                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      529934     97.17%     97.17% |        7990      1.47%     98.63% |        7326      1.34%     99.98% |         115      0.02%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       545381                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples     10030494                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.819188                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.460159                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.336598                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7291542     72.69%     72.69% |           0      0.00%     72.69% |           0      0.00%     72.69% |     2738952     27.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total     10030494                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    62.605469                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    62.049237                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     8.879115                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          22      1.23%      1.23% |        1077     60.10%     61.33% |         619     34.54%     95.87% |          59      3.29%     99.16% |          12      0.67%     99.83% |           1      0.06%     99.89% |           1      0.06%     99.94% |           1      0.06%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        70867                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.582203                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.527057                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.186452                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       57114     80.59%     80.59% |           0      0.00%     80.59% |       13753     19.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        70867                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       403248                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   171.111388                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   162.345829                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    75.219299                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       87099     21.60%     21.60% |      300353     74.48%     96.08% |        6545      1.62%     97.71% |        2014      0.50%     98.21% |        3811      0.95%     99.15% |        3189      0.79%     99.94% |         216      0.05%     99.99% |           9      0.00%    100.00% |           3      0.00%    100.00% |           9      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       403248                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4407435                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.738170                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.406504                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.292136                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3322956     75.39%     75.39% |           0      0.00%     75.39% |           0      0.00%     75.39% |     1084479     24.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4407435                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    63.366419                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    62.706628                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.645252                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          21      1.95%      1.95% |         576     53.43%     55.38% |         418     38.78%     94.16% |          50      4.64%     98.79% |          11      1.02%     99.81% |           2      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        18264                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.650788                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.590786                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.236496                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       14302     78.31%     78.31% |           0      0.00%     78.31% |        3962     21.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        18264                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       119807                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   157.308479                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   148.352284                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    75.352641                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |      114778     95.80%     95.80% |        3199      2.67%     98.47% |        1738      1.45%     99.92% |          82      0.07%     99.99% |           9      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       119807                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55667856                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.859248                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.487441                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.356259                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39723688     71.36%     71.36% |           0      0.00%     71.36% |           0      0.00%     71.36% |    15944168     28.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55667856                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         3470                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.089914                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.079795                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.511597                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        3366     97.00%     97.00% |           0      0.00%     97.00% |         104      3.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         3470                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20735                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   175.251507                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   169.166962                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    62.188350                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2386     11.51%     11.51% |       17663     85.18%     96.69% |         339      1.63%     98.33% |          94      0.45%     98.78% |         154      0.74%     99.52% |          95      0.46%     99.98% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20735                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       549600                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.141234                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.067441                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.635417                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      523726     95.29%     95.29% |           0      0.00%     95.29% |           0      0.00%     95.29% |       25874      4.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       549600                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          305                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.521311                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.470771                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.138604                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         252     82.62%     82.62% |           0      0.00%     82.62% |          53     17.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          305                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1598                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   174.203379                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   167.657503                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    62.632357                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         232     14.52%     14.52% |        1309     81.91%     96.43% |          22      1.38%     97.81% |          18      1.13%     98.94% |          12      0.75%     99.69% |           5      0.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1598                      
system.ruby.Directory_Controller.GETX    |       30541     24.93%     24.93% |       30642     25.01%     49.94% |       30711     25.07%     75.01% |       30613     24.99%    100.00%
system.ruby.Directory_Controller.GETX::total       122507                      
system.ruby.Directory_Controller.GETS    |      105861     24.86%     24.86% |      106997     25.13%     49.99% |      105603     24.80%     74.79% |      107355     25.21%    100.00%
system.ruby.Directory_Controller.GETS::total       425816                      
system.ruby.Directory_Controller.PUT     |       33606     24.85%     24.85% |       33969     25.12%     49.97% |       33481     24.76%     74.72% |       34185     25.28%    100.00%
system.ruby.Directory_Controller.PUT::total       135241                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      136383     24.88%     24.88% |      137623     25.10%     49.98% |      136289     24.86%     74.84% |      137948     25.16%    100.00%
system.ruby.Directory_Controller.UnblockM::total       548243                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       12450     25.04%     25.04% |       12421     24.98%     50.02% |       12241     24.62%     74.64% |       12607     25.36%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        49719                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       21156     24.74%     24.74% |       21548     25.20%     49.93% |       21240     24.84%     74.77% |       21578     25.23%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        85522                      
system.ruby.Directory_Controller.Memory_Data |      135711     24.88%     24.88% |      136881     25.10%     49.98% |      135562     24.86%     74.84% |      137234     25.16%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       545388                      
system.ruby.Directory_Controller.Memory_Ack |       21156     24.74%     24.74% |       21548     25.20%     49.93% |       21240     24.84%     74.77% |       21578     25.23%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        85522                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       33606     24.85%     24.85% |       33969     25.12%     49.97% |       33481     24.76%     74.72% |       34185     25.28%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       135241                      
system.ruby.Directory_Controller.E.GETX  |       30278     24.94%     24.94% |       30360     25.01%     49.95% |       30423     25.06%     75.01% |       30344     24.99%    100.00%
system.ruby.Directory_Controller.E.GETX::total       121405                      
system.ruby.Directory_Controller.E.GETS  |      105433     24.87%     24.87% |      106521     25.12%     49.99% |      105139     24.80%     74.79% |      106890     25.21%    100.00%
system.ruby.Directory_Controller.E.GETS::total       423983                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      136383     24.88%     24.88% |      137623     25.10%     49.98% |      136289     24.86%     74.84% |      137948     25.16%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       548243                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      135711     24.88%     24.88% |      136881     25.10%     49.98% |      135562     24.86%     74.84% |      137234     25.16%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       545388                      
system.ruby.Directory_Controller.WB.GETX |          11     45.83%     45.83% |           2      8.33%     54.17% |           8     33.33%     87.50% |           3     12.50%    100.00%
system.ruby.Directory_Controller.WB.GETX::total           24                      
system.ruby.Directory_Controller.WB.GETS |           8     19.51%     19.51% |          14     34.15%     53.66% |           2      4.88%     58.54% |          17     41.46%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           41                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       12450     25.04%     25.04% |       12421     24.98%     50.02% |       12241     24.62%     74.64% |       12607     25.36%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        49719                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       21156     24.74%     24.74% |       21548     25.20%     49.93% |       21240     24.84%     74.77% |       21578     25.23%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        85522                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       21156     24.74%     24.74% |       21548     25.20%     49.93% |       21240     24.84%     74.77% |       21578     25.23%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        85522                      
system.ruby.L1Cache_Controller.Load      |      882059      8.40%      8.40% |      677941      6.45%     14.85% |      676837      6.44%     21.29% |      773718      7.36%     28.65% |      773796      7.36%     36.02% |        4200      0.04%     36.06% |        4200      0.04%     36.10% |      726372      6.91%     43.01% |      912241      8.68%     51.70% |      593022      5.64%     57.34% |      826049      7.86%     65.20% |      849398      8.08%     73.29% |      626649      5.96%     79.25% |      626629      5.96%     85.22% |      724710      6.90%     92.11% |      828621      7.89%    100.00%
system.ruby.L1Cache_Controller.Load::total     10506442                      
system.ruby.L1Cache_Controller.Ifetch    |     4407748      7.91%      7.91% |     3757843      6.75%     14.66% |     3754038      6.74%     21.40% |     4062208      7.29%     28.70% |     4062647      7.29%     35.99% |           0      0.00%     35.99% |           0      0.00%     35.99% |     3912183      7.02%     43.02% |     4463672      8.01%     51.03% |     3449477      6.19%     57.23% |     4228467      7.59%     64.82% |     4264569      7.66%     72.48% |     3592621      6.45%     78.93% |     3592565      6.45%     85.38% |     3906256      7.01%     92.39% |     4237767      7.61%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55692061                      
system.ruby.L1Cache_Controller.Store     |      432129      8.48%      8.48% |      329468      6.46%     14.94% |      328882      6.45%     21.39% |      377454      7.40%     28.79% |      377521      7.41%     36.20% |        4200      0.08%     36.28% |        4200      0.08%     36.36% |      353834      6.94%     43.30% |      437869      8.59%     51.89% |      278043      5.45%     57.35% |      403713      7.92%     65.27% |      406465      7.97%     73.24% |      303216      5.95%     79.19% |      303192      5.95%     85.13% |      352811      6.92%     92.05% |      405114      7.95%    100.00%
system.ruby.L1Cache_Controller.Store::total      5098111                      
system.ruby.L1Cache_Controller.L2_Replacement |       26818     19.83%     19.83% |         270      0.20%     20.03% |         505      0.37%     20.40% |        9567      7.07%     27.48% |        9595      7.09%     34.57% |           0      0.00%     34.57% |           0      0.00%     34.57% |        2997      2.22%     36.79% |       26174     19.35%     56.14% |           0      0.00%     56.14% |       18368     13.58%     69.72% |       19168     14.17%     83.90% |           3      0.00%     83.90% |          30      0.02%     83.92% |        2920      2.16%     86.08% |       18826     13.92%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       135241                      
system.ruby.L1Cache_Controller.L1_to_L2  |       66676     10.82%     10.82% |       32327      5.24%     16.06% |       32038      5.20%     21.26% |       49987      8.11%     29.36% |       48073      7.80%     37.16% |           0      0.00%     37.16% |           0      0.00%     37.16% |       40268      6.53%     43.69% |       68793     11.16%     54.85% |       15586      2.53%     57.38% |       57749      9.37%     66.75% |       58370      9.47%     76.22% |       23581      3.82%     80.04% |       25223      4.09%     84.13% |       40169      6.52%     90.65% |       57657      9.35%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       616497                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        6991      7.82%      7.82% |        5914      6.61%     14.43% |        5812      6.50%     20.93% |        7702      8.61%     29.54% |        5769      6.45%     35.99% |           0      0.00%     35.99% |           0      0.00%     35.99% |        5852      6.54%     42.53% |        9886     11.05%     53.59% |        4968      5.55%     59.14% |        5764      6.44%     65.59% |        6454      7.22%     72.80% |        5288      5.91%     78.72% |        6936      7.76%     86.47% |        6081      6.80%     93.27% |        6019      6.73%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        89436                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         194      5.59%      5.59% |         200      5.76%     11.35% |         208      5.99%     17.35% |         181      5.22%     22.56% |         170      4.90%     27.46% |           0      0.00%     27.46% |           0      0.00%     27.46% |         201      5.79%     33.26% |         150      4.32%     37.58% |         190      5.48%     43.05% |         984     28.36%     71.41% |         221      6.37%     77.78% |         209      6.02%     83.80% |         210      6.05%     89.86% |         187      5.39%     95.24% |         165      4.76%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         3470                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        7185      7.73%      7.73% |        6114      6.58%     14.31% |        6020      6.48%     20.79% |        7883      8.48%     29.28% |        5939      6.39%     35.67% |           0      0.00%     35.67% |           0      0.00%     35.67% |        6053      6.52%     42.19% |       10036     10.80%     52.99% |        5158      5.55%     58.54% |        6748      7.26%     65.80% |        6675      7.18%     72.99% |        5497      5.92%     78.91% |        7146      7.69%     86.60% |        6268      6.75%     93.34% |        6184      6.66%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        92906                      
system.ruby.L1Cache_Controller.Other_GETX |      111799      6.09%      6.09% |      112233      6.11%     12.19% |      112279      6.11%     18.31% |      112186      6.11%     24.41% |      112135      6.10%     30.51% |      121958      6.64%     37.15% |      121958      6.64%     43.79% |      112138      6.10%     49.89% |      119984      6.53%     56.43% |      119937      6.53%     62.95% |      111948      6.09%     69.05% |      120008      6.53%     75.58% |      112289      6.11%     81.69% |      112297      6.11%     87.80% |      112298      6.11%     93.91% |      111798      6.09%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1837245                      
system.ruby.L1Cache_Controller.Other_GETS |      375338      5.88%      5.88% |      408178      6.39%     12.27% |      408325      6.39%     18.66% |      392338      6.14%     24.80% |      392351      6.14%     30.95% |      425411      6.66%     37.61% |      425411      6.66%     44.27% |      400266      6.27%     50.54% |      367879      5.76%     56.30% |      416255      6.52%     62.81% |      383670      6.01%     68.82% |      374921      5.87%     74.69% |      416255      6.52%     81.21% |      416253      6.52%     87.73% |      400423      6.27%     94.00% |      383351      6.00%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6386625                      
system.ruby.L1Cache_Controller.Ack       |      916712     11.15%     11.15% |      417602      5.08%     16.23% |      414707      5.04%     21.28% |      655907      7.98%     29.25% |      656477      7.99%     37.24% |       12621      0.15%     37.39% |       12621      0.15%     37.55% |      537707      6.54%     44.09% |      905822     11.02%     55.10% |      180887      2.20%     57.31% |      789497      9.60%     66.91% |      799832      9.73%     76.64% |      295607      3.60%     80.23% |      295517      3.59%     83.83% |      532952      6.48%     90.31% |      796532      9.69%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8221000                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       61119     11.15%     11.15% |       27845      5.08%     16.23% |       27652      5.04%     21.27% |       43732      7.98%     29.25% |       43770      7.98%     37.23% |         889      0.16%     37.39% |         889      0.16%     37.56% |       35852      6.54%     44.10% |       60393     11.02%     55.11% |       12064      2.20%     57.31% |       52638      9.60%     66.91% |       53327      9.73%     76.64% |       19712      3.60%     80.24% |       19706      3.59%     83.83% |       35535      6.48%     90.31% |       53107      9.69%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       548230                      
system.ruby.L1Cache_Controller.Writeback_Ack |       26818     19.83%     19.83% |         270      0.20%     20.03% |         505      0.37%     20.40% |        9567      7.07%     27.48% |        9595      7.09%     34.57% |           0      0.00%     34.57% |           0      0.00%     34.57% |        2997      2.22%     36.79% |       26174     19.35%     56.14% |           0      0.00%     56.14% |       18368     13.58%     69.72% |       19168     14.17%     83.90% |           3      0.00%     83.90% |          30      0.02%     83.92% |        2920      2.16%     86.08% |       18826     13.92%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       135241                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       61120     11.15%     11.15% |       27846      5.08%     16.23% |       27653      5.04%     21.27% |       43733      7.98%     29.25% |       43771      7.98%     37.23% |         889      0.16%     37.39% |         889      0.16%     37.56% |       35853      6.54%     44.10% |       60394     11.02%     55.11% |       12065      2.20%     57.31% |       52639      9.60%     66.91% |       53328      9.73%     76.64% |       19713      3.60%     80.24% |       19707      3.59%     83.83% |       35536      6.48%     90.31% |       53108      9.69%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       548244                      
system.ruby.L1Cache_Controller.I.Load    |       48933     12.08%     12.08% |       16128      3.98%     16.06% |       15981      3.95%     20.01% |       31957      7.89%     27.90% |       31943      7.89%     35.78% |         364      0.09%     35.87% |         364      0.09%     35.96% |       24036      5.93%     41.90% |       56395     13.92%     55.82% |        8051      1.99%     57.81% |       40612     10.03%     67.84% |       49358     12.19%     80.02% |        8051      1.99%     82.01% |        8053      1.99%     84.00% |       23882      5.90%     89.89% |       40932     10.11%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       405040                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1504      7.25%      7.25% |        1469      7.08%     14.34% |        1469      7.08%     21.42% |        1480      7.14%     28.56% |        1481      7.14%     35.70% |           0      0.00%     35.70% |           0      0.00%     35.70% |        1473      7.10%     42.81% |        1501      7.24%     50.05% |        1469      7.08%     57.13% |        1493      7.20%     64.33% |        1496      7.21%     71.55% |        1469      7.08%     78.63% |        1469      7.08%     85.71% |        1470      7.09%     92.80% |        1492      7.20%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20735                      
system.ruby.L1Cache_Controller.I.Store   |       10683      8.72%      8.72% |       10249      8.37%     17.09% |       10203      8.33%     25.42% |       10296      8.41%     33.83% |       10347      8.45%     42.28% |         525      0.43%     42.71% |         525      0.43%     43.14% |       10344      8.45%     51.58% |        2498      2.04%     53.62% |        2545      2.08%     55.70% |       10534      8.60%     64.30% |        2474      2.02%     66.32% |       10193      8.32%     74.64% |       10185      8.32%     82.96% |       10184      8.32%     91.28% |       10684      8.72%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       122469                      
system.ruby.L1Cache_Controller.I.Other_GETX |      111749      6.09%      6.09% |      112183      6.11%     12.20% |      112229      6.11%     18.31% |      112136      6.11%     24.41% |      112085      6.10%     30.52% |      121769      6.63%     37.15% |      121769      6.63%     43.78% |      112088      6.10%     49.89% |      119934      6.53%     56.42% |      119887      6.53%     62.95% |      111898      6.09%     69.04% |      119958      6.53%     75.58% |      112239      6.11%     81.69% |      112247      6.11%     87.80% |      112248      6.11%     93.91% |      111748      6.09%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1836167                      
system.ruby.L1Cache_Controller.I.Other_GETS |      375286      5.88%      5.88% |      408126      6.39%     12.27% |      408273      6.39%     18.66% |      392286      6.14%     24.81% |      392299      6.14%     30.95% |      424879      6.65%     37.61% |      424879      6.65%     44.26% |      400214      6.27%     50.53% |      367827      5.76%     56.29% |      416203      6.52%     62.81% |      383618      6.01%     68.82% |      374869      5.87%     74.69% |      416203      6.52%     81.21% |      416201      6.52%     87.73% |      400371      6.27%     94.00% |      383299      6.00%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6384833                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192859      7.12%      7.12% |      192657      7.12%     14.24% |      192684      7.12%     21.36% |      192849      7.12%     28.48% |      192957      7.13%     35.61% |        3836      0.14%     35.75% |        3836      0.14%     35.89% |      192767      7.12%     43.01% |      193221      7.14%     50.15% |      192713      7.12%     57.27% |      192897      7.13%     64.40% |      193075      7.13%     71.53% |      192597      7.11%     78.64% |      192708      7.12%     85.76% |      192590      7.11%     92.88% |      192856      7.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2707102                      
system.ruby.L1Cache_Controller.M.Ifetch  |     4406050      7.91%      7.91% |     3756170      6.75%     14.66% |     3752361      6.74%     21.40% |     4060547      7.29%     28.70% |     4060996      7.30%     35.99% |           0      0.00%     35.99% |           0      0.00%     35.99% |     3910509      7.02%     43.02% |     4462021      8.02%     51.03% |     3447818      6.19%     57.23% |     4225990      7.59%     64.82% |     4262851      7.66%     72.48% |     3590943      6.45%     78.93% |     3590886      6.45%     85.38% |     3904599      7.01%     92.39% |     4236110      7.61%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55667851                      
system.ruby.L1Cache_Controller.M.Store   |       41301     13.82%     13.82% |        8651      2.90%     16.72% |        8502      2.85%     19.56% |       24414      8.17%     27.73% |       24398      8.17%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |       16546      5.54%     41.44% |       48748     16.32%     57.75% |         577      0.19%     57.95% |       33019     11.05%     69.00% |       41753     13.97%     82.97% |         576      0.19%     83.16% |         576      0.19%     83.36% |       16386      5.48%     88.84% |       33341     11.16%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       298788                      
system.ruby.L1Cache_Controller.M.L2_Replacement |        8093     16.28%     16.28% |         171      0.34%     16.62% |         401      0.81%     17.43% |        4579      9.21%     26.64% |        4680      9.41%     36.05% |           0      0.00%     36.05% |           0      0.00%     36.05% |        1940      3.90%     39.95% |        7647     15.38%     55.33% |           0      0.00%     55.33% |        6801     13.68%     69.01% |        6730     13.54%     82.55% |           3      0.01%     82.55% |          17      0.03%     82.59% |        1690      3.40%     85.99% |        6967     14.01%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        49719                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12131      7.19%      7.19% |       12001      7.12%     14.31% |       11982      7.11%     21.42% |       11957      7.09%     28.51% |       11838      7.02%     35.53% |           0      0.00%     35.53% |           0      0.00%     35.53% |       11929      7.07%     42.61% |       11987      7.11%     49.72% |       11868      7.04%     56.75% |       12759      7.57%     64.32% |       12013      7.12%     71.45% |       12033      7.14%     78.58% |       11927      7.07%     85.66% |       12121      7.19%     92.84% |       12065      7.16%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       168611                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3524      7.29%      7.29% |        3495      7.23%     14.51% |        3467      7.17%     21.68% |        3433      7.10%     28.78% |        3323      6.87%     35.65% |           0      0.00%     35.65% |           0      0.00%     35.65% |        3413      7.06%     42.70% |        3440      7.11%     49.81% |        3393      7.01%     56.83% |        3399      7.03%     63.86% |        3413      7.06%     70.91% |        3511      7.26%     78.17% |        3413      7.06%     85.23% |        3619      7.48%     92.71% |        3526      7.29%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        48369                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         194      5.59%      5.59% |         200      5.76%     11.35% |         208      5.99%     17.35% |         181      5.22%     22.56% |         170      4.90%     27.46% |           0      0.00%     27.46% |           0      0.00%     27.46% |         201      5.79%     33.26% |         150      4.32%     37.58% |         190      5.48%     43.05% |         984     28.36%     71.41% |         221      6.37%     77.78% |         209      6.02%     83.80% |         210      6.05%     89.86% |         187      5.39%     95.24% |         165      4.76%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         3470                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      634851      8.67%      8.67% |      464777      6.35%     15.02% |      463845      6.33%     21.35% |      543267      7.42%     28.77% |      544555      7.44%     36.20% |           0      0.00%     36.20% |           0      0.00%     36.20% |      505183      6.90%     43.10% |      653591      8.92%     52.03% |      387974      5.30%     57.32% |      588087      8.03%     65.35% |      601435      8.21%     73.57% |      421689      5.76%     79.32% |      420492      5.74%     85.07% |      503588      6.88%     91.94% |      590056      8.06%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7323390                      
system.ruby.L1Cache_Controller.MM.Store  |      378561      8.13%      8.13% |      309028      6.63%     14.76% |      308690      6.63%     21.39% |      340681      7.31%     28.70% |      341341      7.33%     36.03% |        3675      0.08%     36.11% |        3675      0.08%     36.19% |      325476      6.99%     43.17% |      385761      8.28%     51.45% |      274235      5.89%     57.34% |      358841      7.70%     65.05% |      361307      7.76%     72.80% |      291470      6.26%     79.06% |      290868      6.24%     85.30% |      324807      6.97%     92.28% |      359819      7.72%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4658235                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |       18725     21.89%     21.89% |          99      0.12%     22.01% |         104      0.12%     22.13% |        4988      5.83%     27.96% |        4915      5.75%     33.71% |           0      0.00%     33.71% |           0      0.00%     33.71% |        1057      1.24%     34.95% |       18527     21.66%     56.61% |           0      0.00%     56.61% |       11567     13.53%     70.14% |       12438     14.54%     84.68% |           0      0.00%     84.68% |          13      0.02%     84.70% |        1230      1.44%     86.13% |       11859     13.87%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        85522                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       54545     12.18%     12.18% |       20326      4.54%     16.72% |       20056      4.48%     21.19% |       38030      8.49%     29.69% |       36235      8.09%     37.78% |           0      0.00%     37.78% |           0      0.00%     37.78% |       28339      6.33%     44.10% |       56806     12.68%     56.79% |        3718      0.83%     57.62% |       44990     10.04%     67.66% |       46357     10.35%     78.01% |       11548      2.58%     80.59% |       13296      2.97%     83.56% |       28048      6.26%     89.82% |       45592     10.18%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       447886                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        3467      8.44%      8.44% |        2419      5.89%     14.33% |        2345      5.71%     20.04% |        4269     10.40%     30.44% |        2446      5.96%     36.39% |           0      0.00%     36.39% |           0      0.00%     36.39% |        2439      5.94%     42.33% |        6446     15.70%     58.03% |        1575      3.84%     61.86% |        2365      5.76%     67.62% |        3041      7.40%     75.03% |        1777      4.33%     79.36% |        3523      8.58%     87.93% |        2462      6.00%     93.93% |        2493      6.07%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        41067                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3517      7.29%      7.29% |        3487      7.23%     14.52% |        3458      7.17%     21.68% |        3425      7.10%     28.78% |        3314      6.87%     35.65% |           0      0.00%     35.65% |           0      0.00%     35.65% |        3405      7.06%     42.71% |        3431      7.11%     49.82% |        3385      7.02%     56.83% |        3390      7.03%     63.86% |        3405      7.06%     70.92% |        3502      7.26%     78.17% |        3404      7.05%     85.23% |        3610      7.48%     92.71% |        3517      7.29%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        48250                      
system.ruby.L1Cache_Controller.MR.Ifetch |         194      5.59%      5.59% |         200      5.76%     11.35% |         208      5.99%     17.35% |         181      5.22%     22.56% |         170      4.90%     27.46% |           0      0.00%     27.46% |           0      0.00%     27.46% |         201      5.79%     33.26% |         150      4.32%     37.58% |         190      5.48%     43.05% |         984     28.36%     71.41% |         221      6.37%     77.78% |         209      6.02%     83.80% |         210      6.05%     89.86% |         187      5.39%     95.24% |         165      4.76%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         3470                      
system.ruby.L1Cache_Controller.MR.Store  |           7      5.88%      5.88% |           8      6.72%     12.61% |           9      7.56%     20.17% |           8      6.72%     26.89% |           9      7.56%     34.45% |           0      0.00%     34.45% |           0      0.00%     34.45% |           8      6.72%     41.18% |           9      7.56%     48.74% |           8      6.72%     55.46% |           9      7.56%     63.03% |           8      6.72%     69.75% |           9      7.56%     77.31% |           9      7.56%     84.87% |           9      7.56%     92.44% |           9      7.56%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          119                      
system.ruby.L1Cache_Controller.MMR.Load  |        1894      8.37%      8.37% |         890      3.94%     12.31% |         868      3.84%     16.15% |        2217      9.80%     25.95% |        1023      4.52%     30.47% |           0      0.00%     30.47% |           0      0.00%     30.47% |         980      4.33%     34.81% |        5596     24.74%     59.55% |         898      3.97%     63.52% |        1059      4.68%     68.20% |        2123      9.39%     77.59% |         810      3.58%     81.17% |        1970      8.71%     89.88% |        1039      4.59%     94.47% |        1250      5.53%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        22617                      
system.ruby.L1Cache_Controller.MMR.Store |        1573      8.53%      8.53% |        1529      8.29%     16.81% |        1477      8.01%     24.82% |        2052     11.12%     35.94% |        1423      7.71%     43.65% |           0      0.00%     43.65% |           0      0.00%     43.65% |        1459      7.91%     51.56% |         850      4.61%     56.17% |         677      3.67%     59.84% |        1306      7.08%     66.92% |         918      4.98%     71.89% |         967      5.24%     77.13% |        1553      8.42%     85.55% |        1423      7.71%     93.26% |        1243      6.74%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        18450                      
system.ruby.L1Cache_Controller.IM.Ack    |      159990      8.74%      8.74% |      153489      8.39%     17.13% |      152801      8.35%     25.48% |      154164      8.42%     33.90% |      154935      8.47%     42.37% |        5978      0.33%     42.69% |        5900      0.32%     43.01% |      154971      8.47%     51.48% |       37340      2.04%     53.52% |       37941      2.07%     55.60% |      157811      8.62%     64.22% |       36962      2.02%     66.24% |      152748      8.35%     74.58% |      152614      8.34%     82.92% |      152612      8.34%     91.26% |      159956      8.74%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1830212                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10683      8.72%      8.72% |       10249      8.37%     17.09% |       10203      8.33%     25.42% |       10296      8.41%     33.83% |       10347      8.45%     42.28% |         525      0.43%     42.71% |         525      0.43%     43.14% |       10344      8.45%     51.58% |        2498      2.04%     53.62% |        2545      2.08%     55.70% |       10534      8.60%     64.30% |        2474      2.02%     66.32% |       10193      8.32%     74.64% |       10185      8.32%     82.96% |       10184      8.32%     91.28% |       10684      8.72%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       122469                      
system.ruby.L1Cache_Controller.SM.Ack    |           5      4.59%      4.59% |           5      4.59%      9.17% |           9      8.26%     17.43% |           3      2.75%     20.18% |           5      4.59%     24.77% |           0      0.00%     24.77% |           0      0.00%     24.77% |           5      4.59%     29.36% |           9      8.26%     37.61% |           8      7.34%     44.95% |           8      7.34%     52.29% |          12     11.01%     63.30% |           7      6.42%     69.72% |          11     10.09%     79.82% |           9      8.26%     88.07% |          13     11.93%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          109                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           9     10.34%     10.34% |           9     10.34%     20.69% |           5      5.75%     26.44% |          11     12.64%     39.08% |           9     10.34%     49.43% |           0      0.00%     49.43% |           0      0.00%     49.43% |           9     10.34%     59.77% |           5      5.75%     65.52% |           6      6.90%     72.41% |           6      6.90%     79.31% |           2      2.30%     81.61% |           7      8.05%     89.66% |           3      3.45%     93.10% |           5      5.75%     98.85% |           1      1.15%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           87                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            2                      
system.ruby.L1Cache_Controller.M_W.Ifetch |           0      0.00%      0.00% |           4     80.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total            5                      
system.ruby.L1Cache_Controller.M_W.Store |           3     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     22.22%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           0      0.00%     55.56% |           2     22.22%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            9                      
system.ruby.L1Cache_Controller.M_W.Ack   |         710      6.94%      6.94% |         628      6.14%     13.08% |         633      6.19%     19.27% |         630      6.16%     25.43% |         738      7.21%     32.64% |        1567     15.32%     47.96% |        1648     16.11%     64.07% |         516      5.04%     69.12% |         406      3.97%     73.09% |         619      6.05%     79.14% |         438      4.28%     83.42% |         282      2.76%     86.18% |         325      3.18%     89.35% |         402      3.93%     93.28% |         393      3.84%     97.13% |         294      2.87%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total        10229                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       50433     11.85%     11.85% |       17596      4.13%     15.98% |       17449      4.10%     20.08% |       33436      7.85%     27.93% |       33421      7.85%     35.78% |         364      0.09%     35.87% |         364      0.09%     35.95% |       25508      5.99%     41.94% |       57893     13.60%     55.54% |        9519      2.24%     57.78% |       42103      9.89%     67.67% |       50853     11.94%     79.61% |        9519      2.24%     81.85% |        9521      2.24%     84.08% |       25350      5.95%     90.04% |       42423      9.96%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       425752                      
system.ruby.L1Cache_Controller.MM_W.Store |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            3                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         238      4.11%      4.11% |         220      3.80%      7.91% |         218      3.76%     11.67% |         250      4.32%     15.99% |         259      4.47%     20.46% |        1547     26.71%     47.17% |        1625     28.06%     75.22% |         163      2.81%     78.04% |         110      1.90%     79.94% |         208      3.59%     83.53% |         175      3.02%     86.55% |         122      2.11%     88.66% |         121      2.09%     90.75% |         135      2.33%     93.08% |         123      2.12%     95.20% |         278      4.80%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         5792                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10686      8.72%      8.72% |       10249      8.37%     17.09% |       10203      8.33%     25.42% |       10296      8.41%     33.83% |       10349      8.45%     42.28% |         525      0.43%     42.71% |         525      0.43%     43.14% |       10344      8.45%     51.58% |        2500      2.04%     53.62% |        2545      2.08%     55.70% |       10535      8.60%     64.30% |        2474      2.02%     66.32% |       10193      8.32%     74.65% |       10185      8.32%     82.96% |       10185      8.32%     91.28% |       10684      8.72%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       122478                      
system.ruby.L1Cache_Controller.IS.Ack    |      755751     11.86%     11.86% |      263243      4.13%     15.99% |      261036      4.10%     20.08% |      500839      7.86%     27.94% |      500522      7.85%     35.79% |        3529      0.06%     35.84% |        3448      0.05%     35.90% |      382035      5.99%     41.89% |      867952     13.62%     55.51% |      142096      2.23%     57.74% |      631056      9.90%     67.64% |      762452     11.96%     79.60% |      142396      2.23%     81.83% |      142348      2.23%     84.06% |      379805      5.96%     90.02% |      635990      9.98%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6374498                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       50436     11.85%     11.85% |       17596      4.13%     15.98% |       17449      4.10%     20.08% |       33436      7.85%     27.93% |       33423      7.85%     35.78% |         364      0.09%     35.87% |         364      0.09%     35.95% |       25508      5.99%     41.94% |       57895     13.60%     55.54% |        9519      2.24%     57.78% |       42104      9.89%     67.67% |       50853     11.94%     79.61% |        9519      2.24%     81.85% |        9521      2.24%     84.08% |       25351      5.95%     90.04% |       42423      9.96%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       425761                      
system.ruby.L1Cache_Controller.SS.Ack    |           9     12.33%     12.33% |           8     10.96%     23.29% |           5      6.85%     30.14% |          10     13.70%     43.84% |           9     12.33%     56.16% |           0      0.00%     56.16% |           0      0.00%     56.16% |           8     10.96%     67.12% |           0      0.00%     67.12% |           9     12.33%     79.45% |           3      4.11%     83.56% |           0      0.00%     83.56% |           3      4.11%     87.67% |           4      5.48%     93.15% |           5      6.85%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total           73                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           5     12.20%     12.20% |           2      4.88%     17.07% |           0      0.00%     17.07% |           3      7.32%     24.39% |           4      9.76%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           1      2.44%     36.59% |           7     17.07%     53.66% |           0      0.00%     53.66% |           4      9.76%     63.41% |           2      4.88%     68.29% |           0      0.00%     68.29% |           2      4.88%     73.17% |           1      2.44%     75.61% |          10     24.39%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           41                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           1      4.17%      4.17% |           0      0.00%      4.17% |           2      8.33%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           2      8.33%     20.83% |           3     12.50%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |          16     66.67%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total           24                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |       26818     19.83%     19.83% |         270      0.20%     20.03% |         505      0.37%     20.40% |        9567      7.07%     27.48% |        9595      7.09%     34.57% |           0      0.00%     34.57% |           0      0.00%     34.57% |        2997      2.22%     36.79% |       26174     19.35%     56.14% |           0      0.00%     56.14% |       18368     13.58%     69.72% |       19168     14.17%     83.90% |           3      0.00%     83.90% |          30      0.02%     83.92% |        2920      2.16%     86.08% |       18826     13.92%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       135241                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        3718      7.17%      7.17% |        3695      7.13%     14.30% |        3675      7.09%     21.39% |        3614      6.97%     28.36% |        3493      6.74%     35.10% |           0      0.00%     35.10% |           0      0.00%     35.10% |        3614      6.97%     42.07% |        3590      6.93%     49.00% |        3583      6.91%     55.91% |        4383      8.46%     64.36% |        3634      7.01%     71.37% |        3720      7.18%     78.55% |        3623      6.99%     85.54% |        3806      7.34%     92.88% |        3691      7.12%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        51839                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        3467      8.44%      8.44% |        2419      5.89%     14.33% |        2345      5.71%     20.04% |        4269     10.40%     30.44% |        2446      5.96%     36.39% |           0      0.00%     36.39% |           0      0.00%     36.39% |        2439      5.94%     42.33% |        6446     15.70%     58.03% |        1575      3.84%     61.86% |        2365      5.76%     67.62% |        3041      7.40%     75.03% |        1777      4.33%     79.36% |        3523      8.58%     87.93% |        2462      6.00%     93.93% |        2493      6.07%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        41067                      

---------- End Simulation Statistics   ----------
