
*** Running vivado
    with args -log pipelinecpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipelinecpu.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pipelinecpu.tcl -notrace
Command: synth_design -top pipelinecpu -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25536 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 531.938 ; gain = 245.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelinecpu' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'NPC' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (1#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'code.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v:35]
INFO: [Synth 8-6155] done synthesizing module 'IM' (3#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'IfToId' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IfToId' (4#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'adr' does not match port width (26) of module 'IfToId' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:122]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (5#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ctrl' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ctrl' (6#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Rf' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Rf' (7#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v:23]
INFO: [Synth 8-6157] synthesizing module 'exp' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exp' (8#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v:23]
INFO: [Synth 8-6157] synthesizing module 'CMP' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:45]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (9#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:23]
INFO: [Synth 8-6157] synthesizing module 'stall_solve' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stall_solve' (10#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'IdToEx' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IdToEx' (11#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v:23]
INFO: [Synth 8-6157] synthesizing module 'Foward' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Foward' (12#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v:23]
INFO: [Synth 8-6157] synthesizing module 'MFA' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MFA' (13#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v:23]
INFO: [Synth 8-6157] synthesizing module 'MFB' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MFB' (14#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (15#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ExToMem' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ExToMem' (16#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v:23]
WARNING: [Synth 8-7023] instance 'EX_MEM' of module 'ExToMem' has 22 connections declared, but only 20 given [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:324]
INFO: [Synth 8-6157] synthesizing module 'DM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:78]
INFO: [Synth 8-6155] done synthesizing module 'DM' (17#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MemToWb' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MemToWb' (18#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v:23]
INFO: [Synth 8-6157] synthesizing module 'stall_creat' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:23]
WARNING: [Synth 8-6104] Input port 'stall_rs0_E1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:47]
WARNING: [Synth 8-6104] Input port 'stall_rs0_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:49]
WARNING: [Synth 8-6104] Input port 'stall_rs1_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:50]
WARNING: [Synth 8-6104] Input port 'stall_rs0_M1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:55]
WARNING: [Synth 8-6104] Input port 'stall_rt0_E1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:57]
WARNING: [Synth 8-6104] Input port 'stall_rt0_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:58]
WARNING: [Synth 8-6104] Input port 'stall_rt1_E2' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:59]
WARNING: [Synth 8-6104] Input port 'stall_rt0_M1' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:60]
WARNING: [Synth 8-6104] Input port 'stall_rs' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:62]
WARNING: [Synth 8-6104] Input port 'stall_rt' has an internal driver [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stall_creat' (19#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v:23]
WARNING: [Synth 8-7023] instance 'Stall_Creat' of module 'stall_creat' has 24 connections declared, but only 23 given [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:380]
WARNING: [Synth 8-3848] Net stall_rs in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rs0_E1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rs0_E2 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rs0_M1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt0_E1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt0_E2 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt1_E2 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net stall_rt0_M1 in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:59]
WARNING: [Synth 8-3848] Net rtM in module/entity pipelinecpu does not have driver. [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:81]
INFO: [Synth 8-6155] done synthesizing module 'pipelinecpu' (20#1) [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:23]
WARNING: [Synth 8-3331] design stall_creat has unconnected port Tuse_rt2
WARNING: [Synth 8-3331] design DM has unconnected port din_store[1]
WARNING: [Synth 8-3331] design DM has unconnected port din_store[0]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[31]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[30]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[29]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[28]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[27]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[26]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[25]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[24]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[23]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[22]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[21]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[20]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[19]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[18]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[17]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[16]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[15]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[14]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[13]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[12]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[11]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[10]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[1]
WARNING: [Synth 8-3331] design IM has unconnected port in_adr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 692.730 ; gain = 406.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 692.730 ; gain = 406.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 692.730 ; gain = 406.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'npc_reg' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'cmp_b_reg' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'cmp_a_reg' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'alu_a_reg' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'alu_b1_reg' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'd_out_reg' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 895.523 ; gain = 609.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |DM__GB0          |           1|     44800|
|2     |DM__GB1          |           1|     12649|
|3     |DM__GB2          |           1|     15244|
|4     |DM__GB3          |           1|     18872|
|5     |pipelinecpu__GC0 |           1|      7288|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 43    
	                8 Bit    Registers := 256   
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 6     
	  33 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 400   
	   2 Input      8 Bit        Muxes := 510   
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 258   
	   2 Input      1 Bit        Muxes := 930   
	   3 Input      1 Bit        Muxes := 128   
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipelinecpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module DM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   4 Input      8 Bit        Muxes := 400   
	   2 Input      8 Bit        Muxes := 510   
	   4 Input      2 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 253   
	   2 Input      1 Bit        Muxes := 897   
	   3 Input      1 Bit        Muxes := 128   
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module NPC 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IfToId 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module Rf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module exp 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module CMP 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module stall_solve 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module IdToEx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
Module Foward 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module MFA 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MFB 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module ExToMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module MemToWb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[6]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[7]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[8]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[9]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[10]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[11]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[12]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[13]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[14]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[15]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[24]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[25]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[21]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[22]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[23]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[2]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[3]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[1]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[5]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[4]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[0]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX/rdE_reg[3]' (FDC) to 'i_0/ID_EX/rsE_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[19]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX/rdE_reg[4]' (FDC) to 'i_0/ID_EX/rtE_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[20]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX/rdE_reg[0]' (FDC) to 'i_0/ID_EX/rtE_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[16]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX/rdE_reg[1]' (FDC) to 'i_0/ID_EX/rtE_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[17]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/ID_EX/rdE_reg[2]' (FDC) to 'i_0/ID_EX/rtE_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[18]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[26]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[27]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[30]' (FDCE) to 'i_0/if_id/instruct_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[31]' (FDCE) to 'i_0/if_id/instruct_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/if_id/instruct_reg[29]' (FDCE) to 'i_0/if_id/instruct_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_id/instruct_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[1]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[0]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[2]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[3]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[4]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[5]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[6]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[7]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[8]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[9]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[10]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[11]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[12]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[13]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[14]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[15]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[16]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[17]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[18]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[19]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[20]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[21]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[22]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[23]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[24]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[25]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[26]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[27]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[28]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[29]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[30]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/pc_/inst_reg[31]' (FDCE) to 'i_0/if_id/pc_plus4D_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_MEM/write_regM_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_MEM/write_regM_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_MEM/write_regM_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_MEM/write_regM_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_MEM/write_regM_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_a_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cmp/cmp_b_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IM          | p_0_out    | 256x1         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:04 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
Synthesis Optimization Complete : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 901.523 ; gain = 615.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 57 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:27 . Memory (MB): peak = 908.984 ; gain = 646.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.runs/synth_1/pipelinecpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipelinecpu_utilization_synth.rpt -pb pipelinecpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 25 10:54:08 2021...
