

================================================================
== Vitis HLS Report for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8'
================================================================
* Date:           Tue Jul  9 12:48:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_7_VITIS_LOOP_114_8  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_149_p2      |         +|   0|  0|  18|          11|           1|
    |add_ln113_fu_161_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln114_fu_248_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln122_fu_225_p2        |         +|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |e_last_V_fu_242_p2         |       and|   0|  0|   2|           1|           1|
    |cmp11062_fu_207_p2         |      icmp|   0|  0|  10|           6|           5|
    |cmp110_mid1_fu_201_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln113_fu_143_p2       |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln114_fu_167_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln129_fu_236_p2       |      icmp|   0|  0|  10|           6|           5|
    |select_ln113_1_fu_181_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln113_2_fu_213_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln113_fu_173_p3     |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 133|          74|          59|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |OUTPUT_STREAM_TDATA_blk_n               |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |i_fu_74                                 |   9|          2|    6|         12|
    |indvar_flatten53_fu_78                  |   9|          2|   11|         22|
    |j_fu_70                                 |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   49|         98|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |e_last_V_reg_303         |   1|   0|    1|          0|
    |i_fu_74                  |   6|   0|    6|          0|
    |indvar_flatten53_fu_78   |  11|   0|   11|          0|
    |j_fu_70                  |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8|  return value|
|OUTPUT_STREAM_TREADY  |   in|    1|        axis|                                       OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TDATA   |  out|   32|        axis|                                       OUTPUT_STREAM_V_data_V|       pointer|
|out_r_address0        |  out|   10|   ap_memory|                                                        out_r|         array|
|out_r_ce0             |  out|    1|   ap_memory|                                                        out_r|         array|
|out_r_q0              |   in|   32|   ap_memory|                                                        out_r|         array|
|OUTPUT_STREAM_TVALID  |  out|    1|        axis|                                       OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST   |  out|    5|        axis|                                       OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP   |  out|    4|        axis|                                       OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB   |  out|    4|        axis|                                       OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER   |  out|    4|        axis|                                       OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST   |  out|    1|        axis|                                       OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID     |  out|    5|        axis|                                         OUTPUT_STREAM_V_id_V|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

