$date
	Mon May 29 17:13:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gatesTB $end
$var wire 1 ! xr $end
$var wire 1 " r $end
$var wire 1 # nxr $end
$var wire 1 $ nr $end
$var wire 1 % nnd $end
$var wire 1 & nd $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module dut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 & nd $end
$var wire 1 % nnd $end
$var wire 1 $ nr $end
$var wire 1 # nxr $end
$var wire 1 " r $end
$var wire 1 ! xr $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
1%
1$
1#
0"
0!
$end
#10
0$
0#
1"
1!
1(
#20
0(
1'
#30
0%
1#
1&
0!
1(
#40
