

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 16:00:38 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Pool_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    11.719|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  60385|  60385|  60385|  60385|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  60384|  60384|      1887|          -|          -|    32|    no    |
        | + Row_Loop           |   1885|   1885|       145|          -|          -|    13|    no    |
        |  ++ Col_Loop         |    143|    143|        11|          -|          -|    13|    no    |
        |   +++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    496|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        -|      -|     158|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     224|    881|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_283_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_267_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_237_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln23_1_fu_463_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_319_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_1_fu_469_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_325_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln28_1_fu_351_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_2_fu_478_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_495_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_334_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_527_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_509_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_295_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_223_p2              |     +    |      0|  0|  15|           6|           1|
    |r_fu_249_p2              |     +    |      0|  0|  13|           4|           1|
    |and_ln28_1_fu_439_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_609_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_615_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_433_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_217_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln13_fu_243_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_289_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln23_1_fu_457_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_313_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_403_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_415_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_421_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_573_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_579_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_591_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_597_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_397_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_273_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_427_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_585_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_603_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_409_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_621_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_445_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 496|         277|         207|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_0_reg_152          |   9|          2|    4|          8|
    |conv_1_out_address0  |  15|          3|   15|         45|
    |f_0_reg_118          |   9|          2|    6|         12|
    |grp_fu_210_p1        |  15|          3|   32|         96|
    |max_1_0_reg_164      |   9|          2|   32|         64|
    |max_1_1_reg_187      |   9|          2|   32|         64|
    |mpc_0_0_reg_176      |   9|          2|    2|          4|
    |mpc_0_1_reg_199      |   9|          2|    2|          4|
    |phi_mul_reg_140      |   9|          2|    8|         16|
    |r_0_reg_129          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 146|         31|  138|        330|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_648     |   8|   0|    8|          0|
    |add_ln23_1_reg_706   |   2|   0|    2|          0|
    |add_ln23_reg_688     |   2|   0|    2|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_152          |   4|   0|    4|          0|
    |c_reg_674            |   4|   0|    4|          0|
    |f_0_reg_118          |   6|   0|    6|          0|
    |f_reg_632            |   6|   0|    6|          0|
    |max_1_0_reg_164      |  32|   0|   32|          0|
    |max_1_1_reg_187      |  32|   0|   32|          0|
    |mpc_0_0_reg_176      |   2|   0|    2|          0|
    |mpc_0_1_reg_199      |   2|   0|    2|          0|
    |mul_ln28_1_reg_666   |   9|   0|   10|          1|
    |mul_ln28_reg_661     |   9|   0|   10|          1|
    |phi_mul_reg_140      |   8|   0|    8|          0|
    |r_0_reg_129          |   4|   0|    4|          0|
    |r_reg_656            |   4|   0|    4|          0|
    |shl_ln1_reg_679      |   4|   0|    5|          1|
    |zext_ln13_1_reg_643  |   6|   0|   14|          8|
    |zext_ln13_reg_637    |   6|   0|   16|         10|
    +---------------------+----+----+-----+-----------+
    |Total                | 158|   0|  179|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

