
---------- Begin Simulation Statistics ----------
final_tick                               66393755539000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91066                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844416                       # Number of bytes of host memory used
host_op_rate                                   106458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10981.05                       # Real time elapsed on the host
host_tick_rate                             6046211971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1169017174                       # Number of ops (including micro ops) simulated
sim_seconds                                 66.393756                       # Number of seconds simulated
sim_ticks                                66393755539000                       # Number of ticks simulated
system.cpu.Branches                         115799494                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1169017174                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     132787511078                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               132787511078                       # Number of busy cycles
system.cpu.num_cc_register_reads            255074934                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           245281067                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     82405490                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                    31472244                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             839144939                       # Number of integer alu accesses
system.cpu.num_int_insts                    839144939                       # number of integer instructions
system.cpu.num_int_register_reads          2219092761                       # number of times the integer registers were read
system.cpu.num_int_register_writes          829922613                       # number of times the integer registers were written
system.cpu.num_load_insts                   232776572                       # Number of load instructions
system.cpu.num_mem_refs                     322773405                       # number of memory refs
system.cpu.num_store_insts                   89996833                       # Number of store instructions
system.cpu.num_vec_alu_accesses             451977352                       # Number of vector alu accesses
system.cpu.num_vec_insts                    451977352                       # number of vector instructions
system.cpu.num_vec_register_reads           715322189                       # number of times the vector registers were read
system.cpu.num_vec_register_writes          499385171                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    86      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 549180483     46.97%     46.97% # Class of executed instruction
system.cpu.op_class::IntMult                 27040440      2.31%     49.29% # Class of executed instruction
system.cpu.op_class::IntDiv                  15360013      1.31%     50.60% # Class of executed instruction
system.cpu.op_class::FloatAdd                 9600002      0.82%     51.42% # Class of executed instruction
system.cpu.op_class::FloatCmp                  767096      0.07%     51.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                 1023542      0.09%     51.58% # Class of executed instruction
system.cpu.op_class::FloatMult               43857497      3.75%     55.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc           184124774     15.75%     71.08% # Class of executed instruction
system.cpu.op_class::FloatDiv                       2      0.00%     71.08% # Class of executed instruction
system.cpu.op_class::FloatMisc                6189622      0.53%     71.61% # Class of executed instruction
system.cpu.op_class::FloatSqrt                 328749      0.03%     71.63% # Class of executed instruction
system.cpu.op_class::SimdAdd                      185      0.00%     71.63% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.63% # Class of executed instruction
system.cpu.op_class::SimdAlu                      342      0.00%     71.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      344      0.00%     71.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.63% # Class of executed instruction
system.cpu.op_class::SimdMisc                 8695052      0.74%     72.38% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.38% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.38% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.38% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.38% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.38% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.38% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              164376      0.01%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.39% # Class of executed instruction
system.cpu.op_class::MemRead                232776572     19.91%     92.30% # Class of executed instruction
system.cpu.op_class::MemWrite                89996833      7.70%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1169106010                       # Class of executed instruction
system.cpu.valuePred.lookups                554053218                       # Number of VP lookups
system.cpu.valuePred.numCorrectPredicted    222961443                       # Number of value predictions
system.cpu.valuePred.numIncorrectPredicted     13811520                       # Number of incorrect value predictions
system.cpu.valuePred.numLoadCorrectPredicted     57698795                       # Number of Correct Load value predictions
system.cpu.valuePred.numLoadPredicted        58623447                       # Number of Load value predictions
system.cpu.valuePred.numPredicted           236772963                       # Number of value predictions
system.cpu.valuePred.valuePredAccuracy       0.941668                       # VP Accuracy
system.cpu.valuePred.valuePredCoverage       0.402419                       # VP Coverage
system.cpu.workload.numSyscalls                    51                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq          1232878676                       # Transaction distribution
system.membus.trans_dist::ReadResp         1232879019                       # Transaction distribution
system.membus.trans_dist::WriteReq           89907731                       # Transaction distribution
system.membus.trans_dist::WriteResp          89907731                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               141                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              141                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq           344                       # Transaction distribution
system.membus.trans_dist::StoreCondReq            344                       # Transaction distribution
system.membus.trans_dist::StoreCondResp           344                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port   2000177674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port    645396797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2645574471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port   4000355348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port   3086675732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7087031080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1322787236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1322787236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1322787236                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1412695332000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy       2270777473750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy       628340431750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 66393755539000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst     4000355348                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     2460066147                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6460421495                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst   4000355348                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4000355348                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data    626609585                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       626609585                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst      1000088837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data       232790323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1232879160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data       89908075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           89908075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          60251982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          37052674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97304655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     60251982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60251982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data          9437779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9437779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         60251982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         46490452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            106742434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples 1000088837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 233660576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      7.681086579250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284522                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284522                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2564916494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4276273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1232879161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   89908075                       # Number of write requests accepted
system.mem_ctrls.readBursts                1232879161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 89908075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3684403                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              85353420                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0         149491008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1         134624528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9496674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          42245306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          17139052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          15459170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9502587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7         532222985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          44958786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9         184388224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         37664674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         13973247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          9500407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          9524223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9501530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          9502357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            282100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            283800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            281772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            286538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            280516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            280857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            280069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            284598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           283824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           281429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           282363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           283809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           281922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           282477                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4166097566750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               6145973790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            27213499279250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3389.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22139.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits               1106561987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4059908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0               1281406                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1              15840376                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2            1032371005                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3              79525822                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4             103860552                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0               160574                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1               640013                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2             21922825                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3             67184656                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    7                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0              1229181010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 283606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 284526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 284524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 285259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 284662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 284561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 284523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 284522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 284522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    123127485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    641.286217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   426.656760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.995952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     23483156     19.07%     19.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9082984      7.38%     26.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7408274      6.02%     32.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      8146640      6.62%     39.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      6404625      5.20%     44.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4851301      3.94%     48.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      3896592      3.16%     51.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3791858      3.08%     54.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     56062055     45.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    123127485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4284.430554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1675.226181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  339431.999794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4.1943e+06       284508    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.25829e+07-1.67772e+07            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7.13032e+07-7.54975e+07            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284522                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.126123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           283386     99.60%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1136      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284522                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            78668464512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               235801792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               291495936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6460421511                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            626609585                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1184.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         4.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  66393755462000                       # Total gap between requests
system.mem_ctrls.avgGap                      50192.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst   4000355348                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   2433797890                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data     34790430                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 60251981.764311745763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36657030.020999126136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 524001.537758531224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst   1000088837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data    232790324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data     89908075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 21690296600250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 5523202679000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1629092232575000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21688.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23726.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  18119531.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         250203114420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         132986109135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2277756018720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11968953660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5241066626640.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     22072478106000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     6907852143360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       36894311071935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.689474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 17713744278750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 2217033260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 46462978000250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         628927142760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         334282696440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        6498694553400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11806183620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5241066626640.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     29467897166850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     680130828960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       42862805198670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.584887                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1279077742250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 2217033260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 62897644536750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 66393755539000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 66393755539000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 66393755539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 66393755539000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 66393755539000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 66393755539000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
