<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/google/verible" target="_blank">verible</a></h3>
<pre class="test-failed">
description: Begin keywords check
rc: 1 (means success: 0)
tags: 5.6.4
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-5
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-begin-keywords.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-begin-keywords.sv</a>
defines: 
time_elapsed: 0.003s
ram usage: 9040 KB
</pre>
<pre class="log">

verible-verilog-syntax <a href="../../../tests/chapter-5/5.6.4--compiler-directives-begin-keywords.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-begin-keywords.sv</a>
<a href="../../../tests/chapter-5/5.6.4--compiler-directives-begin-keywords.sv.html#l-9" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-begin-keywords.sv:9</a>:7: syntax error, rejected &#34;logic&#34; (https://github.com/google/verible).

</pre>
</body>