

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_4u_config11_s'
================================================================
* Date:           Sat Apr  2 23:58:20 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      144|     1692| 0.720 us | 8.460 us |  144|  1692|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_4u_config11_s_fu_322  |shift_line_buffer_array_ap_fixed_4u_config11_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      143|     1691|  4 ~ 47  |          -|          -|    36|    no    |
        | + ReuseLoop                      |       42|       42|         8|          1|          1|    36|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    556|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     14|    1373|    597|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        0|      -|    2271|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     14|    3644|   1430|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      6|       3|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                            |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_mul_32s_17s_48_5_1_U343                           |myproject_axi_mul_32s_17s_48_5_1                |        0|      2|  215|    1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U340                           |myproject_axi_mul_32s_32s_48_5_1                |        0|      4|  215|    1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U341                           |myproject_axi_mul_32s_32s_48_5_1                |        0|      4|  215|    1|    0|
    |myproject_axi_mul_32s_32s_48_5_1_U342                           |myproject_axi_mul_32s_32s_48_5_1                |        0|      4|  215|    1|    0|
    |myproject_axi_mux_366_32_1_1_U339                               |myproject_axi_mux_366_32_1_1                    |        0|      0|    0|  337|    0|
    |call_ret_shift_line_buffer_array_ap_fixed_4u_config11_s_fu_322  |shift_line_buffer_array_ap_fixed_4u_config11_s  |        0|      0|  513|  256|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                           |                                                |        0|     14| 1373|  597|    0|
    +----------------------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w11_V_U  |conv_2d_cl_array_array_ap_fixed_4u_config11_s_w11_V  |        4|  0|   0|    0|    36|  113|     1|         4068|
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                     |        4|  0|   0|    0|    36|  113|     1|         4068|
    +---------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1206_p2         |     +    |      0|  0|  39|          32|          32|
    |acc_1_V_fu_1211_p2         |     +    |      0|  0|  39|          32|          32|
    |acc_2_V_fu_1216_p2         |     +    |      0|  0|  39|          32|          32|
    |acc_3_V_fu_1221_p2         |     +    |      0|  0|  39|          32|          32|
    |add_ln301_fu_1271_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln303_fu_1282_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln306_fu_1231_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln308_fu_1242_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_944_p2         |     +    |      0|  0|  15|           6|           1|
    |w_index_fu_955_p2          |     +    |      0|  0|  15|           1|           6|
    |and_ln272_10_fu_938_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln272_9_fu_932_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_926_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_288           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_297           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op23   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op238  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln272_13_fu_880_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln272_14_fu_900_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_15_fu_920_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln272_fu_870_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln293_fu_1226_p2      |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln297_fu_1266_p2      |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln64_fu_961_p2        |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln78_fu_1311_p2       |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |select_ln303_fu_1287_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_1247_p3    |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 556|         477|         178|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_315_p4  |   9|          2|   32|         64|
    |ap_phi_mux_w_index14_phi_fu_259_p4       |   9|          2|    6|         12|
    |data_V_data_0_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                    |   9|          2|    1|          2|
    |indvar_flatten15_reg_243                 |   9|          2|    6|         12|
    |pX_2                                     |   9|          2|   32|         64|
    |pY_2                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                     |   9|          2|    1|          2|
    |res_out_0_V12_reg_267                    |   9|          2|   32|         64|
    |res_out_1_V10_reg_278                    |   9|          2|   32|         64|
    |res_out_2_V8_reg_289                     |   9|          2|   32|         64|
    |sX_2                                     |   9|          2|   32|         64|
    |storemerge_i_i_reg_311                   |   9|          2|   32|         64|
    |tmp_data_3_V_716_reg_300                 |   9|          2|   32|         64|
    |w_index14_reg_255                        |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 245|         53|  318|        641|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_0_V_reg_1465          |  32|   0|   32|          0|
    |acc_1_V_reg_1471          |  32|   0|   32|          0|
    |acc_2_V_reg_1477          |  32|   0|   32|          0|
    |acc_3_V_reg_1483          |  32|   0|   32|          0|
    |add_ln78_reg_1373         |   6|   0|    6|          0|
    |and_ln272_10_reg_1369     |   1|   0|    1|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |icmp_ln272_13_reg_1352    |   1|   0|    1|          0|
    |icmp_ln272_reg_1342       |   1|   0|    1|          0|
    |icmp_ln293_reg_1489       |   1|   0|    1|          0|
    |icmp_ln297_reg_1498       |   1|   0|    1|          0|
    |icmp_ln64_reg_1388        |   1|   0|    1|          0|
    |indvar_flatten15_reg_243  |   6|   0|    6|          0|
    |kernel_data_V_1_0         |  32|   0|   32|          0|
    |kernel_data_V_1_1         |  32|   0|   32|          0|
    |kernel_data_V_1_10        |  32|   0|   32|          0|
    |kernel_data_V_1_11        |  32|   0|   32|          0|
    |kernel_data_V_1_12        |  32|   0|   32|          0|
    |kernel_data_V_1_13        |  32|   0|   32|          0|
    |kernel_data_V_1_14        |  32|   0|   32|          0|
    |kernel_data_V_1_15        |  32|   0|   32|          0|
    |kernel_data_V_1_16        |  32|   0|   32|          0|
    |kernel_data_V_1_17        |  32|   0|   32|          0|
    |kernel_data_V_1_18        |  32|   0|   32|          0|
    |kernel_data_V_1_19        |  32|   0|   32|          0|
    |kernel_data_V_1_2         |  32|   0|   32|          0|
    |kernel_data_V_1_20        |  32|   0|   32|          0|
    |kernel_data_V_1_21        |  32|   0|   32|          0|
    |kernel_data_V_1_22        |  32|   0|   32|          0|
    |kernel_data_V_1_23        |  32|   0|   32|          0|
    |kernel_data_V_1_24        |  32|   0|   32|          0|
    |kernel_data_V_1_25        |  32|   0|   32|          0|
    |kernel_data_V_1_26        |  32|   0|   32|          0|
    |kernel_data_V_1_27        |  32|   0|   32|          0|
    |kernel_data_V_1_28        |  32|   0|   32|          0|
    |kernel_data_V_1_29        |  32|   0|   32|          0|
    |kernel_data_V_1_3         |  32|   0|   32|          0|
    |kernel_data_V_1_30        |  32|   0|   32|          0|
    |kernel_data_V_1_31        |  32|   0|   32|          0|
    |kernel_data_V_1_32        |  32|   0|   32|          0|
    |kernel_data_V_1_33        |  32|   0|   32|          0|
    |kernel_data_V_1_34        |  32|   0|   32|          0|
    |kernel_data_V_1_35        |  32|   0|   32|          0|
    |kernel_data_V_1_4         |  32|   0|   32|          0|
    |kernel_data_V_1_5         |  32|   0|   32|          0|
    |kernel_data_V_1_6         |  32|   0|   32|          0|
    |kernel_data_V_1_7         |  32|   0|   32|          0|
    |kernel_data_V_1_8         |  32|   0|   32|          0|
    |kernel_data_V_1_9         |  32|   0|   32|          0|
    |pX_2                      |  32|   0|   32|          0|
    |pX_2_load_reg_1363        |  32|   0|   32|          0|
    |pY_2                      |  32|   0|   32|          0|
    |pY_2_load_reg_1357        |  32|   0|   32|          0|
    |res_out_0_V12_reg_267     |  32|   0|   32|          0|
    |res_out_1_V10_reg_278     |  32|   0|   32|          0|
    |res_out_2_V8_reg_289      |  32|   0|   32|          0|
    |sX_2                      |  32|   0|   32|          0|
    |sX_2_load_reg_1337        |  32|   0|   32|          0|
    |sY_2                      |  32|   0|   32|          0|
    |sY_2_load_reg_1347        |  32|   0|   32|          0|
    |select_ln303_reg_1502     |  32|   0|   32|          0|
    |select_ln308_reg_1493     |  32|   0|   32|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |storemerge_i_i_reg_311    |  32|   0|   32|          0|
    |tmp_14_reg_1392           |  32|   0|   32|          0|
    |tmp_15_reg_1402           |  32|   0|   32|          0|
    |tmp_16_reg_1407           |  32|   0|   32|          0|
    |tmp_17_reg_1412           |  17|   0|   17|          0|
    |tmp_data_0_V_reg_1317     |  32|   0|   32|          0|
    |tmp_data_1_V_reg_1322     |  32|   0|   32|          0|
    |tmp_data_2_V_reg_1327     |  32|   0|   32|          0|
    |tmp_data_3_V_716_reg_300  |  32|   0|   32|          0|
    |tmp_data_3_V_reg_1332     |  32|   0|   32|          0|
    |trunc_ln708_2_reg_1455    |  32|   0|   32|          0|
    |trunc_ln708_3_reg_1460    |  32|   0|   32|          0|
    |trunc_ln708_s_reg_1450    |  32|   0|   32|          0|
    |trunc_ln76_reg_1397       |  32|   0|   32|          0|
    |trunc_ln_reg_1445         |  32|   0|   32|          0|
    |w_index14_reg_255         |   6|   0|    6|          0|
    |w_index_reg_1383          |   6|   0|    6|          0|
    |icmp_ln64_reg_1388        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |2271|  32| 2208|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,4u>,config11> | return value |
|data_V_data_0_V_dout     |  in |   32|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout     |  in |   32|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout     |  in |   32|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout     |  in |   32|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|res_V_data_0_V_din       | out |   32|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din       | out |   32|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din       | out |   32|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din       | out |   32|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

