{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699385300164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699385300165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 22:28:19 2023 " "Processing started: Tue Nov 07 22:28:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699385300165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699385300165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroprocessorProject -c MicroprocessorProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroprocessorProject -c MicroprocessorProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699385300165 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699385300686 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "seven_segment.sv(18) " "Verilog HDL Event Control warning at seven_segment.sv(18): Event Control contains a complex event expression" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 18 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1699385300743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seven_segment.sv(25) " "Verilog HDL information at seven_segment.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1699385300743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699385300745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699385300745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment " "Elaborating entity \"seven_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699385300778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment.sv(21) " "Verilog HDL assignment warning at seven_segment.sv(21): truncated value with size 32 to match size of target (2)" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699385300779 "|seven_segment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 seven_segment.sv(29) " "Verilog HDL assignment warning at seven_segment.sv(29): truncated value with size 32 to match size of target (26)" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699385300780 "|seven_segment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment.sv(36) " "Verilog HDL assignment warning at seven_segment.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699385300780 "|seven_segment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment.sv(41) " "Verilog HDL assignment warning at seven_segment.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699385300780 "|seven_segment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment.sv(47) " "Verilog HDL assignment warning at seven_segment.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699385300780 "|seven_segment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment.sv(54) " "Verilog HDL assignment warning at seven_segment.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699385300781 "|seven_segment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment.sv(71) " "Verilog HDL assignment warning at seven_segment.sv(71): truncated value with size 32 to match size of target (2)" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699385300781 "|seven_segment"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "always0~0 " "Found clock multiplexer always0~0" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1699385300967 "|seven_segment|always0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "always0~1 " "Found clock multiplexer always0~1" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1699385300967 "|seven_segment|always0~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "always0~2 " "Found clock multiplexer always0~2" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1699385300967 "|seven_segment|always0~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1699385300967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dp GND " "Pin \"dp\" is stuck at GND" {  } { { "seven_segment.sv" "" { Text "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/seven_segment.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699385301272 "|seven_segment|dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699385301272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699385301391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/output_files/MicroprocessorProject.map.smsg " "Generated suppressed messages file C:/Users/srknk/OneDrive/Belgeler/Visual Studio Code/Quartus/output_files/MicroprocessorProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1699385301579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699385301705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699385301705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699385301763 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699385301763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699385301763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699385301763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699385301794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 22:28:21 2023 " "Processing ended: Tue Nov 07 22:28:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699385301794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699385301794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699385301794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699385301794 ""}
