<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Pmod_AD2_PmodAD2_0_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_PmodAD2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_reset_inv_0_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_reset_inv_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_ilmb_v10_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_dlmb_v10_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="Pmod_AD2_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="Pmod_AD2_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_microblaze_0_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_lmb_bram_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Pmod_AD2_mdm_1_0_synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/luisr/.Xilinx/VHDL_Projects/Graduate_Project/FPGA/Arty A7/Pmod_AD2/Pmod_AD2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Pmod_AD2_PmodAD2_0_0_synth_1"/>
		<Parent Id="Pmod_AD2_reset_inv_0_0_synth_1"/>
		<Parent Id="Pmod_AD2_ilmb_v10_0_synth_1"/>
		<Parent Id="Pmod_AD2_dlmb_v10_0_synth_1"/>
		<Parent Id="Pmod_AD2_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Pmod_AD2_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="Pmod_AD2_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="Pmod_AD2_microblaze_0_0_synth_1"/>
		<Parent Id="Pmod_AD2_lmb_bram_0_synth_1"/>
		<Parent Id="Pmod_AD2_clk_wiz_1_0_synth_1"/>
		<Parent Id="Pmod_AD2_mdm_1_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

