# This is the QIP file for DSP Builder for Altera FPGAs system 'busFabric_DF_fixp16_alu_av_FOC_217ipvmsy06j62696x6g656u0qu5xgbvsfqz'

set_global_assignment -name VHDL_FILE ./../../dsp_builder_gen/DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_safe_path.vhd
set_global_assignment -name VHDL_FILE ./../../dsp_builder_gen/DF_fixp16_alu_av/busFabric_DF_fixp16_alu_av_FOC_217ipvmsy06j62696x6g656u0qu5xgbvsfqz.vhd
