<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf')">rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.85</td>
<td class="s9 cl rt"><a href="mod309.html#Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#Toggle" > 92.91</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24923"  onclick="showContent('inst_tag_24923')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24923_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod309.html#inst_tag_24923_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_24923_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24929"  onclick="showContent('inst_tag_24929')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></td>
<td class="s5 cl rt"> 53.38</td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24929_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod309.html#inst_tag_24929_Toggle" > 24.41</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_24929_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24919"  onclick="showContent('inst_tag_24919')">config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 80.89</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24919_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod309.html#inst_tag_24919_Toggle" > 48.03</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24919_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24921"  onclick="showContent('inst_tag_24921')">config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 81.94</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24921_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24921_Toggle" > 51.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24921_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24920"  onclick="showContent('inst_tag_24920')">config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 84.04</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24920_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24920_Toggle" > 57.48</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24920_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24922"  onclick="showContent('inst_tag_24922')">config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 84.57</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24922_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24922_Toggle" > 59.06</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24922_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24932"  onclick="showContent('inst_tag_24932')">config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></td>
<td class="s8 cl rt"> 84.83</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24932_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24932_Toggle" > 59.84</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24932_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24931"  onclick="showContent('inst_tag_24931')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></td>
<td class="s8 cl rt"> 86.26</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24931_Line" > 95.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_24931_Toggle" > 69.49</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24931_Branch" > 93.94</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24926"  onclick="showContent('inst_tag_24926')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></td>
<td class="s8 cl rt"> 88.50</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24926_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24926_Toggle" > 70.87</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24926_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24924"  onclick="showContent('inst_tag_24924')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></td>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24924_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24924_Toggle" > 73.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24924_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24925"  onclick="showContent('inst_tag_24925')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></td>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24925_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24925_Toggle" > 73.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24925_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24927"  onclick="showContent('inst_tag_24927')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></td>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24927_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24927_Toggle" > 73.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24927_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24930"  onclick="showContent('inst_tag_24930')">config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s9 cl rt"> 90.21</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24930_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24930_Toggle" > 75.98</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24930_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod309.html#inst_tag_24928"  onclick="showContent('inst_tag_24928')">config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></td>
<td class="s9 cl rt"> 93.10</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24928_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_24928_Toggle" > 84.65</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24928_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_24923'>
<hr>
<a name="inst_tag_24923"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_24923" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.08</td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24923_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod309.html#inst_tag_24923_Toggle" >  5.51</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_24923_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.53</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod381.html#inst_tag_29718" >ddr_axi_s2_64_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91856" id="tag_urg_inst_91856">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244567" id="tag_urg_inst_244567">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32879" id="tag_urg_inst_32879">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32878" id="tag_urg_inst_32878">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76250" id="tag_urg_inst_76250">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76251" id="tag_urg_inst_76251">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24929'>
<hr>
<a name="inst_tag_24929"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24929" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.38</td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24929_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod309.html#inst_tag_24929_Toggle" > 24.41</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_24929_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.79</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.09</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1981.html#inst_tag_188942" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91871" id="tag_urg_inst_91871">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244574" id="tag_urg_inst_244574">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32910" id="tag_urg_inst_32910">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32909" id="tag_urg_inst_32909">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76272" id="tag_urg_inst_76272">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76273" id="tag_urg_inst_76273">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24919'>
<hr>
<a name="inst_tag_24919"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24919" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.89</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24919_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod309.html#inst_tag_24919_Toggle" > 48.03</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24919_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.57</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod449.html#inst_tag_30487" >Switch23Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91848" id="tag_urg_inst_91848">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244563" id="tag_urg_inst_244563">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32863" id="tag_urg_inst_32863">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32862" id="tag_urg_inst_32862">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76238" id="tag_urg_inst_76238">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76239" id="tag_urg_inst_76239">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24921'>
<hr>
<a name="inst_tag_24921"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24921" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.94</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24921_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24921_Toggle" > 51.18</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24921_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.15</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.99</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod57.html#inst_tag_2442" >Switch14Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91852" id="tag_urg_inst_91852">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244565" id="tag_urg_inst_244565">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32871" id="tag_urg_inst_32871">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32870" id="tag_urg_inst_32870">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76244" id="tag_urg_inst_76244">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76245" id="tag_urg_inst_76245">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24920'>
<hr>
<a name="inst_tag_24920"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24920" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.04</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24920_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24920_Toggle" > 57.48</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24920_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.32</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod756.html#inst_tag_58706" >Switch20Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91850" id="tag_urg_inst_91850">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244564" id="tag_urg_inst_244564">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32867" id="tag_urg_inst_32867">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32866" id="tag_urg_inst_32866">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76241" id="tag_urg_inst_76241">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76242" id="tag_urg_inst_76242">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24922'>
<hr>
<a name="inst_tag_24922"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_24922" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.57</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24922_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24922_Toggle" > 59.06</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24922_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.62</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.84</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod856.html#inst_tag_67775" >ddr_axi_s2_128_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91854" id="tag_urg_inst_91854">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244566" id="tag_urg_inst_244566">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32875" id="tag_urg_inst_32875">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32874" id="tag_urg_inst_32874">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76247" id="tag_urg_inst_76247">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76248" id="tag_urg_inst_76248">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24932'>
<hr>
<a name="inst_tag_24932"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24932" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.83</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24932_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod309.html#inst_tag_24932_Toggle" > 59.84</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24932_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.76</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.42</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod83.html#inst_tag_8450" >Switch13Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91900" id="tag_urg_inst_91900">Rf</a></td>
<td class="s9 cl rt"> 93.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244588" id="tag_urg_inst_244588">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32973" id="tag_urg_inst_32973">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32972" id="tag_urg_inst_32972">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76315" id="tag_urg_inst_76315">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76316" id="tag_urg_inst_76316">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24931'>
<hr>
<a name="inst_tag_24931"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24931" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.26</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24931_Line" > 95.35</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod309.html#inst_tag_24931_Toggle" > 69.49</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24931_Branch" > 93.94</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.12</td>
<td class="s9 cl rt"> 96.63</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.54</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 95.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1101.html#inst_tag_75609" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91883" id="tag_urg_inst_91883">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244581" id="tag_urg_inst_244581">urs</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32936" id="tag_urg_inst_32936">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32935" id="tag_urg_inst_32935">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76291" id="tag_urg_inst_76291">uu</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76292" id="tag_urg_inst_76292">uu26</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24926'>
<hr>
<a name="inst_tag_24926"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24926" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.50</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24926_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24926_Toggle" > 70.87</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24926_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.56</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.61</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1981.html#inst_tag_188942" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91868" id="tag_urg_inst_91868">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244571" id="tag_urg_inst_244571">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32904" id="tag_urg_inst_32904">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32903" id="tag_urg_inst_32903">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76266" id="tag_urg_inst_76266">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76267" id="tag_urg_inst_76267">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24924'>
<hr>
<a name="inst_tag_24924"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24924" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24924_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24924_Toggle" > 73.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24924_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.07</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.65</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1981.html#inst_tag_188942" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91866" id="tag_urg_inst_91866">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244569" id="tag_urg_inst_244569">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32900" id="tag_urg_inst_32900">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32899" id="tag_urg_inst_32899">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76262" id="tag_urg_inst_76262">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76263" id="tag_urg_inst_76263">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24925'>
<hr>
<a name="inst_tag_24925"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24925" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24925_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24925_Toggle" > 73.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24925_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.07</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.65</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1981.html#inst_tag_188942" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91867" id="tag_urg_inst_91867">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244570" id="tag_urg_inst_244570">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32902" id="tag_urg_inst_32902">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32901" id="tag_urg_inst_32901">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76264" id="tag_urg_inst_76264">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76265" id="tag_urg_inst_76265">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24927'>
<hr>
<a name="inst_tag_24927"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24927" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24927_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24927_Toggle" > 73.62</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24927_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.07</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.65</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1981.html#inst_tag_188942" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91869" id="tag_urg_inst_91869">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244572" id="tag_urg_inst_244572">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32906" id="tag_urg_inst_32906">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32905" id="tag_urg_inst_32905">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76268" id="tag_urg_inst_76268">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76269" id="tag_urg_inst_76269">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24930'>
<hr>
<a name="inst_tag_24930"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24930" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.21</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24930_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod309.html#inst_tag_24930_Toggle" > 75.98</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24930_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.51</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.41</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod197.html#inst_tag_12313" >Switch15_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91880" id="tag_urg_inst_91880">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244579" id="tag_urg_inst_244579">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32930" id="tag_urg_inst_32930">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32929" id="tag_urg_inst_32929">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76286" id="tag_urg_inst_76286">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76287" id="tag_urg_inst_76287">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_24928'>
<hr>
<a name="inst_tag_24928"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_24928" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.10</td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24928_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod309.html#inst_tag_24928_Toggle" > 84.65</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod309.html#inst_tag_24928_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.12</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.84</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1981.html#inst_tag_188942" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351.html#inst_tag_91870" id="tag_urg_inst_91870">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2475.html#inst_tag_244573" id="tag_urg_inst_244573">urs</a></td>
<td class="s9 cl rt"> 98.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32908" id="tag_urg_inst_32908">urs43</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod594.html#inst_tag_32907" id="tag_urg_inst_32907">urs44</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76270" id="tag_urg_inst_76270">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1136.html#inst_tag_76271" id="tag_urg_inst_76271">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod309.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod309.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">472</td>
<td class="rt">92.91 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">236</td>
<td class="rt">92.91 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">236</td>
<td class="rt">92.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">472</td>
<td class="rt">92.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">236</td>
<td class="rt">92.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">236</td>
<td class="rt">92.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod309.html" >rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24923'>
<a name="inst_tag_24923_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24923" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
78748      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
78749      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
78750      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
78751      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24923_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24923" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">28</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">14</td>
<td class="rt">5.51  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24923_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24923" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_64_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24929'>
<a name="inst_tag_24929_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24929" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
78748      <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
78749      <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
78750      <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
78751      <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24929_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24929" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">124</td>
<td class="rt">24.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">62</td>
<td class="rt">24.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">62</td>
<td class="rt">24.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">124</td>
<td class="rt">24.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">62</td>
<td class="rt">24.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">62</td>
<td class="rt">24.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[113:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[24:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[41:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[49:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[51:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[54:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[71:67]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[74:73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[77:75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94:92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24929_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24929" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_64_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24919'>
<a name="inst_tag_24919_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24919" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24919_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24919" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">244</td>
<td class="rt">48.03 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">122</td>
<td class="rt">48.03 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">122</td>
<td class="rt">48.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">244</td>
<td class="rt">48.03 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">122</td>
<td class="rt">48.03 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">122</td>
<td class="rt">48.03 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[23:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[35:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24919_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24919" >config_ss_tb.DUT.flexnoc.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24921'>
<a name="inst_tag_24921_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24921" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24921_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24921" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">260</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">260</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">130</td>
<td class="rt">51.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[10:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[22:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[35:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[10:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24921_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24921" >config_ss_tb.DUT.flexnoc.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24920'>
<a name="inst_tag_24920_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24920" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24920_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24920" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">292</td>
<td class="rt">57.48 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">146</td>
<td class="rt">57.48 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">146</td>
<td class="rt">57.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">292</td>
<td class="rt">57.48 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">146</td>
<td class="rt">57.48 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">146</td>
<td class="rt">57.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24920_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24920" >config_ss_tb.DUT.flexnoc.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24922'>
<a name="inst_tag_24922_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24922" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24922_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24922" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">300</td>
<td class="rt">59.06 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">150</td>
<td class="rt">59.06 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">150</td>
<td class="rt">59.06 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">300</td>
<td class="rt">59.06 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">150</td>
<td class="rt">59.06 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">150</td>
<td class="rt">59.06 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24922_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24922" >config_ss_tb.DUT.flexnoc.flexnoc.ddr_axi_s2_128_T_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24932'>
<a name="inst_tag_24932_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24932" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24932_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24932" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">304</td>
<td class="rt">59.84 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">152</td>
<td class="rt">59.84 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">152</td>
<td class="rt">59.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">20</td>
<td class="rt">83.33 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">304</td>
<td class="rt">59.84 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">152</td>
<td class="rt">59.84 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">152</td>
<td class="rt">59.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24932_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24932" >config_ss_tb.DUT.flexnoc.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch50Resp001_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24931'>
<a name="inst_tag_24931_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24931" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>41</td><td>95.35</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24931_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24931" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">18</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">353</td>
<td class="rt">69.49 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">179</td>
<td class="rt">70.47 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">174</td>
<td class="rt">68.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">18</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">353</td>
<td class="rt">69.49 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">179</td>
<td class="rt">70.47 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">174</td>
<td class="rt">68.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[30:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[30:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24931_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24931" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">31</td>
<td class="rt">93.94 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24926'>
<a name="inst_tag_24926_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24926" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24926_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24926" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">360</td>
<td class="rt">70.87 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">180</td>
<td class="rt">70.87 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">180</td>
<td class="rt">70.87 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">360</td>
<td class="rt">70.87 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">180</td>
<td class="rt">70.87 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">180</td>
<td class="rt">70.87 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24926_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24926" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24924'>
<a name="inst_tag_24924_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24924" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24924_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24924" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">374</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">374</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24924_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24924" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24925'>
<a name="inst_tag_24925_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24925" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24925_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24925" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">374</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">374</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24925_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24925" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24927'>
<a name="inst_tag_24927_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24927" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24927_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24927" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">374</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">374</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">187</td>
<td class="rt">73.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24927_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24927" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24930'>
<a name="inst_tag_24930_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24930" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24930_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24930" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">386</td>
<td class="rt">75.98 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">193</td>
<td class="rt">75.98 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">193</td>
<td class="rt">75.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">386</td>
<td class="rt">75.98 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">193</td>
<td class="rt">75.98 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">193</td>
<td class="rt">75.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[42:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24930_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24930" >config_ss_tb.DUT.flexnoc.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_24928'>
<a name="inst_tag_24928_Line"></a>
<b>Line Coverage for Instance : <a href="mod309.html#inst_tag_24928" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78693</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78711</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78716</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78721</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78726</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78731</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78736</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>78746</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>78765</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
78692                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78693      1/1          		if ( ! Sys_Clk_RstN )
78694      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
78695      1/1          		else if ( RegWr | ~ PwrOn )
78696      1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78697                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
78698                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
78699                   		.Clk( Sys_Clk )
78700                   	,	.Clk_ClkS( Sys_Clk_ClkS )
78701                   	,	.Clk_En( Sys_Clk_En )
78702                   	,	.Clk_EnS( Sys_Clk_EnS )
78703                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
78704                   	,	.Clk_RstN( Sys_Clk_RstN )
78705                   	,	.Clk_Tm( Sys_Clk_Tm )
78706                   	,	.I( Int_RdCnt )
78707                   	,	.O( RdCntSync )
78708                   	);
78709                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
78710                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78711      1/1          		if ( ! Sys_Clk_RstN )
78712      1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
78713      1/1          		else if ( RegWr | ~ PwrOn )
78714      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
78715                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78716      1/1          		if ( ! Sys_Clk_RstN )
78717      1/1          			RegData_5 &lt;= #1.0 ( 114'b0 );
78718      1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
78719      1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78720                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78721      1/1          		if ( ! Sys_Clk_RstN )
78722      1/1          			RegData_4 &lt;= #1.0 ( 114'b0 );
78723      1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
78724      1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78725                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78726      1/1          		if ( ! Sys_Clk_RstN )
78727      1/1          			RegData_3 &lt;= #1.0 ( 114'b0 );
78728      1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
78729      1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78730                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78731      1/1          		if ( ! Sys_Clk_RstN )
78732      1/1          			RegData_2 &lt;= #1.0 ( 114'b0 );
78733      1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
78734      1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78735                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78736      1/1          		if ( ! Sys_Clk_RstN )
78737      1/1          			RegData_1 &lt;= #1.0 ( 114'b0 );
78738      1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
78739      1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78740                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78741      1/1          		if ( ! Sys_Clk_RstN )
78742      1/1          			RegData_0 &lt;= #1.0 ( 114'b0 );
78743      1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
78744      1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
78745                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
78746      1/1          		case ( u_7d1d )
78747      1/1          			3'b101  : RdData_0 = RegData_5 ;
78748      1/1          			3'b100  : RdData_0 = RegData_4 ;
78749      1/1          			3'b011  : RdData_0 = RegData_3 ;
78750      1/1          			3'b010  : RdData_0 = RegData_2 ;
78751      1/1          			3'b001  : RdData_0 = RegData_1 ;
78752      1/1          			3'b0    : RdData_0 = RegData_0 ;
78753      <font color = "red">0/1     ==>  			default : RdData_0 = 114'b0 ;</font>
78754                   		endcase
78755                   	end
78756                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
78757                   	assign Int_WrCnt = WrCnt;
78758                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
78759                   	assign WrEmpty = RdCntSync == WrCnt;
78760                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
78761                   	assign WakeUp_Rx = Rx_Vld;
78762                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
78763                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
78764                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
78765      1/1          		if ( ! Sys_Clk_RstN )
78766      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
78767      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_24928_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod309.html#inst_tag_24928" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">508</td>
<td class="rt">430</td>
<td class="rt">84.65 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">215</td>
<td class="rt">84.65 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">215</td>
<td class="rt">84.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">21</td>
<td class="rt">87.50 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">508</td>
<td class="rt">430</td>
<td class="rt">84.65 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">254</td>
<td class="rt">215</td>
<td class="rt">84.65 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">254</td>
<td class="rt">215</td>
<td class="rt">84.65 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[79:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[113:112]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_24928_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod309.html#inst_tag_24928" >config_ss_tb.DUT.flexnoc.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_128_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78693</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78711</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78716</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78721</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78726</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78731</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78736</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">78746</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">78765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78693      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78694      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78695      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78696      			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78711      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78712      			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
78713      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
78714      			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78716      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78717      			RegData_5 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78718      		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
78719      			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78721      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78722      			RegData_4 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78723      		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
78724      			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78726      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78727      			RegData_3 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78728      		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
78729      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78731      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78732      			RegData_2 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78733      		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
78734      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78736      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78737      			RegData_1 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78738      		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
78739      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78741      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78742      			RegData_0 <= #1.0 ( 114'b0 );
           <font color = "green">			==></font>
78743      		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
78744      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78746      		case ( u_7d1d )
           		<font color = "red">-1-</font>  
78747      			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
78748      			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
78749      			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
78750      			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
78751      			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
78752      			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
78753      			default : RdData_0 = 114'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
78765      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
78766      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
78767      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_24919">
    <li>
      <a href="#inst_tag_24919_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24919_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24919_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24920">
    <li>
      <a href="#inst_tag_24920_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24920_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24920_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24921">
    <li>
      <a href="#inst_tag_24921_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24921_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24921_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24922">
    <li>
      <a href="#inst_tag_24922_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24922_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24922_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24923">
    <li>
      <a href="#inst_tag_24923_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24923_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24923_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24924">
    <li>
      <a href="#inst_tag_24924_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24924_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24924_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24925">
    <li>
      <a href="#inst_tag_24925_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24925_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24925_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24926">
    <li>
      <a href="#inst_tag_24926_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24926_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24926_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24927">
    <li>
      <a href="#inst_tag_24927_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24927_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24927_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24928">
    <li>
      <a href="#inst_tag_24928_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24928_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24928_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24929">
    <li>
      <a href="#inst_tag_24929_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24929_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24929_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24930">
    <li>
      <a href="#inst_tag_24930_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24930_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24930_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24931">
    <li>
      <a href="#inst_tag_24931_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24931_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24931_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_24932">
    <li>
      <a href="#inst_tag_24932_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_24932_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_24932_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_27fd00bf">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
