#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n10631.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2281.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10631.clk[0] (.latch)                                           1.014     1.014
n10631.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16249.in[0] (.names)                                            1.014     2.070
n16249.out[0] (.names)                                           0.261     2.331
n16251.in[1] (.names)                                            1.014     3.344
n16251.out[0] (.names)                                           0.261     3.605
n16252.in[1] (.names)                                            1.014     4.619
n16252.out[0] (.names)                                           0.261     4.880
n16253.in[0] (.names)                                            1.014     5.894
n16253.out[0] (.names)                                           0.261     6.155
n16254.in[0] (.names)                                            1.014     7.169
n16254.out[0] (.names)                                           0.261     7.430
n16056.in[0] (.names)                                            1.014     8.444
n16056.out[0] (.names)                                           0.261     8.705
n16201.in[0] (.names)                                            1.014     9.719
n16201.out[0] (.names)                                           0.261     9.980
n16202.in[2] (.names)                                            1.014    10.993
n16202.out[0] (.names)                                           0.261    11.254
n16204.in[0] (.names)                                            1.014    12.268
n16204.out[0] (.names)                                           0.261    12.529
n16173.in[0] (.names)                                            1.014    13.543
n16173.out[0] (.names)                                           0.261    13.804
n16035.in[2] (.names)                                            1.014    14.818
n16035.out[0] (.names)                                           0.261    15.079
n16036.in[0] (.names)                                            1.014    16.093
n16036.out[0] (.names)                                           0.261    16.354
n16038.in[0] (.names)                                            1.014    17.367
n16038.out[0] (.names)                                           0.261    17.628
n16050.in[1] (.names)                                            1.014    18.642
n16050.out[0] (.names)                                           0.261    18.903
n16057.in[0] (.names)                                            1.014    19.917
n16057.out[0] (.names)                                           0.261    20.178
n16059.in[0] (.names)                                            1.014    21.192
n16059.out[0] (.names)                                           0.261    21.453
n16060.in[1] (.names)                                            1.014    22.467
n16060.out[0] (.names)                                           0.261    22.728
n16088.in[2] (.names)                                            1.014    23.742
n16088.out[0] (.names)                                           0.261    24.003
n16093.in[2] (.names)                                            1.014    25.016
n16093.out[0] (.names)                                           0.261    25.277
n16094.in[1] (.names)                                            1.014    26.291
n16094.out[0] (.names)                                           0.261    26.552
n16133.in[1] (.names)                                            1.014    27.566
n16133.out[0] (.names)                                           0.261    27.827
n16136.in[0] (.names)                                            1.014    28.841
n16136.out[0] (.names)                                           0.261    29.102
n15578.in[1] (.names)                                            1.014    30.116
n15578.out[0] (.names)                                           0.261    30.377
n16507.in[1] (.names)                                            1.014    31.390
n16507.out[0] (.names)                                           0.261    31.651
n16508.in[1] (.names)                                            1.014    32.665
n16508.out[0] (.names)                                           0.261    32.926
n16509.in[2] (.names)                                            1.014    33.940
n16509.out[0] (.names)                                           0.261    34.201
n16511.in[0] (.names)                                            1.014    35.215
n16511.out[0] (.names)                                           0.261    35.476
n15591.in[1] (.names)                                            1.014    36.490
n15591.out[0] (.names)                                           0.261    36.751
n16513.in[0] (.names)                                            1.014    37.765
n16513.out[0] (.names)                                           0.261    38.026
n16521.in[2] (.names)                                            1.014    39.039
n16521.out[0] (.names)                                           0.261    39.300
n2018.in[0] (.names)                                             1.014    40.314
n2018.out[0] (.names)                                            0.261    40.575
n16525.in[0] (.names)                                            1.014    41.589
n16525.out[0] (.names)                                           0.261    41.850
n16504.in[0] (.names)                                            1.014    42.864
n16504.out[0] (.names)                                           0.261    43.125
n16526.in[1] (.names)                                            1.014    44.139
n16526.out[0] (.names)                                           0.261    44.400
n16535.in[1] (.names)                                            1.014    45.413
n16535.out[0] (.names)                                           0.261    45.674
n16536.in[0] (.names)                                            1.014    46.688
n16536.out[0] (.names)                                           0.261    46.949
n16519.in[1] (.names)                                            1.014    47.963
n16519.out[0] (.names)                                           0.261    48.224
n16538.in[1] (.names)                                            1.014    49.238
n16538.out[0] (.names)                                           0.261    49.499
n2063.in[1] (.names)                                             1.014    50.513
n2063.out[0] (.names)                                            0.261    50.774
n2281.in[0] (.names)                                             1.014    51.787
n2281.out[0] (.names)                                            0.261    52.048
out:n2281.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n7744.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2343.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7744.clk[0] (.latch)                                            1.014     1.014
n7744.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3654.in[0] (.names)                                             1.014     2.070
n3654.out[0] (.names)                                            0.261     2.331
n2719.in[0] (.names)                                             1.014     3.344
n2719.out[0] (.names)                                            0.261     3.605
n8103.in[1] (.names)                                             1.014     4.619
n8103.out[0] (.names)                                            0.261     4.880
n7212.in[0] (.names)                                             1.014     5.894
n7212.out[0] (.names)                                            0.261     6.155
n7213.in[2] (.names)                                             1.014     7.169
n7213.out[0] (.names)                                            0.261     7.430
n7194.in[0] (.names)                                             1.014     8.444
n7194.out[0] (.names)                                            0.261     8.705
n7193.in[0] (.names)                                             1.014     9.719
n7193.out[0] (.names)                                            0.261     9.980
n7191.in[1] (.names)                                             1.014    10.993
n7191.out[0] (.names)                                            0.261    11.254
n4473.in[0] (.names)                                             1.014    12.268
n4473.out[0] (.names)                                            0.261    12.529
n7217.in[0] (.names)                                             1.014    13.543
n7217.out[0] (.names)                                            0.261    13.804
n7218.in[0] (.names)                                             1.014    14.818
n7218.out[0] (.names)                                            0.261    15.079
n7219.in[1] (.names)                                             1.014    16.093
n7219.out[0] (.names)                                            0.261    16.354
n7221.in[0] (.names)                                             1.014    17.367
n7221.out[0] (.names)                                            0.261    17.628
n7155.in[0] (.names)                                             1.014    18.642
n7155.out[0] (.names)                                            0.261    18.903
n7116.in[2] (.names)                                             1.014    19.917
n7116.out[0] (.names)                                            0.261    20.178
n7201.in[0] (.names)                                             1.014    21.192
n7201.out[0] (.names)                                            0.261    21.453
n7204.in[0] (.names)                                             1.014    22.467
n7204.out[0] (.names)                                            0.261    22.728
n7156.in[1] (.names)                                             1.014    23.742
n7156.out[0] (.names)                                            0.261    24.003
n7157.in[0] (.names)                                             1.014    25.016
n7157.out[0] (.names)                                            0.261    25.277
n7168.in[2] (.names)                                             1.014    26.291
n7168.out[0] (.names)                                            0.261    26.552
n7165.in[0] (.names)                                             1.014    27.566
n7165.out[0] (.names)                                            0.261    27.827
n7166.in[0] (.names)                                             1.014    28.841
n7166.out[0] (.names)                                            0.261    29.102
n7167.in[3] (.names)                                             1.014    30.116
n7167.out[0] (.names)                                            0.261    30.377
n7169.in[2] (.names)                                             1.014    31.390
n7169.out[0] (.names)                                            0.261    31.651
n7171.in[0] (.names)                                             1.014    32.665
n7171.out[0] (.names)                                            0.261    32.926
n7172.in[0] (.names)                                             1.014    33.940
n7172.out[0] (.names)                                            0.261    34.201
n7179.in[0] (.names)                                             1.014    35.215
n7179.out[0] (.names)                                            0.261    35.476
n7004.in[2] (.names)                                             1.014    36.490
n7004.out[0] (.names)                                            0.261    36.751
n7176.in[0] (.names)                                             1.014    37.765
n7176.out[0] (.names)                                            0.261    38.026
n7173.in[0] (.names)                                             1.014    39.039
n7173.out[0] (.names)                                            0.261    39.300
n7175.in[0] (.names)                                             1.014    40.314
n7175.out[0] (.names)                                            0.261    40.575
n7177.in[2] (.names)                                             1.014    41.589
n7177.out[0] (.names)                                            0.261    41.850
n7182.in[1] (.names)                                             1.014    42.864
n7182.out[0] (.names)                                            0.261    43.125
n7184.in[0] (.names)                                             1.014    44.139
n7184.out[0] (.names)                                            0.261    44.400
n7185.in[0] (.names)                                             1.014    45.413
n7185.out[0] (.names)                                            0.261    45.674
n7186.in[0] (.names)                                             1.014    46.688
n7186.out[0] (.names)                                            0.261    46.949
n7188.in[1] (.names)                                             1.014    47.963
n7188.out[0] (.names)                                            0.261    48.224
n3139.in[0] (.names)                                             1.014    49.238
n3139.out[0] (.names)                                            0.261    49.499
n4477.in[0] (.names)                                             1.014    50.513
n4477.out[0] (.names)                                            0.261    50.774
n2343.in[0] (.names)                                             1.014    51.787
n2343.out[0] (.names)                                            0.261    52.048
out:n2343.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n10546.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2048.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10546.clk[0] (.latch)                                           1.014     1.014
n10546.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10538.in[0] (.names)                                            1.014     2.070
n10538.out[0] (.names)                                           0.261     2.331
n10555.in[0] (.names)                                            1.014     3.344
n10555.out[0] (.names)                                           0.261     3.605
n10560.in[2] (.names)                                            1.014     4.619
n10560.out[0] (.names)                                           0.261     4.880
n10561.in[0] (.names)                                            1.014     5.894
n10561.out[0] (.names)                                           0.261     6.155
n10562.in[1] (.names)                                            1.014     7.169
n10562.out[0] (.names)                                           0.261     7.430
n10563.in[1] (.names)                                            1.014     8.444
n10563.out[0] (.names)                                           0.261     8.705
n10564.in[0] (.names)                                            1.014     9.719
n10564.out[0] (.names)                                           0.261     9.980
n10574.in[1] (.names)                                            1.014    10.993
n10574.out[0] (.names)                                           0.261    11.254
n10576.in[1] (.names)                                            1.014    12.268
n10576.out[0] (.names)                                           0.261    12.529
n12333.in[2] (.names)                                            1.014    13.543
n12333.out[0] (.names)                                           0.261    13.804
n12334.in[1] (.names)                                            1.014    14.818
n12334.out[0] (.names)                                           0.261    15.079
n12336.in[0] (.names)                                            1.014    16.093
n12336.out[0] (.names)                                           0.261    16.354
n12338.in[0] (.names)                                            1.014    17.367
n12338.out[0] (.names)                                           0.261    17.628
n12339.in[0] (.names)                                            1.014    18.642
n12339.out[0] (.names)                                           0.261    18.903
n12346.in[1] (.names)                                            1.014    19.917
n12346.out[0] (.names)                                           0.261    20.178
n12341.in[1] (.names)                                            1.014    21.192
n12341.out[0] (.names)                                           0.261    21.453
n2385.in[1] (.names)                                             1.014    22.467
n2385.out[0] (.names)                                            0.261    22.728
n2390.in[1] (.names)                                             1.014    23.742
n2390.out[0] (.names)                                            0.261    24.003
n12348.in[0] (.names)                                            1.014    25.016
n12348.out[0] (.names)                                           0.261    25.277
n12350.in[0] (.names)                                            1.014    26.291
n12350.out[0] (.names)                                           0.261    26.552
n11285.in[2] (.names)                                            1.014    27.566
n11285.out[0] (.names)                                           0.261    27.827
n12351.in[1] (.names)                                            1.014    28.841
n12351.out[0] (.names)                                           0.261    29.102
n12229.in[0] (.names)                                            1.014    30.116
n12229.out[0] (.names)                                           0.261    30.377
n12230.in[0] (.names)                                            1.014    31.390
n12230.out[0] (.names)                                           0.261    31.651
n12232.in[0] (.names)                                            1.014    32.665
n12232.out[0] (.names)                                           0.261    32.926
n10898.in[0] (.names)                                            1.014    33.940
n10898.out[0] (.names)                                           0.261    34.201
n12237.in[1] (.names)                                            1.014    35.215
n12237.out[0] (.names)                                           0.261    35.476
n12227.in[0] (.names)                                            1.014    36.490
n12227.out[0] (.names)                                           0.261    36.751
n12228.in[1] (.names)                                            1.014    37.765
n12228.out[0] (.names)                                           0.261    38.026
n10902.in[0] (.names)                                            1.014    39.039
n10902.out[0] (.names)                                           0.261    39.300
n10473.in[0] (.names)                                            1.014    40.314
n10473.out[0] (.names)                                           0.261    40.575
n12235.in[0] (.names)                                            1.014    41.589
n12235.out[0] (.names)                                           0.261    41.850
n12236.in[0] (.names)                                            1.014    42.864
n12236.out[0] (.names)                                           0.261    43.125
n10832.in[1] (.names)                                            1.014    44.139
n10832.out[0] (.names)                                           0.261    44.400
n12239.in[0] (.names)                                            1.014    45.413
n12239.out[0] (.names)                                           0.261    45.674
n10509.in[0] (.names)                                            1.014    46.688
n10509.out[0] (.names)                                           0.261    46.949
n8168.in[1] (.names)                                             1.014    47.963
n8168.out[0] (.names)                                            0.261    48.224
n15449.in[0] (.names)                                            1.014    49.238
n15449.out[0] (.names)                                           0.261    49.499
n10355.in[0] (.names)                                            1.014    50.513
n10355.out[0] (.names)                                           0.261    50.774
n2048.in[0] (.names)                                             1.014    51.787
n2048.out[0] (.names)                                            0.261    52.048
out:n2048.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n2442.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2472.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2442.clk[0] (.latch)                                            1.014     1.014
n2442.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17652.in[0] (.names)                                            1.014     2.070
n17652.out[0] (.names)                                           0.261     2.331
n17654.in[0] (.names)                                            1.014     3.344
n17654.out[0] (.names)                                           0.261     3.605
n9523.in[0] (.names)                                             1.014     4.619
n9523.out[0] (.names)                                            0.261     4.880
n18082.in[2] (.names)                                            1.014     5.894
n18082.out[0] (.names)                                           0.261     6.155
n18084.in[1] (.names)                                            1.014     7.169
n18084.out[0] (.names)                                           0.261     7.430
n18077.in[1] (.names)                                            1.014     8.444
n18077.out[0] (.names)                                           0.261     8.705
n17128.in[0] (.names)                                            1.014     9.719
n17128.out[0] (.names)                                           0.261     9.980
n18090.in[0] (.names)                                            1.014    10.993
n18090.out[0] (.names)                                           0.261    11.254
n18086.in[0] (.names)                                            1.014    12.268
n18086.out[0] (.names)                                           0.261    12.529
n18087.in[0] (.names)                                            1.014    13.543
n18087.out[0] (.names)                                           0.261    13.804
n18088.in[0] (.names)                                            1.014    14.818
n18088.out[0] (.names)                                           0.261    15.079
n17599.in[0] (.names)                                            1.014    16.093
n17599.out[0] (.names)                                           0.261    16.354
n18081.in[1] (.names)                                            1.014    17.367
n18081.out[0] (.names)                                           0.261    17.628
n18058.in[0] (.names)                                            1.014    18.642
n18058.out[0] (.names)                                           0.261    18.903
n18095.in[1] (.names)                                            1.014    19.917
n18095.out[0] (.names)                                           0.261    20.178
n18097.in[1] (.names)                                            1.014    21.192
n18097.out[0] (.names)                                           0.261    21.453
n18096.in[0] (.names)                                            1.014    22.467
n18096.out[0] (.names)                                           0.261    22.728
n18070.in[1] (.names)                                            1.014    23.742
n18070.out[0] (.names)                                           0.261    24.003
n6284.in[0] (.names)                                             1.014    25.016
n6284.out[0] (.names)                                            0.261    25.277
n6285.in[2] (.names)                                             1.014    26.291
n6285.out[0] (.names)                                            0.261    26.552
n6286.in[0] (.names)                                             1.014    27.566
n6286.out[0] (.names)                                            0.261    27.827
n6289.in[0] (.names)                                             1.014    28.841
n6289.out[0] (.names)                                            0.261    29.102
n6321.in[1] (.names)                                             1.014    30.116
n6321.out[0] (.names)                                            0.261    30.377
n6322.in[0] (.names)                                             1.014    31.390
n6322.out[0] (.names)                                            0.261    31.651
n4497.in[1] (.names)                                             1.014    32.665
n4497.out[0] (.names)                                            0.261    32.926
n6297.in[0] (.names)                                             1.014    33.940
n6297.out[0] (.names)                                            0.261    34.201
n6298.in[1] (.names)                                             1.014    35.215
n6298.out[0] (.names)                                            0.261    35.476
n6300.in[0] (.names)                                             1.014    36.490
n6300.out[0] (.names)                                            0.261    36.751
n6313.in[0] (.names)                                             1.014    37.765
n6313.out[0] (.names)                                            0.261    38.026
n4546.in[1] (.names)                                             1.014    39.039
n4546.out[0] (.names)                                            0.261    39.300
n6211.in[0] (.names)                                             1.014    40.314
n6211.out[0] (.names)                                            0.261    40.575
n6324.in[0] (.names)                                             1.014    41.589
n6324.out[0] (.names)                                            0.261    41.850
n6327.in[0] (.names)                                             1.014    42.864
n6327.out[0] (.names)                                            0.261    43.125
n6338.in[0] (.names)                                             1.014    44.139
n6338.out[0] (.names)                                            0.261    44.400
n6339.in[1] (.names)                                             1.014    45.413
n6339.out[0] (.names)                                            0.261    45.674
n4561.in[2] (.names)                                             1.014    46.688
n4561.out[0] (.names)                                            0.261    46.949
n4539.in[1] (.names)                                             1.014    47.963
n4539.out[0] (.names)                                            0.261    48.224
n2109.in[1] (.names)                                             1.014    49.238
n2109.out[0] (.names)                                            0.261    49.499
n6290.in[0] (.names)                                             1.014    50.513
n6290.out[0] (.names)                                            0.261    50.774
n2472.in[1] (.names)                                             1.014    51.787
n2472.out[0] (.names)                                            0.261    52.048
out:n2472.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n12702.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2337.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12702.clk[0] (.latch)                                           1.014     1.014
n12702.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12684.in[0] (.names)                                            1.014     2.070
n12684.out[0] (.names)                                           0.261     2.331
n12688.in[0] (.names)                                            1.014     3.344
n12688.out[0] (.names)                                           0.261     3.605
n12703.in[0] (.names)                                            1.014     4.619
n12703.out[0] (.names)                                           0.261     4.880
n12917.in[2] (.names)                                            1.014     5.894
n12917.out[0] (.names)                                           0.261     6.155
n12839.in[0] (.names)                                            1.014     7.169
n12839.out[0] (.names)                                           0.261     7.430
n12915.in[1] (.names)                                            1.014     8.444
n12915.out[0] (.names)                                           0.261     8.705
n9200.in[0] (.names)                                             1.014     9.719
n9200.out[0] (.names)                                            0.261     9.980
n12918.in[0] (.names)                                            1.014    10.993
n12918.out[0] (.names)                                           0.261    11.254
n12919.in[1] (.names)                                            1.014    12.268
n12919.out[0] (.names)                                           0.261    12.529
n12920.in[0] (.names)                                            1.014    13.543
n12920.out[0] (.names)                                           0.261    13.804
n12551.in[1] (.names)                                            1.014    14.818
n12551.out[0] (.names)                                           0.261    15.079
n12819.in[1] (.names)                                            1.014    16.093
n12819.out[0] (.names)                                           0.261    16.354
n12837.in[0] (.names)                                            1.014    17.367
n12837.out[0] (.names)                                           0.261    17.628
n12838.in[2] (.names)                                            1.014    18.642
n12838.out[0] (.names)                                           0.261    18.903
n12845.in[0] (.names)                                            1.014    19.917
n12845.out[0] (.names)                                           0.261    20.178
n12846.in[0] (.names)                                            1.014    21.192
n12846.out[0] (.names)                                           0.261    21.453
n12847.in[1] (.names)                                            1.014    22.467
n12847.out[0] (.names)                                           0.261    22.728
n12823.in[1] (.names)                                            1.014    23.742
n12823.out[0] (.names)                                           0.261    24.003
n10331.in[0] (.names)                                            1.014    25.016
n10331.out[0] (.names)                                           0.261    25.277
n8167.in[0] (.names)                                             1.014    26.291
n8167.out[0] (.names)                                            0.261    26.552
n12849.in[0] (.names)                                            1.014    27.566
n12849.out[0] (.names)                                           0.261    27.827
n12855.in[1] (.names)                                            1.014    28.841
n12855.out[0] (.names)                                           0.261    29.102
n12859.in[1] (.names)                                            1.014    30.116
n12859.out[0] (.names)                                           0.261    30.377
n12860.in[1] (.names)                                            1.014    31.390
n12860.out[0] (.names)                                           0.261    31.651
n12861.in[2] (.names)                                            1.014    32.665
n12861.out[0] (.names)                                           0.261    32.926
n12862.in[1] (.names)                                            1.014    33.940
n12862.out[0] (.names)                                           0.261    34.201
n12863.in[0] (.names)                                            1.014    35.215
n12863.out[0] (.names)                                           0.261    35.476
n2438.in[2] (.names)                                             1.014    36.490
n2438.out[0] (.names)                                            0.261    36.751
n12376.in[1] (.names)                                            1.014    37.765
n12376.out[0] (.names)                                           0.261    38.026
n12781.in[1] (.names)                                            1.014    39.039
n12781.out[0] (.names)                                           0.261    39.300
n12869.in[0] (.names)                                            1.014    40.314
n12869.out[0] (.names)                                           0.261    40.575
n12870.in[0] (.names)                                            1.014    41.589
n12870.out[0] (.names)                                           0.261    41.850
n2074.in[1] (.names)                                             1.014    42.864
n2074.out[0] (.names)                                            0.261    43.125
n13558.in[1] (.names)                                            1.014    44.139
n13558.out[0] (.names)                                           0.261    44.400
n13560.in[0] (.names)                                            1.014    45.413
n13560.out[0] (.names)                                           0.261    45.674
n13557.in[1] (.names)                                            1.014    46.688
n13557.out[0] (.names)                                           0.261    46.949
n13559.in[0] (.names)                                            1.014    47.963
n13559.out[0] (.names)                                           0.261    48.224
n13555.in[3] (.names)                                            1.014    49.238
n13555.out[0] (.names)                                           0.261    49.499
n10333.in[1] (.names)                                            1.014    50.513
n10333.out[0] (.names)                                           0.261    50.774
n2337.in[1] (.names)                                             1.014    51.787
n2337.out[0] (.names)                                            0.261    52.048
out:n2337.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n12850.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2186.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12850.clk[0] (.latch)                                           1.014     1.014
n12850.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12796.in[0] (.names)                                            1.014     2.070
n12796.out[0] (.names)                                           0.261     2.331
n12799.in[0] (.names)                                            1.014     3.344
n12799.out[0] (.names)                                           0.261     3.605
n12804.in[0] (.names)                                            1.014     4.619
n12804.out[0] (.names)                                           0.261     4.880
n2760.in[0] (.names)                                             1.014     5.894
n2760.out[0] (.names)                                            0.261     6.155
n7083.in[1] (.names)                                             1.014     7.169
n7083.out[0] (.names)                                            0.261     7.430
n7042.in[2] (.names)                                             1.014     8.444
n7042.out[0] (.names)                                            0.261     8.705
n2310.in[0] (.names)                                             1.014     9.719
n2310.out[0] (.names)                                            0.261     9.980
n6990.in[0] (.names)                                             1.014    10.993
n6990.out[0] (.names)                                            0.261    11.254
n6992.in[0] (.names)                                             1.014    12.268
n6992.out[0] (.names)                                            0.261    12.529
n6988.in[1] (.names)                                             1.014    13.543
n6988.out[0] (.names)                                            0.261    13.804
n6974.in[0] (.names)                                             1.014    14.818
n6974.out[0] (.names)                                            0.261    15.079
n6915.in[0] (.names)                                             1.014    16.093
n6915.out[0] (.names)                                            0.261    16.354
n6989.in[1] (.names)                                             1.014    17.367
n6989.out[0] (.names)                                            0.261    17.628
n6947.in[1] (.names)                                             1.014    18.642
n6947.out[0] (.names)                                            0.261    18.903
n6949.in[0] (.names)                                             1.014    19.917
n6949.out[0] (.names)                                            0.261    20.178
n6950.in[1] (.names)                                             1.014    21.192
n6950.out[0] (.names)                                            0.261    21.453
n6954.in[0] (.names)                                             1.014    22.467
n6954.out[0] (.names)                                            0.261    22.728
n6956.in[1] (.names)                                             1.014    23.742
n6956.out[0] (.names)                                            0.261    24.003
n6957.in[0] (.names)                                             1.014    25.016
n6957.out[0] (.names)                                            0.261    25.277
n6958.in[0] (.names)                                             1.014    26.291
n6958.out[0] (.names)                                            0.261    26.552
n6920.in[0] (.names)                                             1.014    27.566
n6920.out[0] (.names)                                            0.261    27.827
n6980.in[0] (.names)                                             1.014    28.841
n6980.out[0] (.names)                                            0.261    29.102
n6906.in[0] (.names)                                             1.014    30.116
n6906.out[0] (.names)                                            0.261    30.377
n6833.in[1] (.names)                                             1.014    31.390
n6833.out[0] (.names)                                            0.261    31.651
n17304.in[0] (.names)                                            1.014    32.665
n17304.out[0] (.names)                                           0.261    32.926
n17306.in[1] (.names)                                            1.014    33.940
n17306.out[0] (.names)                                           0.261    34.201
n17307.in[0] (.names)                                            1.014    35.215
n17307.out[0] (.names)                                           0.261    35.476
n17308.in[0] (.names)                                            1.014    36.490
n17308.out[0] (.names)                                           0.261    36.751
n17309.in[0] (.names)                                            1.014    37.765
n17309.out[0] (.names)                                           0.261    38.026
n17312.in[3] (.names)                                            1.014    39.039
n17312.out[0] (.names)                                           0.261    39.300
n15596.in[0] (.names)                                            1.014    40.314
n15596.out[0] (.names)                                           0.261    40.575
n15597.in[2] (.names)                                            1.014    41.589
n15597.out[0] (.names)                                           0.261    41.850
n15634.in[2] (.names)                                            1.014    42.864
n15634.out[0] (.names)                                           0.261    43.125
n15635.in[0] (.names)                                            1.014    44.139
n15635.out[0] (.names)                                           0.261    44.400
n15636.in[1] (.names)                                            1.014    45.413
n15636.out[0] (.names)                                           0.261    45.674
n15631.in[1] (.names)                                            1.014    46.688
n15631.out[0] (.names)                                           0.261    46.949
n15633.in[1] (.names)                                            1.014    47.963
n15633.out[0] (.names)                                           0.261    48.224
n15642.in[2] (.names)                                            1.014    49.238
n15642.out[0] (.names)                                           0.261    49.499
n2772.in[0] (.names)                                             1.014    50.513
n2772.out[0] (.names)                                            0.261    50.774
n2186.in[0] (.names)                                             1.014    51.787
n2186.out[0] (.names)                                            0.261    52.048
out:n2186.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n10723.Q[0] (.latch clocked by pclk)
Endpoint  : n12674.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10723.clk[0] (.latch)                                           1.014     1.014
n10723.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10748.in[0] (.names)                                            1.014     2.070
n10748.out[0] (.names)                                           0.261     2.331
n10749.in[1] (.names)                                            1.014     3.344
n10749.out[0] (.names)                                           0.261     3.605
n10750.in[0] (.names)                                            1.014     4.619
n10750.out[0] (.names)                                           0.261     4.880
n10753.in[1] (.names)                                            1.014     5.894
n10753.out[0] (.names)                                           0.261     6.155
n10891.in[0] (.names)                                            1.014     7.169
n10891.out[0] (.names)                                           0.261     7.430
n10850.in[2] (.names)                                            1.014     8.444
n10850.out[0] (.names)                                           0.261     8.705
n10851.in[1] (.names)                                            1.014     9.719
n10851.out[0] (.names)                                           0.261     9.980
n10844.in[0] (.names)                                            1.014    10.993
n10844.out[0] (.names)                                           0.261    11.254
n10761.in[0] (.names)                                            1.014    12.268
n10761.out[0] (.names)                                           0.261    12.529
n10762.in[1] (.names)                                            1.014    13.543
n10762.out[0] (.names)                                           0.261    13.804
n8189.in[0] (.names)                                             1.014    14.818
n8189.out[0] (.names)                                            0.261    15.079
n10763.in[0] (.names)                                            1.014    16.093
n10763.out[0] (.names)                                           0.261    16.354
n12639.in[3] (.names)                                            1.014    17.367
n12639.out[0] (.names)                                           0.261    17.628
n12660.in[1] (.names)                                            1.014    18.642
n12660.out[0] (.names)                                           0.261    18.903
n12586.in[1] (.names)                                            1.014    19.917
n12586.out[0] (.names)                                           0.261    20.178
n12587.in[0] (.names)                                            1.014    21.192
n12587.out[0] (.names)                                           0.261    21.453
n12590.in[3] (.names)                                            1.014    22.467
n12590.out[0] (.names)                                           0.261    22.728
n12592.in[0] (.names)                                            1.014    23.742
n12592.out[0] (.names)                                           0.261    24.003
n12477.in[1] (.names)                                            1.014    25.016
n12477.out[0] (.names)                                           0.261    25.277
n12593.in[0] (.names)                                            1.014    26.291
n12593.out[0] (.names)                                           0.261    26.552
n12594.in[1] (.names)                                            1.014    27.566
n12594.out[0] (.names)                                           0.261    27.827
n12598.in[1] (.names)                                            1.014    28.841
n12598.out[0] (.names)                                           0.261    29.102
n12599.in[0] (.names)                                            1.014    30.116
n12599.out[0] (.names)                                           0.261    30.377
n12601.in[1] (.names)                                            1.014    31.390
n12601.out[0] (.names)                                           0.261    31.651
n12613.in[1] (.names)                                            1.014    32.665
n12613.out[0] (.names)                                           0.261    32.926
n12614.in[0] (.names)                                            1.014    33.940
n12614.out[0] (.names)                                           0.261    34.201
n12617.in[0] (.names)                                            1.014    35.215
n12617.out[0] (.names)                                           0.261    35.476
n12618.in[0] (.names)                                            1.014    36.490
n12618.out[0] (.names)                                           0.261    36.751
n12621.in[0] (.names)                                            1.014    37.765
n12621.out[0] (.names)                                           0.261    38.026
n12624.in[0] (.names)                                            1.014    39.039
n12624.out[0] (.names)                                           0.261    39.300
n12625.in[0] (.names)                                            1.014    40.314
n12625.out[0] (.names)                                           0.261    40.575
n12619.in[0] (.names)                                            1.014    41.589
n12619.out[0] (.names)                                           0.261    41.850
n8197.in[0] (.names)                                             1.014    42.864
n8197.out[0] (.names)                                            0.261    43.125
n12531.in[0] (.names)                                            1.014    44.139
n12531.out[0] (.names)                                           0.261    44.400
n8159.in[0] (.names)                                             1.014    45.413
n8159.out[0] (.names)                                            0.261    45.674
n12622.in[3] (.names)                                            1.014    46.688
n12622.out[0] (.names)                                           0.261    46.949
n12626.in[0] (.names)                                            1.014    47.963
n12626.out[0] (.names)                                           0.261    48.224
n12627.in[1] (.names)                                            1.014    49.238
n12627.out[0] (.names)                                           0.261    49.499
n12699.in[3] (.names)                                            1.014    50.513
n12699.out[0] (.names)                                           0.261    50.774
n10415.in[0] (.names)                                            1.014    51.787
n10415.out[0] (.names)                                           0.261    52.048
n12674.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12674.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n8245.Q[0] (.latch clocked by pclk)
Endpoint  : n8236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8245.clk[0] (.latch)                                            1.014     1.014
n8245.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8720.in[0] (.names)                                             1.014     2.070
n8720.out[0] (.names)                                            0.261     2.331
n8721.in[0] (.names)                                             1.014     3.344
n8721.out[0] (.names)                                            0.261     3.605
n8212.in[0] (.names)                                             1.014     4.619
n8212.out[0] (.names)                                            0.261     4.880
n8724.in[2] (.names)                                             1.014     5.894
n8724.out[0] (.names)                                            0.261     6.155
n8712.in[1] (.names)                                             1.014     7.169
n8712.out[0] (.names)                                            0.261     7.430
n8731.in[2] (.names)                                             1.014     8.444
n8731.out[0] (.names)                                            0.261     8.705
n8705.in[1] (.names)                                             1.014     9.719
n8705.out[0] (.names)                                            0.261     9.980
n8734.in[0] (.names)                                             1.014    10.993
n8734.out[0] (.names)                                            0.261    11.254
n5603.in[0] (.names)                                             1.014    12.268
n5603.out[0] (.names)                                            0.261    12.529
n8419.in[1] (.names)                                             1.014    13.543
n8419.out[0] (.names)                                            0.261    13.804
n2406.in[0] (.names)                                             1.014    14.818
n2406.out[0] (.names)                                            0.261    15.079
n8416.in[0] (.names)                                             1.014    16.093
n8416.out[0] (.names)                                            0.261    16.354
n8418.in[1] (.names)                                             1.014    17.367
n8418.out[0] (.names)                                            0.261    17.628
n8427.in[0] (.names)                                             1.014    18.642
n8427.out[0] (.names)                                            0.261    18.903
n8428.in[0] (.names)                                             1.014    19.917
n8428.out[0] (.names)                                            0.261    20.178
n8423.in[1] (.names)                                             1.014    21.192
n8423.out[0] (.names)                                            0.261    21.453
n8429.in[1] (.names)                                             1.014    22.467
n8429.out[0] (.names)                                            0.261    22.728
n8437.in[2] (.names)                                             1.014    23.742
n8437.out[0] (.names)                                            0.261    24.003
n8501.in[0] (.names)                                             1.014    25.016
n8501.out[0] (.names)                                            0.261    25.277
n8502.in[1] (.names)                                             1.014    26.291
n8502.out[0] (.names)                                            0.261    26.552
n8518.in[1] (.names)                                             1.014    27.566
n8518.out[0] (.names)                                            0.261    27.827
n8586.in[1] (.names)                                             1.014    28.841
n8586.out[0] (.names)                                            0.261    29.102
n8588.in[0] (.names)                                             1.014    30.116
n8588.out[0] (.names)                                            0.261    30.377
n8599.in[2] (.names)                                             1.014    31.390
n8599.out[0] (.names)                                            0.261    31.651
n8596.in[0] (.names)                                             1.014    32.665
n8596.out[0] (.names)                                            0.261    32.926
n8597.in[0] (.names)                                             1.014    33.940
n8597.out[0] (.names)                                            0.261    34.201
n8589.in[1] (.names)                                             1.014    35.215
n8589.out[0] (.names)                                            0.261    35.476
n8590.in[0] (.names)                                             1.014    36.490
n8590.out[0] (.names)                                            0.261    36.751
n8600.in[1] (.names)                                             1.014    37.765
n8600.out[0] (.names)                                            0.261    38.026
n8603.in[0] (.names)                                             1.014    39.039
n8603.out[0] (.names)                                            0.261    39.300
n8616.in[0] (.names)                                             1.014    40.314
n8616.out[0] (.names)                                            0.261    40.575
n8467.in[1] (.names)                                             1.014    41.589
n8467.out[0] (.names)                                            0.261    41.850
n8260.in[0] (.names)                                             1.014    42.864
n8260.out[0] (.names)                                            0.261    43.125
n2607.in[0] (.names)                                             1.014    44.139
n2607.out[0] (.names)                                            0.261    44.400
n2871.in[0] (.names)                                             1.014    45.413
n2871.out[0] (.names)                                            0.261    45.674
n8174.in[2] (.names)                                             1.014    46.688
n8174.out[0] (.names)                                            0.261    46.949
n8239.in[0] (.names)                                             1.014    47.963
n8239.out[0] (.names)                                            0.261    48.224
n9020.in[0] (.names)                                             1.014    49.238
n9020.out[0] (.names)                                            0.261    49.499
n2993.in[0] (.names)                                             1.014    50.513
n2993.out[0] (.names)                                            0.261    50.774
n8235.in[0] (.names)                                             1.014    51.787
n8235.out[0] (.names)                                            0.261    52.048
n8236.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8236.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n10723.Q[0] (.latch clocked by pclk)
Endpoint  : n10416.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10723.clk[0] (.latch)                                           1.014     1.014
n10723.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10748.in[0] (.names)                                            1.014     2.070
n10748.out[0] (.names)                                           0.261     2.331
n10749.in[1] (.names)                                            1.014     3.344
n10749.out[0] (.names)                                           0.261     3.605
n10750.in[0] (.names)                                            1.014     4.619
n10750.out[0] (.names)                                           0.261     4.880
n10753.in[1] (.names)                                            1.014     5.894
n10753.out[0] (.names)                                           0.261     6.155
n10891.in[0] (.names)                                            1.014     7.169
n10891.out[0] (.names)                                           0.261     7.430
n10850.in[2] (.names)                                            1.014     8.444
n10850.out[0] (.names)                                           0.261     8.705
n10851.in[1] (.names)                                            1.014     9.719
n10851.out[0] (.names)                                           0.261     9.980
n10844.in[0] (.names)                                            1.014    10.993
n10844.out[0] (.names)                                           0.261    11.254
n10761.in[0] (.names)                                            1.014    12.268
n10761.out[0] (.names)                                           0.261    12.529
n10762.in[1] (.names)                                            1.014    13.543
n10762.out[0] (.names)                                           0.261    13.804
n8189.in[0] (.names)                                             1.014    14.818
n8189.out[0] (.names)                                            0.261    15.079
n10763.in[0] (.names)                                            1.014    16.093
n10763.out[0] (.names)                                           0.261    16.354
n12639.in[3] (.names)                                            1.014    17.367
n12639.out[0] (.names)                                           0.261    17.628
n12660.in[1] (.names)                                            1.014    18.642
n12660.out[0] (.names)                                           0.261    18.903
n12586.in[1] (.names)                                            1.014    19.917
n12586.out[0] (.names)                                           0.261    20.178
n12587.in[0] (.names)                                            1.014    21.192
n12587.out[0] (.names)                                           0.261    21.453
n12590.in[3] (.names)                                            1.014    22.467
n12590.out[0] (.names)                                           0.261    22.728
n12592.in[0] (.names)                                            1.014    23.742
n12592.out[0] (.names)                                           0.261    24.003
n12477.in[1] (.names)                                            1.014    25.016
n12477.out[0] (.names)                                           0.261    25.277
n12593.in[0] (.names)                                            1.014    26.291
n12593.out[0] (.names)                                           0.261    26.552
n12594.in[1] (.names)                                            1.014    27.566
n12594.out[0] (.names)                                           0.261    27.827
n12598.in[1] (.names)                                            1.014    28.841
n12598.out[0] (.names)                                           0.261    29.102
n12599.in[0] (.names)                                            1.014    30.116
n12599.out[0] (.names)                                           0.261    30.377
n12601.in[1] (.names)                                            1.014    31.390
n12601.out[0] (.names)                                           0.261    31.651
n12613.in[1] (.names)                                            1.014    32.665
n12613.out[0] (.names)                                           0.261    32.926
n12614.in[0] (.names)                                            1.014    33.940
n12614.out[0] (.names)                                           0.261    34.201
n12617.in[0] (.names)                                            1.014    35.215
n12617.out[0] (.names)                                           0.261    35.476
n12618.in[0] (.names)                                            1.014    36.490
n12618.out[0] (.names)                                           0.261    36.751
n12621.in[0] (.names)                                            1.014    37.765
n12621.out[0] (.names)                                           0.261    38.026
n12624.in[0] (.names)                                            1.014    39.039
n12624.out[0] (.names)                                           0.261    39.300
n12625.in[0] (.names)                                            1.014    40.314
n12625.out[0] (.names)                                           0.261    40.575
n12619.in[0] (.names)                                            1.014    41.589
n12619.out[0] (.names)                                           0.261    41.850
n8197.in[0] (.names)                                             1.014    42.864
n8197.out[0] (.names)                                            0.261    43.125
n12531.in[0] (.names)                                            1.014    44.139
n12531.out[0] (.names)                                           0.261    44.400
n8159.in[0] (.names)                                             1.014    45.413
n8159.out[0] (.names)                                            0.261    45.674
n12622.in[3] (.names)                                            1.014    46.688
n12622.out[0] (.names)                                           0.261    46.949
n12626.in[0] (.names)                                            1.014    47.963
n12626.out[0] (.names)                                           0.261    48.224
n12627.in[1] (.names)                                            1.014    49.238
n12627.out[0] (.names)                                           0.261    49.499
n12699.in[3] (.names)                                            1.014    50.513
n12699.out[0] (.names)                                           0.261    50.774
n10415.in[0] (.names)                                            1.014    51.787
n10415.out[0] (.names)                                           0.261    52.048
n10416.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10416.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n10723.Q[0] (.latch clocked by pclk)
Endpoint  : n12702.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10723.clk[0] (.latch)                                           1.014     1.014
n10723.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10748.in[0] (.names)                                            1.014     2.070
n10748.out[0] (.names)                                           0.261     2.331
n10749.in[1] (.names)                                            1.014     3.344
n10749.out[0] (.names)                                           0.261     3.605
n10750.in[0] (.names)                                            1.014     4.619
n10750.out[0] (.names)                                           0.261     4.880
n10753.in[1] (.names)                                            1.014     5.894
n10753.out[0] (.names)                                           0.261     6.155
n10891.in[0] (.names)                                            1.014     7.169
n10891.out[0] (.names)                                           0.261     7.430
n10850.in[2] (.names)                                            1.014     8.444
n10850.out[0] (.names)                                           0.261     8.705
n10851.in[1] (.names)                                            1.014     9.719
n10851.out[0] (.names)                                           0.261     9.980
n10844.in[0] (.names)                                            1.014    10.993
n10844.out[0] (.names)                                           0.261    11.254
n10761.in[0] (.names)                                            1.014    12.268
n10761.out[0] (.names)                                           0.261    12.529
n10762.in[1] (.names)                                            1.014    13.543
n10762.out[0] (.names)                                           0.261    13.804
n8189.in[0] (.names)                                             1.014    14.818
n8189.out[0] (.names)                                            0.261    15.079
n10763.in[0] (.names)                                            1.014    16.093
n10763.out[0] (.names)                                           0.261    16.354
n12639.in[3] (.names)                                            1.014    17.367
n12639.out[0] (.names)                                           0.261    17.628
n12660.in[1] (.names)                                            1.014    18.642
n12660.out[0] (.names)                                           0.261    18.903
n12586.in[1] (.names)                                            1.014    19.917
n12586.out[0] (.names)                                           0.261    20.178
n12587.in[0] (.names)                                            1.014    21.192
n12587.out[0] (.names)                                           0.261    21.453
n12590.in[3] (.names)                                            1.014    22.467
n12590.out[0] (.names)                                           0.261    22.728
n12592.in[0] (.names)                                            1.014    23.742
n12592.out[0] (.names)                                           0.261    24.003
n12477.in[1] (.names)                                            1.014    25.016
n12477.out[0] (.names)                                           0.261    25.277
n12478.in[0] (.names)                                            1.014    26.291
n12478.out[0] (.names)                                           0.261    26.552
n12488.in[1] (.names)                                            1.014    27.566
n12488.out[0] (.names)                                           0.261    27.827
n12490.in[0] (.names)                                            1.014    28.841
n12490.out[0] (.names)                                           0.261    29.102
n12447.in[0] (.names)                                            1.014    30.116
n12447.out[0] (.names)                                           0.261    30.377
n12493.in[1] (.names)                                            1.014    31.390
n12493.out[0] (.names)                                           0.261    31.651
n12495.in[2] (.names)                                            1.014    32.665
n12495.out[0] (.names)                                           0.261    32.926
n12482.in[0] (.names)                                            1.014    33.940
n12482.out[0] (.names)                                           0.261    34.201
n12496.in[0] (.names)                                            1.014    35.215
n12496.out[0] (.names)                                           0.261    35.476
n12498.in[1] (.names)                                            1.014    36.490
n12498.out[0] (.names)                                           0.261    36.751
n12446.in[1] (.names)                                            1.014    37.765
n12446.out[0] (.names)                                           0.261    38.026
n12501.in[0] (.names)                                            1.014    39.039
n12501.out[0] (.names)                                           0.261    39.300
n12502.in[1] (.names)                                            1.014    40.314
n12502.out[0] (.names)                                           0.261    40.575
n12505.in[2] (.names)                                            1.014    41.589
n12505.out[0] (.names)                                           0.261    41.850
n12429.in[1] (.names)                                            1.014    42.864
n12429.out[0] (.names)                                           0.261    43.125
n12512.in[0] (.names)                                            1.014    44.139
n12512.out[0] (.names)                                           0.261    44.400
n12513.in[0] (.names)                                            1.014    45.413
n12513.out[0] (.names)                                           0.261    45.674
n12514.in[0] (.names)                                            1.014    46.688
n12514.out[0] (.names)                                           0.261    46.949
n10396.in[0] (.names)                                            1.014    47.963
n10396.out[0] (.names)                                           0.261    48.224
n12515.in[0] (.names)                                            1.014    49.238
n12515.out[0] (.names)                                           0.261    49.499
n2014.in[2] (.names)                                             1.014    50.513
n2014.out[0] (.names)                                            0.261    50.774
n12701.in[0] (.names)                                            1.014    51.787
n12701.out[0] (.names)                                           0.261    52.048
n12702.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12702.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n10723.Q[0] (.latch clocked by pclk)
Endpoint  : n2244.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10723.clk[0] (.latch)                                           1.014     1.014
n10723.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10748.in[0] (.names)                                            1.014     2.070
n10748.out[0] (.names)                                           0.261     2.331
n10749.in[1] (.names)                                            1.014     3.344
n10749.out[0] (.names)                                           0.261     3.605
n10750.in[0] (.names)                                            1.014     4.619
n10750.out[0] (.names)                                           0.261     4.880
n10753.in[1] (.names)                                            1.014     5.894
n10753.out[0] (.names)                                           0.261     6.155
n10891.in[0] (.names)                                            1.014     7.169
n10891.out[0] (.names)                                           0.261     7.430
n10850.in[2] (.names)                                            1.014     8.444
n10850.out[0] (.names)                                           0.261     8.705
n10851.in[1] (.names)                                            1.014     9.719
n10851.out[0] (.names)                                           0.261     9.980
n10844.in[0] (.names)                                            1.014    10.993
n10844.out[0] (.names)                                           0.261    11.254
n10761.in[0] (.names)                                            1.014    12.268
n10761.out[0] (.names)                                           0.261    12.529
n10762.in[1] (.names)                                            1.014    13.543
n10762.out[0] (.names)                                           0.261    13.804
n8189.in[0] (.names)                                             1.014    14.818
n8189.out[0] (.names)                                            0.261    15.079
n10763.in[0] (.names)                                            1.014    16.093
n10763.out[0] (.names)                                           0.261    16.354
n12639.in[3] (.names)                                            1.014    17.367
n12639.out[0] (.names)                                           0.261    17.628
n12660.in[1] (.names)                                            1.014    18.642
n12660.out[0] (.names)                                           0.261    18.903
n12586.in[1] (.names)                                            1.014    19.917
n12586.out[0] (.names)                                           0.261    20.178
n12587.in[0] (.names)                                            1.014    21.192
n12587.out[0] (.names)                                           0.261    21.453
n12590.in[3] (.names)                                            1.014    22.467
n12590.out[0] (.names)                                           0.261    22.728
n12592.in[0] (.names)                                            1.014    23.742
n12592.out[0] (.names)                                           0.261    24.003
n12477.in[1] (.names)                                            1.014    25.016
n12477.out[0] (.names)                                           0.261    25.277
n12593.in[0] (.names)                                            1.014    26.291
n12593.out[0] (.names)                                           0.261    26.552
n12594.in[1] (.names)                                            1.014    27.566
n12594.out[0] (.names)                                           0.261    27.827
n12598.in[1] (.names)                                            1.014    28.841
n12598.out[0] (.names)                                           0.261    29.102
n12599.in[0] (.names)                                            1.014    30.116
n12599.out[0] (.names)                                           0.261    30.377
n12601.in[1] (.names)                                            1.014    31.390
n12601.out[0] (.names)                                           0.261    31.651
n12613.in[1] (.names)                                            1.014    32.665
n12613.out[0] (.names)                                           0.261    32.926
n12614.in[0] (.names)                                            1.014    33.940
n12614.out[0] (.names)                                           0.261    34.201
n12617.in[0] (.names)                                            1.014    35.215
n12617.out[0] (.names)                                           0.261    35.476
n12618.in[0] (.names)                                            1.014    36.490
n12618.out[0] (.names)                                           0.261    36.751
n12621.in[0] (.names)                                            1.014    37.765
n12621.out[0] (.names)                                           0.261    38.026
n12624.in[0] (.names)                                            1.014    39.039
n12624.out[0] (.names)                                           0.261    39.300
n12625.in[0] (.names)                                            1.014    40.314
n12625.out[0] (.names)                                           0.261    40.575
n12619.in[0] (.names)                                            1.014    41.589
n12619.out[0] (.names)                                           0.261    41.850
n8197.in[0] (.names)                                             1.014    42.864
n8197.out[0] (.names)                                            0.261    43.125
n12531.in[0] (.names)                                            1.014    44.139
n12531.out[0] (.names)                                           0.261    44.400
n8159.in[0] (.names)                                             1.014    45.413
n8159.out[0] (.names)                                            0.261    45.674
n12622.in[3] (.names)                                            1.014    46.688
n12622.out[0] (.names)                                           0.261    46.949
n12626.in[0] (.names)                                            1.014    47.963
n12626.out[0] (.names)                                           0.261    48.224
n12627.in[1] (.names)                                            1.014    49.238
n12627.out[0] (.names)                                           0.261    49.499
n12628.in[0] (.names)                                            1.014    50.513
n12628.out[0] (.names)                                           0.261    50.774
n12434.in[1] (.names)                                            1.014    51.787
n12434.out[0] (.names)                                           0.261    52.048
n2244.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2244.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n10723.Q[0] (.latch clocked by pclk)
Endpoint  : n12438.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10723.clk[0] (.latch)                                           1.014     1.014
n10723.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10748.in[0] (.names)                                            1.014     2.070
n10748.out[0] (.names)                                           0.261     2.331
n10749.in[1] (.names)                                            1.014     3.344
n10749.out[0] (.names)                                           0.261     3.605
n10750.in[0] (.names)                                            1.014     4.619
n10750.out[0] (.names)                                           0.261     4.880
n10753.in[1] (.names)                                            1.014     5.894
n10753.out[0] (.names)                                           0.261     6.155
n10891.in[0] (.names)                                            1.014     7.169
n10891.out[0] (.names)                                           0.261     7.430
n10850.in[2] (.names)                                            1.014     8.444
n10850.out[0] (.names)                                           0.261     8.705
n10851.in[1] (.names)                                            1.014     9.719
n10851.out[0] (.names)                                           0.261     9.980
n10844.in[0] (.names)                                            1.014    10.993
n10844.out[0] (.names)                                           0.261    11.254
n10761.in[0] (.names)                                            1.014    12.268
n10761.out[0] (.names)                                           0.261    12.529
n10762.in[1] (.names)                                            1.014    13.543
n10762.out[0] (.names)                                           0.261    13.804
n8189.in[0] (.names)                                             1.014    14.818
n8189.out[0] (.names)                                            0.261    15.079
n10763.in[0] (.names)                                            1.014    16.093
n10763.out[0] (.names)                                           0.261    16.354
n12639.in[3] (.names)                                            1.014    17.367
n12639.out[0] (.names)                                           0.261    17.628
n12660.in[1] (.names)                                            1.014    18.642
n12660.out[0] (.names)                                           0.261    18.903
n12586.in[1] (.names)                                            1.014    19.917
n12586.out[0] (.names)                                           0.261    20.178
n12587.in[0] (.names)                                            1.014    21.192
n12587.out[0] (.names)                                           0.261    21.453
n12590.in[3] (.names)                                            1.014    22.467
n12590.out[0] (.names)                                           0.261    22.728
n12592.in[0] (.names)                                            1.014    23.742
n12592.out[0] (.names)                                           0.261    24.003
n12477.in[1] (.names)                                            1.014    25.016
n12477.out[0] (.names)                                           0.261    25.277
n12478.in[0] (.names)                                            1.014    26.291
n12478.out[0] (.names)                                           0.261    26.552
n12488.in[1] (.names)                                            1.014    27.566
n12488.out[0] (.names)                                           0.261    27.827
n12490.in[0] (.names)                                            1.014    28.841
n12490.out[0] (.names)                                           0.261    29.102
n12447.in[0] (.names)                                            1.014    30.116
n12447.out[0] (.names)                                           0.261    30.377
n12493.in[1] (.names)                                            1.014    31.390
n12493.out[0] (.names)                                           0.261    31.651
n12495.in[2] (.names)                                            1.014    32.665
n12495.out[0] (.names)                                           0.261    32.926
n12482.in[0] (.names)                                            1.014    33.940
n12482.out[0] (.names)                                           0.261    34.201
n12496.in[0] (.names)                                            1.014    35.215
n12496.out[0] (.names)                                           0.261    35.476
n12498.in[1] (.names)                                            1.014    36.490
n12498.out[0] (.names)                                           0.261    36.751
n12446.in[1] (.names)                                            1.014    37.765
n12446.out[0] (.names)                                           0.261    38.026
n12501.in[0] (.names)                                            1.014    39.039
n12501.out[0] (.names)                                           0.261    39.300
n12502.in[1] (.names)                                            1.014    40.314
n12502.out[0] (.names)                                           0.261    40.575
n12505.in[2] (.names)                                            1.014    41.589
n12505.out[0] (.names)                                           0.261    41.850
n12429.in[1] (.names)                                            1.014    42.864
n12429.out[0] (.names)                                           0.261    43.125
n12512.in[0] (.names)                                            1.014    44.139
n12512.out[0] (.names)                                           0.261    44.400
n12513.in[0] (.names)                                            1.014    45.413
n12513.out[0] (.names)                                           0.261    45.674
n12514.in[0] (.names)                                            1.014    46.688
n12514.out[0] (.names)                                           0.261    46.949
n10396.in[0] (.names)                                            1.014    47.963
n10396.out[0] (.names)                                           0.261    48.224
n12515.in[0] (.names)                                            1.014    49.238
n12515.out[0] (.names)                                           0.261    49.499
n2014.in[2] (.names)                                             1.014    50.513
n2014.out[0] (.names)                                            0.261    50.774
n12437.in[1] (.names)                                            1.014    51.787
n12437.out[0] (.names)                                           0.261    52.048
n12438.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12438.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n2730.Q[0] (.latch clocked by pclk)
Endpoint  : n6146.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2730.clk[0] (.latch)                                            1.014     1.014
n2730.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6226.in[0] (.names)                                             1.014     2.070
n6226.out[0] (.names)                                            0.261     2.331
n6228.in[1] (.names)                                             1.014     3.344
n6228.out[0] (.names)                                            0.261     3.605
n6230.in[3] (.names)                                             1.014     4.619
n6230.out[0] (.names)                                            0.261     4.880
n6231.in[1] (.names)                                             1.014     5.894
n6231.out[0] (.names)                                            0.261     6.155
n6217.in[1] (.names)                                             1.014     7.169
n6217.out[0] (.names)                                            0.261     7.430
n4520.in[1] (.names)                                             1.014     8.444
n4520.out[0] (.names)                                            0.261     8.705
n6233.in[0] (.names)                                             1.014     9.719
n6233.out[0] (.names)                                            0.261     9.980
n6235.in[0] (.names)                                             1.014    10.993
n6235.out[0] (.names)                                            0.261    11.254
n6236.in[0] (.names)                                             1.014    12.268
n6236.out[0] (.names)                                            0.261    12.529
n6243.in[0] (.names)                                             1.014    13.543
n6243.out[0] (.names)                                            0.261    13.804
n6244.in[0] (.names)                                             1.014    14.818
n6244.out[0] (.names)                                            0.261    15.079
n6248.in[1] (.names)                                             1.014    16.093
n6248.out[0] (.names)                                            0.261    16.354
n6257.in[0] (.names)                                             1.014    17.367
n6257.out[0] (.names)                                            0.261    17.628
n6266.in[1] (.names)                                             1.014    18.642
n6266.out[0] (.names)                                            0.261    18.903
n5585.in[1] (.names)                                             1.014    19.917
n5585.out[0] (.names)                                            0.261    20.178
n5089.in[1] (.names)                                             1.014    21.192
n5089.out[0] (.names)                                            0.261    21.453
n6175.in[1] (.names)                                             1.014    22.467
n6175.out[0] (.names)                                            0.261    22.728
n6172.in[1] (.names)                                             1.014    23.742
n6172.out[0] (.names)                                            0.261    24.003
n5362.in[0] (.names)                                             1.014    25.016
n5362.out[0] (.names)                                            0.261    25.277
n5597.in[0] (.names)                                             1.014    26.291
n5597.out[0] (.names)                                            0.261    26.552
n5598.in[1] (.names)                                             1.014    27.566
n5598.out[0] (.names)                                            0.261    27.827
n5599.in[0] (.names)                                             1.014    28.841
n5599.out[0] (.names)                                            0.261    29.102
n5743.in[1] (.names)                                             1.014    30.116
n5743.out[0] (.names)                                            0.261    30.377
n5744.in[0] (.names)                                             1.014    31.390
n5744.out[0] (.names)                                            0.261    31.651
n5746.in[0] (.names)                                             1.014    32.665
n5746.out[0] (.names)                                            0.261    32.926
n5748.in[1] (.names)                                             1.014    33.940
n5748.out[0] (.names)                                            0.261    34.201
n5724.in[1] (.names)                                             1.014    35.215
n5724.out[0] (.names)                                            0.261    35.476
n5715.in[1] (.names)                                             1.014    36.490
n5715.out[0] (.names)                                            0.261    36.751
n5718.in[0] (.names)                                             1.014    37.765
n5718.out[0] (.names)                                            0.261    38.026
n5546.in[0] (.names)                                             1.014    39.039
n5546.out[0] (.names)                                            0.261    39.300
n5462.in[2] (.names)                                             1.014    40.314
n5462.out[0] (.names)                                            0.261    40.575
n5463.in[2] (.names)                                             1.014    41.589
n5463.out[0] (.names)                                            0.261    41.850
n5465.in[1] (.names)                                             1.014    42.864
n5465.out[0] (.names)                                            0.261    43.125
n4602.in[0] (.names)                                             1.014    44.139
n4602.out[0] (.names)                                            0.261    44.400
n5839.in[2] (.names)                                             1.014    45.413
n5839.out[0] (.names)                                            0.261    45.674
n5842.in[0] (.names)                                             1.014    46.688
n5842.out[0] (.names)                                            0.261    46.949
n6109.in[1] (.names)                                             1.014    47.963
n6109.out[0] (.names)                                            0.261    48.224
n6110.in[0] (.names)                                             1.014    49.238
n6110.out[0] (.names)                                            0.261    49.499
n5356.in[0] (.names)                                             1.014    50.513
n5356.out[0] (.names)                                            0.261    50.774
n6111.in[1] (.names)                                             1.014    51.787
n6111.out[0] (.names)                                            0.261    52.048
n6146.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6146.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n13484.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13604.in[1] (.names)                                            1.014    18.642
n13604.out[0] (.names)                                           0.261    18.903
n13616.in[0] (.names)                                            1.014    19.917
n13616.out[0] (.names)                                           0.261    20.178
n13600.in[1] (.names)                                            1.014    21.192
n13600.out[0] (.names)                                           0.261    21.453
n13601.in[1] (.names)                                            1.014    22.467
n13601.out[0] (.names)                                           0.261    22.728
n13612.in[1] (.names)                                            1.014    23.742
n13612.out[0] (.names)                                           0.261    24.003
n13633.in[0] (.names)                                            1.014    25.016
n13633.out[0] (.names)                                           0.261    25.277
n13635.in[0] (.names)                                            1.014    26.291
n13635.out[0] (.names)                                           0.261    26.552
n13377.in[2] (.names)                                            1.014    27.566
n13377.out[0] (.names)                                           0.261    27.827
n13640.in[0] (.names)                                            1.014    28.841
n13640.out[0] (.names)                                           0.261    29.102
n13644.in[0] (.names)                                            1.014    30.116
n13644.out[0] (.names)                                           0.261    30.377
n13646.in[1] (.names)                                            1.014    31.390
n13646.out[0] (.names)                                           0.261    31.651
n13647.in[0] (.names)                                            1.014    32.665
n13647.out[0] (.names)                                           0.261    32.926
n13648.in[0] (.names)                                            1.014    33.940
n13648.out[0] (.names)                                           0.261    34.201
n2877.in[3] (.names)                                             1.014    35.215
n2877.out[0] (.names)                                            0.261    35.476
n10412.in[0] (.names)                                            1.014    36.490
n10412.out[0] (.names)                                           0.261    36.751
n13649.in[0] (.names)                                            1.014    37.765
n13649.out[0] (.names)                                           0.261    38.026
n13652.in[1] (.names)                                            1.014    39.039
n13652.out[0] (.names)                                           0.261    39.300
n13653.in[0] (.names)                                            1.014    40.314
n13653.out[0] (.names)                                           0.261    40.575
n13654.in[1] (.names)                                            1.014    41.589
n13654.out[0] (.names)                                           0.261    41.850
n12424.in[1] (.names)                                            1.014    42.864
n12424.out[0] (.names)                                           0.261    43.125
n13011.in[1] (.names)                                            1.014    44.139
n13011.out[0] (.names)                                           0.261    44.400
n12393.in[0] (.names)                                            1.014    45.413
n12393.out[0] (.names)                                           0.261    45.674
n12417.in[0] (.names)                                            1.014    46.688
n12417.out[0] (.names)                                           0.261    46.949
n13014.in[0] (.names)                                            1.014    47.963
n13014.out[0] (.names)                                           0.261    48.224
n13482.in[1] (.names)                                            1.014    49.238
n13482.out[0] (.names)                                           0.261    49.499
n12406.in[0] (.names)                                            1.014    50.513
n12406.out[0] (.names)                                           0.261    50.774
n13476.in[0] (.names)                                            1.014    51.787
n13476.out[0] (.names)                                           0.261    52.048
n13484.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13484.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n13477.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13604.in[1] (.names)                                            1.014    18.642
n13604.out[0] (.names)                                           0.261    18.903
n13616.in[0] (.names)                                            1.014    19.917
n13616.out[0] (.names)                                           0.261    20.178
n13600.in[1] (.names)                                            1.014    21.192
n13600.out[0] (.names)                                           0.261    21.453
n13601.in[1] (.names)                                            1.014    22.467
n13601.out[0] (.names)                                           0.261    22.728
n13612.in[1] (.names)                                            1.014    23.742
n13612.out[0] (.names)                                           0.261    24.003
n13633.in[0] (.names)                                            1.014    25.016
n13633.out[0] (.names)                                           0.261    25.277
n13635.in[0] (.names)                                            1.014    26.291
n13635.out[0] (.names)                                           0.261    26.552
n13377.in[2] (.names)                                            1.014    27.566
n13377.out[0] (.names)                                           0.261    27.827
n13640.in[0] (.names)                                            1.014    28.841
n13640.out[0] (.names)                                           0.261    29.102
n13644.in[0] (.names)                                            1.014    30.116
n13644.out[0] (.names)                                           0.261    30.377
n13646.in[1] (.names)                                            1.014    31.390
n13646.out[0] (.names)                                           0.261    31.651
n13647.in[0] (.names)                                            1.014    32.665
n13647.out[0] (.names)                                           0.261    32.926
n13648.in[0] (.names)                                            1.014    33.940
n13648.out[0] (.names)                                           0.261    34.201
n2877.in[3] (.names)                                             1.014    35.215
n2877.out[0] (.names)                                            0.261    35.476
n10412.in[0] (.names)                                            1.014    36.490
n10412.out[0] (.names)                                           0.261    36.751
n13649.in[0] (.names)                                            1.014    37.765
n13649.out[0] (.names)                                           0.261    38.026
n13652.in[1] (.names)                                            1.014    39.039
n13652.out[0] (.names)                                           0.261    39.300
n13653.in[0] (.names)                                            1.014    40.314
n13653.out[0] (.names)                                           0.261    40.575
n13654.in[1] (.names)                                            1.014    41.589
n13654.out[0] (.names)                                           0.261    41.850
n12424.in[1] (.names)                                            1.014    42.864
n12424.out[0] (.names)                                           0.261    43.125
n13011.in[1] (.names)                                            1.014    44.139
n13011.out[0] (.names)                                           0.261    44.400
n12393.in[0] (.names)                                            1.014    45.413
n12393.out[0] (.names)                                           0.261    45.674
n12417.in[0] (.names)                                            1.014    46.688
n12417.out[0] (.names)                                           0.261    46.949
n13014.in[0] (.names)                                            1.014    47.963
n13014.out[0] (.names)                                           0.261    48.224
n13482.in[1] (.names)                                            1.014    49.238
n13482.out[0] (.names)                                           0.261    49.499
n12406.in[0] (.names)                                            1.014    50.513
n12406.out[0] (.names)                                           0.261    50.774
n13476.in[0] (.names)                                            1.014    51.787
n13476.out[0] (.names)                                           0.261    52.048
n13477.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13477.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n9874.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9583.in[0] (.names)                                             1.014     3.344
n9583.out[0] (.names)                                            0.261     3.605
n9584.in[0] (.names)                                             1.014     4.619
n9584.out[0] (.names)                                            0.261     4.880
n9637.in[2] (.names)                                             1.014     5.894
n9637.out[0] (.names)                                            0.261     6.155
n9638.in[1] (.names)                                             1.014     7.169
n9638.out[0] (.names)                                            0.261     7.430
n9641.in[0] (.names)                                             1.014     8.444
n9641.out[0] (.names)                                            0.261     8.705
n9642.in[0] (.names)                                             1.014     9.719
n9642.out[0] (.names)                                            0.261     9.980
n9658.in[0] (.names)                                             1.014    10.993
n9658.out[0] (.names)                                            0.261    11.254
n9669.in[0] (.names)                                             1.014    12.268
n9669.out[0] (.names)                                            0.261    12.529
n9629.in[0] (.names)                                             1.014    13.543
n9629.out[0] (.names)                                            0.261    13.804
n9631.in[2] (.names)                                             1.014    14.818
n9631.out[0] (.names)                                            0.261    15.079
n8353.in[1] (.names)                                             1.014    16.093
n8353.out[0] (.names)                                            0.261    16.354
n9602.in[0] (.names)                                             1.014    17.367
n9602.out[0] (.names)                                            0.261    17.628
n9603.in[1] (.names)                                             1.014    18.642
n9603.out[0] (.names)                                            0.261    18.903
n9605.in[1] (.names)                                             1.014    19.917
n9605.out[0] (.names)                                            0.261    20.178
n9611.in[0] (.names)                                             1.014    21.192
n9611.out[0] (.names)                                            0.261    21.453
n9612.in[0] (.names)                                             1.014    22.467
n9612.out[0] (.names)                                            0.261    22.728
n9613.in[0] (.names)                                             1.014    23.742
n9613.out[0] (.names)                                            0.261    24.003
n8224.in[0] (.names)                                             1.014    25.016
n8224.out[0] (.names)                                            0.261    25.277
n10064.in[1] (.names)                                            1.014    26.291
n10064.out[0] (.names)                                           0.261    26.552
n10065.in[0] (.names)                                            1.014    27.566
n10065.out[0] (.names)                                           0.261    27.827
n10073.in[0] (.names)                                            1.014    28.841
n10073.out[0] (.names)                                           0.261    29.102
n10074.in[1] (.names)                                            1.014    30.116
n10074.out[0] (.names)                                           0.261    30.377
n10075.in[0] (.names)                                            1.014    31.390
n10075.out[0] (.names)                                           0.261    31.651
n10081.in[0] (.names)                                            1.014    32.665
n10081.out[0] (.names)                                           0.261    32.926
n10085.in[1] (.names)                                            1.014    33.940
n10085.out[0] (.names)                                           0.261    34.201
n10088.in[1] (.names)                                            1.014    35.215
n10088.out[0] (.names)                                           0.261    35.476
n10089.in[0] (.names)                                            1.014    36.490
n10089.out[0] (.names)                                           0.261    36.751
n10090.in[1] (.names)                                            1.014    37.765
n10090.out[0] (.names)                                           0.261    38.026
n10131.in[1] (.names)                                            1.014    39.039
n10131.out[0] (.names)                                           0.261    39.300
n10130.in[1] (.names)                                            1.014    40.314
n10130.out[0] (.names)                                           0.261    40.575
n10077.in[0] (.names)                                            1.014    41.589
n10077.out[0] (.names)                                           0.261    41.850
n10078.in[2] (.names)                                            1.014    42.864
n10078.out[0] (.names)                                           0.261    43.125
n10087.in[0] (.names)                                            1.014    44.139
n10087.out[0] (.names)                                           0.261    44.400
n10083.in[0] (.names)                                            1.014    45.413
n10083.out[0] (.names)                                           0.261    45.674
n9902.in[0] (.names)                                             1.014    46.688
n9902.out[0] (.names)                                            0.261    46.949
n9903.in[3] (.names)                                             1.014    47.963
n9903.out[0] (.names)                                            0.261    48.224
n9905.in[1] (.names)                                             1.014    49.238
n9905.out[0] (.names)                                            0.261    49.499
n9914.in[3] (.names)                                             1.014    50.513
n9914.out[0] (.names)                                            0.261    50.774
n9319.in[0] (.names)                                             1.014    51.787
n9319.out[0] (.names)                                            0.261    52.048
n9874.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9874.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n2161.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9583.in[0] (.names)                                             1.014     3.344
n9583.out[0] (.names)                                            0.261     3.605
n9584.in[0] (.names)                                             1.014     4.619
n9584.out[0] (.names)                                            0.261     4.880
n9637.in[2] (.names)                                             1.014     5.894
n9637.out[0] (.names)                                            0.261     6.155
n9638.in[1] (.names)                                             1.014     7.169
n9638.out[0] (.names)                                            0.261     7.430
n9641.in[0] (.names)                                             1.014     8.444
n9641.out[0] (.names)                                            0.261     8.705
n9642.in[0] (.names)                                             1.014     9.719
n9642.out[0] (.names)                                            0.261     9.980
n9658.in[0] (.names)                                             1.014    10.993
n9658.out[0] (.names)                                            0.261    11.254
n9669.in[0] (.names)                                             1.014    12.268
n9669.out[0] (.names)                                            0.261    12.529
n9629.in[0] (.names)                                             1.014    13.543
n9629.out[0] (.names)                                            0.261    13.804
n9631.in[2] (.names)                                             1.014    14.818
n9631.out[0] (.names)                                            0.261    15.079
n8353.in[1] (.names)                                             1.014    16.093
n8353.out[0] (.names)                                            0.261    16.354
n9602.in[0] (.names)                                             1.014    17.367
n9602.out[0] (.names)                                            0.261    17.628
n9603.in[1] (.names)                                             1.014    18.642
n9603.out[0] (.names)                                            0.261    18.903
n9605.in[1] (.names)                                             1.014    19.917
n9605.out[0] (.names)                                            0.261    20.178
n9611.in[0] (.names)                                             1.014    21.192
n9611.out[0] (.names)                                            0.261    21.453
n9612.in[0] (.names)                                             1.014    22.467
n9612.out[0] (.names)                                            0.261    22.728
n9613.in[0] (.names)                                             1.014    23.742
n9613.out[0] (.names)                                            0.261    24.003
n8224.in[0] (.names)                                             1.014    25.016
n8224.out[0] (.names)                                            0.261    25.277
n10064.in[1] (.names)                                            1.014    26.291
n10064.out[0] (.names)                                           0.261    26.552
n10065.in[0] (.names)                                            1.014    27.566
n10065.out[0] (.names)                                           0.261    27.827
n10073.in[0] (.names)                                            1.014    28.841
n10073.out[0] (.names)                                           0.261    29.102
n10074.in[1] (.names)                                            1.014    30.116
n10074.out[0] (.names)                                           0.261    30.377
n10075.in[0] (.names)                                            1.014    31.390
n10075.out[0] (.names)                                           0.261    31.651
n10081.in[0] (.names)                                            1.014    32.665
n10081.out[0] (.names)                                           0.261    32.926
n10085.in[1] (.names)                                            1.014    33.940
n10085.out[0] (.names)                                           0.261    34.201
n10088.in[1] (.names)                                            1.014    35.215
n10088.out[0] (.names)                                           0.261    35.476
n10089.in[0] (.names)                                            1.014    36.490
n10089.out[0] (.names)                                           0.261    36.751
n10090.in[1] (.names)                                            1.014    37.765
n10090.out[0] (.names)                                           0.261    38.026
n10131.in[1] (.names)                                            1.014    39.039
n10131.out[0] (.names)                                           0.261    39.300
n10130.in[1] (.names)                                            1.014    40.314
n10130.out[0] (.names)                                           0.261    40.575
n10077.in[0] (.names)                                            1.014    41.589
n10077.out[0] (.names)                                           0.261    41.850
n10078.in[2] (.names)                                            1.014    42.864
n10078.out[0] (.names)                                           0.261    43.125
n10087.in[0] (.names)                                            1.014    44.139
n10087.out[0] (.names)                                           0.261    44.400
n10083.in[0] (.names)                                            1.014    45.413
n10083.out[0] (.names)                                           0.261    45.674
n9902.in[0] (.names)                                             1.014    46.688
n9902.out[0] (.names)                                            0.261    46.949
n9903.in[3] (.names)                                             1.014    47.963
n9903.out[0] (.names)                                            0.261    48.224
n9905.in[1] (.names)                                             1.014    49.238
n9905.out[0] (.names)                                            0.261    49.499
n9914.in[3] (.names)                                             1.014    50.513
n9914.out[0] (.names)                                            0.261    50.774
n9319.in[0] (.names)                                             1.014    51.787
n9319.out[0] (.names)                                            0.261    52.048
n2161.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2161.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n2092.Q[0] (.latch clocked by pclk)
Endpoint  : n2077.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2092.clk[0] (.latch)                                            1.014     1.014
n2092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5456.in[0] (.names)                                             1.014     2.070
n5456.out[0] (.names)                                            0.261     2.331
n5466.in[0] (.names)                                             1.014     3.344
n5466.out[0] (.names)                                            0.261     3.605
n5518.in[0] (.names)                                             1.014     4.619
n5518.out[0] (.names)                                            0.261     4.880
n5563.in[0] (.names)                                             1.014     5.894
n5563.out[0] (.names)                                            0.261     6.155
n5338.in[1] (.names)                                             1.014     7.169
n5338.out[0] (.names)                                            0.261     7.430
n5568.in[1] (.names)                                             1.014     8.444
n5568.out[0] (.names)                                            0.261     8.705
n5540.in[0] (.names)                                             1.014     9.719
n5540.out[0] (.names)                                            0.261     9.980
n5541.in[1] (.names)                                             1.014    10.993
n5541.out[0] (.names)                                            0.261    11.254
n2707.in[0] (.names)                                             1.014    12.268
n2707.out[0] (.names)                                            0.261    12.529
n6047.in[1] (.names)                                             1.014    13.543
n6047.out[0] (.names)                                            0.261    13.804
n6050.in[0] (.names)                                             1.014    14.818
n6050.out[0] (.names)                                            0.261    15.079
n5486.in[1] (.names)                                             1.014    16.093
n5486.out[0] (.names)                                            0.261    16.354
n6083.in[0] (.names)                                             1.014    17.367
n6083.out[0] (.names)                                            0.261    17.628
n5950.in[3] (.names)                                             1.014    18.642
n5950.out[0] (.names)                                            0.261    18.903
n5751.in[1] (.names)                                             1.014    19.917
n5751.out[0] (.names)                                            0.261    20.178
n5753.in[0] (.names)                                             1.014    21.192
n5753.out[0] (.names)                                            0.261    21.453
n5760.in[2] (.names)                                             1.014    22.467
n5760.out[0] (.names)                                            0.261    22.728
n5762.in[1] (.names)                                             1.014    23.742
n5762.out[0] (.names)                                            0.261    24.003
n4585.in[2] (.names)                                             1.014    25.016
n4585.out[0] (.names)                                            0.261    25.277
n5808.in[0] (.names)                                             1.014    26.291
n5808.out[0] (.names)                                            0.261    26.552
n5813.in[0] (.names)                                             1.014    27.566
n5813.out[0] (.names)                                            0.261    27.827
n5818.in[0] (.names)                                             1.014    28.841
n5818.out[0] (.names)                                            0.261    29.102
n5798.in[0] (.names)                                             1.014    30.116
n5798.out[0] (.names)                                            0.261    30.377
n5799.in[2] (.names)                                             1.014    31.390
n5799.out[0] (.names)                                            0.261    31.651
n5828.in[1] (.names)                                             1.014    32.665
n5828.out[0] (.names)                                            0.261    32.926
n5824.in[0] (.names)                                             1.014    33.940
n5824.out[0] (.names)                                            0.261    34.201
n5829.in[1] (.names)                                             1.014    35.215
n5829.out[0] (.names)                                            0.261    35.476
n5785.in[0] (.names)                                             1.014    36.490
n5785.out[0] (.names)                                            0.261    36.751
n5786.in[3] (.names)                                             1.014    37.765
n5786.out[0] (.names)                                            0.261    38.026
n2633.in[0] (.names)                                             1.014    39.039
n2633.out[0] (.names)                                            0.261    39.300
n5847.in[1] (.names)                                             1.014    40.314
n5847.out[0] (.names)                                            0.261    40.575
n5848.in[1] (.names)                                             1.014    41.589
n5848.out[0] (.names)                                            0.261    41.850
n5856.in[2] (.names)                                             1.014    42.864
n5856.out[0] (.names)                                            0.261    43.125
n5841.in[0] (.names)                                             1.014    44.139
n5841.out[0] (.names)                                            0.261    44.400
n5836.in[2] (.names)                                             1.014    45.413
n5836.out[0] (.names)                                            0.261    45.674
n5837.in[0] (.names)                                             1.014    46.688
n5837.out[0] (.names)                                            0.261    46.949
n4564.in[2] (.names)                                             1.014    47.963
n4564.out[0] (.names)                                            0.261    48.224
n5840.in[0] (.names)                                             1.014    49.238
n5840.out[0] (.names)                                            0.261    49.499
n4586.in[0] (.names)                                             1.014    50.513
n4586.out[0] (.names)                                            0.261    50.774
n5355.in[1] (.names)                                             1.014    51.787
n5355.out[0] (.names)                                            0.261    52.048
n2077.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2077.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n6159.Q[0] (.latch clocked by pclk)
Endpoint  : n5631.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6159.clk[0] (.latch)                                            1.014     1.014
n6159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6075.in[0] (.names)                                             1.014     2.070
n6075.out[0] (.names)                                            0.261     2.331
n6094.in[0] (.names)                                             1.014     3.344
n6094.out[0] (.names)                                            0.261     3.605
n6161.in[0] (.names)                                             1.014     4.619
n6161.out[0] (.names)                                            0.261     4.880
n6162.in[3] (.names)                                             1.014     5.894
n6162.out[0] (.names)                                            0.261     6.155
n6163.in[0] (.names)                                             1.014     7.169
n6163.out[0] (.names)                                            0.261     7.430
n4254.in[0] (.names)                                             1.014     8.444
n4254.out[0] (.names)                                            0.261     8.705
n5965.in[1] (.names)                                             1.014     9.719
n5965.out[0] (.names)                                            0.261     9.980
n5966.in[0] (.names)                                             1.014    10.993
n5966.out[0] (.names)                                            0.261    11.254
n5968.in[0] (.names)                                             1.014    12.268
n5968.out[0] (.names)                                            0.261    12.529
n5919.in[2] (.names)                                             1.014    13.543
n5919.out[0] (.names)                                            0.261    13.804
n5969.in[0] (.names)                                             1.014    14.818
n5969.out[0] (.names)                                            0.261    15.079
n5974.in[0] (.names)                                             1.014    16.093
n5974.out[0] (.names)                                            0.261    16.354
n5975.in[0] (.names)                                             1.014    17.367
n5975.out[0] (.names)                                            0.261    17.628
n5976.in[0] (.names)                                             1.014    18.642
n5976.out[0] (.names)                                            0.261    18.903
n4714.in[0] (.names)                                             1.014    19.917
n4714.out[0] (.names)                                            0.261    20.178
n5992.in[0] (.names)                                             1.014    21.192
n5992.out[0] (.names)                                            0.261    21.453
n5994.in[3] (.names)                                             1.014    22.467
n5994.out[0] (.names)                                            0.261    22.728
n5989.in[0] (.names)                                             1.014    23.742
n5989.out[0] (.names)                                            0.261    24.003
n5826.in[0] (.names)                                             1.014    25.016
n5826.out[0] (.names)                                            0.261    25.277
n5917.in[0] (.names)                                             1.014    26.291
n5917.out[0] (.names)                                            0.261    26.552
n5962.in[1] (.names)                                             1.014    27.566
n5962.out[0] (.names)                                            0.261    27.827
n5979.in[2] (.names)                                             1.014    28.841
n5979.out[0] (.names)                                            0.261    29.102
n5983.in[1] (.names)                                             1.014    30.116
n5983.out[0] (.names)                                            0.261    30.377
n5681.in[0] (.names)                                             1.014    31.390
n5681.out[0] (.names)                                            0.261    31.651
n5683.in[0] (.names)                                             1.014    32.665
n5683.out[0] (.names)                                            0.261    32.926
n5684.in[1] (.names)                                             1.014    33.940
n5684.out[0] (.names)                                            0.261    34.201
n5647.in[3] (.names)                                             1.014    35.215
n5647.out[0] (.names)                                            0.261    35.476
n5648.in[2] (.names)                                             1.014    36.490
n5648.out[0] (.names)                                            0.261    36.751
n5665.in[3] (.names)                                             1.014    37.765
n5665.out[0] (.names)                                            0.261    38.026
n5666.in[0] (.names)                                             1.014    39.039
n5666.out[0] (.names)                                            0.261    39.300
n5654.in[0] (.names)                                             1.014    40.314
n5654.out[0] (.names)                                            0.261    40.575
n5673.in[0] (.names)                                             1.014    41.589
n5673.out[0] (.names)                                            0.261    41.850
n5605.in[0] (.names)                                             1.014    42.864
n5605.out[0] (.names)                                            0.261    43.125
n5653.in[2] (.names)                                             1.014    44.139
n5653.out[0] (.names)                                            0.261    44.400
n2825.in[1] (.names)                                             1.014    45.413
n2825.out[0] (.names)                                            0.261    45.674
n5621.in[1] (.names)                                             1.014    46.688
n5621.out[0] (.names)                                            0.261    46.949
n5662.in[1] (.names)                                             1.014    47.963
n5662.out[0] (.names)                                            0.261    48.224
n5607.in[1] (.names)                                             1.014    49.238
n5607.out[0] (.names)                                            0.261    49.499
n5608.in[3] (.names)                                             1.014    50.513
n5608.out[0] (.names)                                            0.261    50.774
n5609.in[1] (.names)                                             1.014    51.787
n5609.out[0] (.names)                                            0.261    52.048
n5631.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5631.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n6159.Q[0] (.latch clocked by pclk)
Endpoint  : n5610.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6159.clk[0] (.latch)                                            1.014     1.014
n6159.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6075.in[0] (.names)                                             1.014     2.070
n6075.out[0] (.names)                                            0.261     2.331
n6094.in[0] (.names)                                             1.014     3.344
n6094.out[0] (.names)                                            0.261     3.605
n6161.in[0] (.names)                                             1.014     4.619
n6161.out[0] (.names)                                            0.261     4.880
n6162.in[3] (.names)                                             1.014     5.894
n6162.out[0] (.names)                                            0.261     6.155
n6163.in[0] (.names)                                             1.014     7.169
n6163.out[0] (.names)                                            0.261     7.430
n4254.in[0] (.names)                                             1.014     8.444
n4254.out[0] (.names)                                            0.261     8.705
n5965.in[1] (.names)                                             1.014     9.719
n5965.out[0] (.names)                                            0.261     9.980
n5966.in[0] (.names)                                             1.014    10.993
n5966.out[0] (.names)                                            0.261    11.254
n5968.in[0] (.names)                                             1.014    12.268
n5968.out[0] (.names)                                            0.261    12.529
n5919.in[2] (.names)                                             1.014    13.543
n5919.out[0] (.names)                                            0.261    13.804
n5969.in[0] (.names)                                             1.014    14.818
n5969.out[0] (.names)                                            0.261    15.079
n5974.in[0] (.names)                                             1.014    16.093
n5974.out[0] (.names)                                            0.261    16.354
n5975.in[0] (.names)                                             1.014    17.367
n5975.out[0] (.names)                                            0.261    17.628
n5976.in[0] (.names)                                             1.014    18.642
n5976.out[0] (.names)                                            0.261    18.903
n4714.in[0] (.names)                                             1.014    19.917
n4714.out[0] (.names)                                            0.261    20.178
n5992.in[0] (.names)                                             1.014    21.192
n5992.out[0] (.names)                                            0.261    21.453
n5994.in[3] (.names)                                             1.014    22.467
n5994.out[0] (.names)                                            0.261    22.728
n5989.in[0] (.names)                                             1.014    23.742
n5989.out[0] (.names)                                            0.261    24.003
n5826.in[0] (.names)                                             1.014    25.016
n5826.out[0] (.names)                                            0.261    25.277
n5917.in[0] (.names)                                             1.014    26.291
n5917.out[0] (.names)                                            0.261    26.552
n5962.in[1] (.names)                                             1.014    27.566
n5962.out[0] (.names)                                            0.261    27.827
n5979.in[2] (.names)                                             1.014    28.841
n5979.out[0] (.names)                                            0.261    29.102
n5983.in[1] (.names)                                             1.014    30.116
n5983.out[0] (.names)                                            0.261    30.377
n5681.in[0] (.names)                                             1.014    31.390
n5681.out[0] (.names)                                            0.261    31.651
n5683.in[0] (.names)                                             1.014    32.665
n5683.out[0] (.names)                                            0.261    32.926
n5684.in[1] (.names)                                             1.014    33.940
n5684.out[0] (.names)                                            0.261    34.201
n5647.in[3] (.names)                                             1.014    35.215
n5647.out[0] (.names)                                            0.261    35.476
n5648.in[2] (.names)                                             1.014    36.490
n5648.out[0] (.names)                                            0.261    36.751
n5665.in[3] (.names)                                             1.014    37.765
n5665.out[0] (.names)                                            0.261    38.026
n5666.in[0] (.names)                                             1.014    39.039
n5666.out[0] (.names)                                            0.261    39.300
n5654.in[0] (.names)                                             1.014    40.314
n5654.out[0] (.names)                                            0.261    40.575
n5673.in[0] (.names)                                             1.014    41.589
n5673.out[0] (.names)                                            0.261    41.850
n5605.in[0] (.names)                                             1.014    42.864
n5605.out[0] (.names)                                            0.261    43.125
n5653.in[2] (.names)                                             1.014    44.139
n5653.out[0] (.names)                                            0.261    44.400
n2825.in[1] (.names)                                             1.014    45.413
n2825.out[0] (.names)                                            0.261    45.674
n5621.in[1] (.names)                                             1.014    46.688
n5621.out[0] (.names)                                            0.261    46.949
n5662.in[1] (.names)                                             1.014    47.963
n5662.out[0] (.names)                                            0.261    48.224
n5607.in[1] (.names)                                             1.014    49.238
n5607.out[0] (.names)                                            0.261    49.499
n5608.in[3] (.names)                                             1.014    50.513
n5608.out[0] (.names)                                            0.261    50.774
n5609.in[1] (.names)                                             1.014    51.787
n5609.out[0] (.names)                                            0.261    52.048
n5610.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5610.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n2092.Q[0] (.latch clocked by pclk)
Endpoint  : n5642.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2092.clk[0] (.latch)                                            1.014     1.014
n2092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5456.in[0] (.names)                                             1.014     2.070
n5456.out[0] (.names)                                            0.261     2.331
n5466.in[0] (.names)                                             1.014     3.344
n5466.out[0] (.names)                                            0.261     3.605
n5518.in[0] (.names)                                             1.014     4.619
n5518.out[0] (.names)                                            0.261     4.880
n5563.in[0] (.names)                                             1.014     5.894
n5563.out[0] (.names)                                            0.261     6.155
n5338.in[1] (.names)                                             1.014     7.169
n5338.out[0] (.names)                                            0.261     7.430
n5568.in[1] (.names)                                             1.014     8.444
n5568.out[0] (.names)                                            0.261     8.705
n5540.in[0] (.names)                                             1.014     9.719
n5540.out[0] (.names)                                            0.261     9.980
n5541.in[1] (.names)                                             1.014    10.993
n5541.out[0] (.names)                                            0.261    11.254
n2707.in[0] (.names)                                             1.014    12.268
n2707.out[0] (.names)                                            0.261    12.529
n6047.in[1] (.names)                                             1.014    13.543
n6047.out[0] (.names)                                            0.261    13.804
n6050.in[0] (.names)                                             1.014    14.818
n6050.out[0] (.names)                                            0.261    15.079
n5486.in[1] (.names)                                             1.014    16.093
n5486.out[0] (.names)                                            0.261    16.354
n6083.in[0] (.names)                                             1.014    17.367
n6083.out[0] (.names)                                            0.261    17.628
n5950.in[3] (.names)                                             1.014    18.642
n5950.out[0] (.names)                                            0.261    18.903
n5751.in[1] (.names)                                             1.014    19.917
n5751.out[0] (.names)                                            0.261    20.178
n5753.in[0] (.names)                                             1.014    21.192
n5753.out[0] (.names)                                            0.261    21.453
n5760.in[2] (.names)                                             1.014    22.467
n5760.out[0] (.names)                                            0.261    22.728
n5762.in[1] (.names)                                             1.014    23.742
n5762.out[0] (.names)                                            0.261    24.003
n4585.in[2] (.names)                                             1.014    25.016
n4585.out[0] (.names)                                            0.261    25.277
n5808.in[0] (.names)                                             1.014    26.291
n5808.out[0] (.names)                                            0.261    26.552
n5813.in[0] (.names)                                             1.014    27.566
n5813.out[0] (.names)                                            0.261    27.827
n5818.in[0] (.names)                                             1.014    28.841
n5818.out[0] (.names)                                            0.261    29.102
n5798.in[0] (.names)                                             1.014    30.116
n5798.out[0] (.names)                                            0.261    30.377
n5799.in[2] (.names)                                             1.014    31.390
n5799.out[0] (.names)                                            0.261    31.651
n5828.in[1] (.names)                                             1.014    32.665
n5828.out[0] (.names)                                            0.261    32.926
n5824.in[0] (.names)                                             1.014    33.940
n5824.out[0] (.names)                                            0.261    34.201
n5825.in[0] (.names)                                             1.014    35.215
n5825.out[0] (.names)                                            0.261    35.476
n6038.in[1] (.names)                                             1.014    36.490
n6038.out[0] (.names)                                            0.261    36.751
n5468.in[1] (.names)                                             1.014    37.765
n5468.out[0] (.names)                                            0.261    38.026
n5675.in[1] (.names)                                             1.014    39.039
n5675.out[0] (.names)                                            0.261    39.300
n5339.in[1] (.names)                                             1.014    40.314
n5339.out[0] (.names)                                            0.261    40.575
n2672.in[0] (.names)                                             1.014    41.589
n2672.out[0] (.names)                                            0.261    41.850
n5629.in[0] (.names)                                             1.014    42.864
n5629.out[0] (.names)                                            0.261    43.125
n5630.in[0] (.names)                                             1.014    44.139
n5630.out[0] (.names)                                            0.261    44.400
n4505.in[0] (.names)                                             1.014    45.413
n4505.out[0] (.names)                                            0.261    45.674
n5622.in[0] (.names)                                             1.014    46.688
n5622.out[0] (.names)                                            0.261    46.949
n4440.in[1] (.names)                                             1.014    47.963
n4440.out[0] (.names)                                            0.261    48.224
n5750.in[1] (.names)                                             1.014    49.238
n5750.out[0] (.names)                                            0.261    49.499
n5749.in[1] (.names)                                             1.014    50.513
n5749.out[0] (.names)                                            0.261    50.774
n3010.in[1] (.names)                                             1.014    51.787
n3010.out[0] (.names)                                            0.261    52.048
n5642.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5642.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n2092.Q[0] (.latch clocked by pclk)
Endpoint  : n2480.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2092.clk[0] (.latch)                                            1.014     1.014
n2092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5456.in[0] (.names)                                             1.014     2.070
n5456.out[0] (.names)                                            0.261     2.331
n5466.in[0] (.names)                                             1.014     3.344
n5466.out[0] (.names)                                            0.261     3.605
n5518.in[0] (.names)                                             1.014     4.619
n5518.out[0] (.names)                                            0.261     4.880
n5563.in[0] (.names)                                             1.014     5.894
n5563.out[0] (.names)                                            0.261     6.155
n5338.in[1] (.names)                                             1.014     7.169
n5338.out[0] (.names)                                            0.261     7.430
n5568.in[1] (.names)                                             1.014     8.444
n5568.out[0] (.names)                                            0.261     8.705
n5540.in[0] (.names)                                             1.014     9.719
n5540.out[0] (.names)                                            0.261     9.980
n5541.in[1] (.names)                                             1.014    10.993
n5541.out[0] (.names)                                            0.261    11.254
n2707.in[0] (.names)                                             1.014    12.268
n2707.out[0] (.names)                                            0.261    12.529
n6047.in[1] (.names)                                             1.014    13.543
n6047.out[0] (.names)                                            0.261    13.804
n6050.in[0] (.names)                                             1.014    14.818
n6050.out[0] (.names)                                            0.261    15.079
n5486.in[1] (.names)                                             1.014    16.093
n5486.out[0] (.names)                                            0.261    16.354
n6083.in[0] (.names)                                             1.014    17.367
n6083.out[0] (.names)                                            0.261    17.628
n5950.in[3] (.names)                                             1.014    18.642
n5950.out[0] (.names)                                            0.261    18.903
n5751.in[1] (.names)                                             1.014    19.917
n5751.out[0] (.names)                                            0.261    20.178
n5753.in[0] (.names)                                             1.014    21.192
n5753.out[0] (.names)                                            0.261    21.453
n5760.in[2] (.names)                                             1.014    22.467
n5760.out[0] (.names)                                            0.261    22.728
n5762.in[1] (.names)                                             1.014    23.742
n5762.out[0] (.names)                                            0.261    24.003
n4585.in[2] (.names)                                             1.014    25.016
n4585.out[0] (.names)                                            0.261    25.277
n5808.in[0] (.names)                                             1.014    26.291
n5808.out[0] (.names)                                            0.261    26.552
n5813.in[0] (.names)                                             1.014    27.566
n5813.out[0] (.names)                                            0.261    27.827
n5818.in[0] (.names)                                             1.014    28.841
n5818.out[0] (.names)                                            0.261    29.102
n5798.in[0] (.names)                                             1.014    30.116
n5798.out[0] (.names)                                            0.261    30.377
n5799.in[2] (.names)                                             1.014    31.390
n5799.out[0] (.names)                                            0.261    31.651
n5828.in[1] (.names)                                             1.014    32.665
n5828.out[0] (.names)                                            0.261    32.926
n5824.in[0] (.names)                                             1.014    33.940
n5824.out[0] (.names)                                            0.261    34.201
n5825.in[0] (.names)                                             1.014    35.215
n5825.out[0] (.names)                                            0.261    35.476
n6038.in[1] (.names)                                             1.014    36.490
n6038.out[0] (.names)                                            0.261    36.751
n5468.in[1] (.names)                                             1.014    37.765
n5468.out[0] (.names)                                            0.261    38.026
n5675.in[1] (.names)                                             1.014    39.039
n5675.out[0] (.names)                                            0.261    39.300
n5339.in[1] (.names)                                             1.014    40.314
n5339.out[0] (.names)                                            0.261    40.575
n2672.in[0] (.names)                                             1.014    41.589
n2672.out[0] (.names)                                            0.261    41.850
n5629.in[0] (.names)                                             1.014    42.864
n5629.out[0] (.names)                                            0.261    43.125
n5630.in[0] (.names)                                             1.014    44.139
n5630.out[0] (.names)                                            0.261    44.400
n4505.in[0] (.names)                                             1.014    45.413
n4505.out[0] (.names)                                            0.261    45.674
n5622.in[0] (.names)                                             1.014    46.688
n5622.out[0] (.names)                                            0.261    46.949
n4440.in[1] (.names)                                             1.014    47.963
n4440.out[0] (.names)                                            0.261    48.224
n5750.in[1] (.names)                                             1.014    49.238
n5750.out[0] (.names)                                            0.261    49.499
n5749.in[1] (.names)                                             1.014    50.513
n5749.out[0] (.names)                                            0.261    50.774
n3010.in[1] (.names)                                             1.014    51.787
n3010.out[0] (.names)                                            0.261    52.048
n2480.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2480.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n13626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13604.in[1] (.names)                                            1.014    18.642
n13604.out[0] (.names)                                           0.261    18.903
n13616.in[0] (.names)                                            1.014    19.917
n13616.out[0] (.names)                                           0.261    20.178
n13600.in[1] (.names)                                            1.014    21.192
n13600.out[0] (.names)                                           0.261    21.453
n13601.in[1] (.names)                                            1.014    22.467
n13601.out[0] (.names)                                           0.261    22.728
n13612.in[1] (.names)                                            1.014    23.742
n13612.out[0] (.names)                                           0.261    24.003
n13633.in[0] (.names)                                            1.014    25.016
n13633.out[0] (.names)                                           0.261    25.277
n13635.in[0] (.names)                                            1.014    26.291
n13635.out[0] (.names)                                           0.261    26.552
n13377.in[2] (.names)                                            1.014    27.566
n13377.out[0] (.names)                                           0.261    27.827
n13640.in[0] (.names)                                            1.014    28.841
n13640.out[0] (.names)                                           0.261    29.102
n13644.in[0] (.names)                                            1.014    30.116
n13644.out[0] (.names)                                           0.261    30.377
n13646.in[1] (.names)                                            1.014    31.390
n13646.out[0] (.names)                                           0.261    31.651
n13647.in[0] (.names)                                            1.014    32.665
n13647.out[0] (.names)                                           0.261    32.926
n13648.in[0] (.names)                                            1.014    33.940
n13648.out[0] (.names)                                           0.261    34.201
n2877.in[3] (.names)                                             1.014    35.215
n2877.out[0] (.names)                                            0.261    35.476
n10412.in[0] (.names)                                            1.014    36.490
n10412.out[0] (.names)                                           0.261    36.751
n13649.in[0] (.names)                                            1.014    37.765
n13649.out[0] (.names)                                           0.261    38.026
n13652.in[1] (.names)                                            1.014    39.039
n13652.out[0] (.names)                                           0.261    39.300
n13653.in[0] (.names)                                            1.014    40.314
n13653.out[0] (.names)                                           0.261    40.575
n13654.in[1] (.names)                                            1.014    41.589
n13654.out[0] (.names)                                           0.261    41.850
n12424.in[1] (.names)                                            1.014    42.864
n12424.out[0] (.names)                                           0.261    43.125
n13011.in[1] (.names)                                            1.014    44.139
n13011.out[0] (.names)                                           0.261    44.400
n12393.in[0] (.names)                                            1.014    45.413
n12393.out[0] (.names)                                           0.261    45.674
n13262.in[0] (.names)                                            1.014    46.688
n13262.out[0] (.names)                                           0.261    46.949
n13139.in[2] (.names)                                            1.014    47.963
n13139.out[0] (.names)                                           0.261    48.224
n13279.in[1] (.names)                                            1.014    49.238
n13279.out[0] (.names)                                           0.261    49.499
n10349.in[0] (.names)                                            1.014    50.513
n10349.out[0] (.names)                                           0.261    50.774
n13383.in[0] (.names)                                            1.014    51.787
n13383.out[0] (.names)                                           0.261    52.048
n13626.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13626.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n7464.Q[0] (.latch clocked by pclk)
Endpoint  : n8076.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7464.clk[0] (.latch)                                            1.014     1.014
n7464.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6559.in[0] (.names)                                             1.014     2.070
n6559.out[0] (.names)                                            0.261     2.331
n7463.in[0] (.names)                                             1.014     3.344
n7463.out[0] (.names)                                            0.261     3.605
n7466.in[2] (.names)                                             1.014     4.619
n7466.out[0] (.names)                                            0.261     4.880
n7287.in[1] (.names)                                             1.014     5.894
n7287.out[0] (.names)                                            0.261     6.155
n7602.in[0] (.names)                                             1.014     7.169
n7602.out[0] (.names)                                            0.261     7.430
n7608.in[1] (.names)                                             1.014     8.444
n7608.out[0] (.names)                                            0.261     8.705
n7610.in[0] (.names)                                             1.014     9.719
n7610.out[0] (.names)                                            0.261     9.980
n7611.in[0] (.names)                                             1.014    10.993
n7611.out[0] (.names)                                            0.261    11.254
n7613.in[0] (.names)                                             1.014    12.268
n7613.out[0] (.names)                                            0.261    12.529
n7614.in[0] (.names)                                             1.014    13.543
n7614.out[0] (.names)                                            0.261    13.804
n7617.in[0] (.names)                                             1.014    14.818
n7617.out[0] (.names)                                            0.261    15.079
n7589.in[0] (.names)                                             1.014    16.093
n7589.out[0] (.names)                                            0.261    16.354
n7590.in[0] (.names)                                             1.014    17.367
n7590.out[0] (.names)                                            0.261    17.628
n7592.in[1] (.names)                                             1.014    18.642
n7592.out[0] (.names)                                            0.261    18.903
n7593.in[1] (.names)                                             1.014    19.917
n7593.out[0] (.names)                                            0.261    20.178
n7600.in[0] (.names)                                             1.014    21.192
n7600.out[0] (.names)                                            0.261    21.453
n7639.in[1] (.names)                                             1.014    22.467
n7639.out[0] (.names)                                            0.261    22.728
n7640.in[0] (.names)                                             1.014    23.742
n7640.out[0] (.names)                                            0.261    24.003
n7406.in[1] (.names)                                             1.014    25.016
n7406.out[0] (.names)                                            0.261    25.277
n7407.in[0] (.names)                                             1.014    26.291
n7407.out[0] (.names)                                            0.261    26.552
n7369.in[1] (.names)                                             1.014    27.566
n7369.out[0] (.names)                                            0.261    27.827
n7267.in[0] (.names)                                             1.014    28.841
n7267.out[0] (.names)                                            0.261    29.102
n7370.in[1] (.names)                                             1.014    30.116
n7370.out[0] (.names)                                            0.261    30.377
n7372.in[0] (.names)                                             1.014    31.390
n7372.out[0] (.names)                                            0.261    31.651
n7378.in[1] (.names)                                             1.014    32.665
n7378.out[0] (.names)                                            0.261    32.926
n7374.in[0] (.names)                                             1.014    33.940
n7374.out[0] (.names)                                            0.261    34.201
n7373.in[0] (.names)                                             1.014    35.215
n7373.out[0] (.names)                                            0.261    35.476
n7962.in[0] (.names)                                             1.014    36.490
n7962.out[0] (.names)                                            0.261    36.751
n7963.in[1] (.names)                                             1.014    37.765
n7963.out[0] (.names)                                            0.261    38.026
n7964.in[0] (.names)                                             1.014    39.039
n7964.out[0] (.names)                                            0.261    39.300
n7965.in[0] (.names)                                             1.014    40.314
n7965.out[0] (.names)                                            0.261    40.575
n7966.in[0] (.names)                                             1.014    41.589
n7966.out[0] (.names)                                            0.261    41.850
n7967.in[0] (.names)                                             1.014    42.864
n7967.out[0] (.names)                                            0.261    43.125
n7971.in[1] (.names)                                             1.014    44.139
n7971.out[0] (.names)                                            0.261    44.400
n7931.in[0] (.names)                                             1.014    45.413
n7931.out[0] (.names)                                            0.261    45.674
n7968.in[1] (.names)                                             1.014    46.688
n7968.out[0] (.names)                                            0.261    46.949
n2128.in[3] (.names)                                             1.014    47.963
n2128.out[0] (.names)                                            0.261    48.224
n7871.in[2] (.names)                                             1.014    49.238
n7871.out[0] (.names)                                            0.261    49.499
n7025.in[0] (.names)                                             1.014    50.513
n7025.out[0] (.names)                                            0.261    50.774
n7976.in[0] (.names)                                             1.014    51.787
n7976.out[0] (.names)                                            0.261    52.048
n8076.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8076.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n6798.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n9007.in[2] (.names)                                             1.014    17.367
n9007.out[0] (.names)                                            0.261    17.628
n8891.in[0] (.names)                                             1.014    18.642
n8891.out[0] (.names)                                            0.261    18.903
n9000.in[2] (.names)                                             1.014    19.917
n9000.out[0] (.names)                                            0.261    20.178
n2002.in[1] (.names)                                             1.014    21.192
n2002.out[0] (.names)                                            0.261    21.453
n9002.in[0] (.names)                                             1.014    22.467
n9002.out[0] (.names)                                            0.261    22.728
n9003.in[0] (.names)                                             1.014    23.742
n9003.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n7720.in[1] (.names)                                             1.014    26.291
n7720.out[0] (.names)                                            0.261    26.552
n7736.in[2] (.names)                                             1.014    27.566
n7736.out[0] (.names)                                            0.261    27.827
n7693.in[0] (.names)                                             1.014    28.841
n7693.out[0] (.names)                                            0.261    29.102
n7694.in[1] (.names)                                             1.014    30.116
n7694.out[0] (.names)                                            0.261    30.377
n7695.in[1] (.names)                                             1.014    31.390
n7695.out[0] (.names)                                            0.261    31.651
n7705.in[0] (.names)                                             1.014    32.665
n7705.out[0] (.names)                                            0.261    32.926
n7699.in[0] (.names)                                             1.014    33.940
n7699.out[0] (.names)                                            0.261    34.201
n6842.in[0] (.names)                                             1.014    35.215
n6842.out[0] (.names)                                            0.261    35.476
n6843.in[0] (.names)                                             1.014    36.490
n6843.out[0] (.names)                                            0.261    36.751
n6909.in[0] (.names)                                             1.014    37.765
n6909.out[0] (.names)                                            0.261    38.026
n6913.in[1] (.names)                                             1.014    39.039
n6913.out[0] (.names)                                            0.261    39.300
n6810.in[0] (.names)                                             1.014    40.314
n6810.out[0] (.names)                                            0.261    40.575
n6896.in[3] (.names)                                             1.014    41.589
n6896.out[0] (.names)                                            0.261    41.850
n6881.in[1] (.names)                                             1.014    42.864
n6881.out[0] (.names)                                            0.261    43.125
n2743.in[2] (.names)                                             1.014    44.139
n2743.out[0] (.names)                                            0.261    44.400
n6904.in[0] (.names)                                             1.014    45.413
n6904.out[0] (.names)                                            0.261    45.674
n6905.in[0] (.names)                                             1.014    46.688
n6905.out[0] (.names)                                            0.261    46.949
n6898.in[0] (.names)                                             1.014    47.963
n6898.out[0] (.names)                                            0.261    48.224
n6907.in[1] (.names)                                             1.014    49.238
n6907.out[0] (.names)                                            0.261    49.499
n6903.in[0] (.names)                                             1.014    50.513
n6903.out[0] (.names)                                            0.261    50.774
n6797.in[1] (.names)                                             1.014    51.787
n6797.out[0] (.names)                                            0.261    52.048
n6798.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6798.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n11361.Q[0] (.latch clocked by pclk)
Endpoint  : n2245.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11361.clk[0] (.latch)                                           1.014     1.014
n11361.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12066.in[0] (.names)                                            1.014     2.070
n12066.out[0] (.names)                                           0.261     2.331
n2075.in[0] (.names)                                             1.014     3.344
n2075.out[0] (.names)                                            0.261     3.605
n13565.in[0] (.names)                                            1.014     4.619
n13565.out[0] (.names)                                           0.261     4.880
n13032.in[2] (.names)                                            1.014     5.894
n13032.out[0] (.names)                                           0.261     6.155
n13097.in[1] (.names)                                            1.014     7.169
n13097.out[0] (.names)                                           0.261     7.430
n13080.in[0] (.names)                                            1.014     8.444
n13080.out[0] (.names)                                           0.261     8.705
n13030.in[1] (.names)                                            1.014     9.719
n13030.out[0] (.names)                                           0.261     9.980
n8188.in[1] (.names)                                             1.014    10.993
n8188.out[0] (.names)                                            0.261    11.254
n13034.in[1] (.names)                                            1.014    12.268
n13034.out[0] (.names)                                           0.261    12.529
n13036.in[1] (.names)                                            1.014    13.543
n13036.out[0] (.names)                                           0.261    13.804
n13037.in[0] (.names)                                            1.014    14.818
n13037.out[0] (.names)                                           0.261    15.079
n13038.in[0] (.names)                                            1.014    16.093
n13038.out[0] (.names)                                           0.261    16.354
n13028.in[0] (.names)                                            1.014    17.367
n13028.out[0] (.names)                                           0.261    17.628
n13039.in[0] (.names)                                            1.014    18.642
n13039.out[0] (.names)                                           0.261    18.903
n13040.in[0] (.names)                                            1.014    19.917
n13040.out[0] (.names)                                           0.261    20.178
n12992.in[1] (.names)                                            1.014    21.192
n12992.out[0] (.names)                                           0.261    21.453
n12983.in[1] (.names)                                            1.014    22.467
n12983.out[0] (.names)                                           0.261    22.728
n12984.in[0] (.names)                                            1.014    23.742
n12984.out[0] (.names)                                           0.261    24.003
n2944.in[0] (.names)                                             1.014    25.016
n2944.out[0] (.names)                                            0.261    25.277
n12995.in[2] (.names)                                            1.014    26.291
n12995.out[0] (.names)                                           0.261    26.552
n12996.in[0] (.names)                                            1.014    27.566
n12996.out[0] (.names)                                           0.261    27.827
n12997.in[0] (.names)                                            1.014    28.841
n12997.out[0] (.names)                                           0.261    29.102
n12998.in[1] (.names)                                            1.014    30.116
n12998.out[0] (.names)                                           0.261    30.377
n12975.in[0] (.names)                                            1.014    31.390
n12975.out[0] (.names)                                           0.261    31.651
n12973.in[1] (.names)                                            1.014    32.665
n12973.out[0] (.names)                                           0.261    32.926
n12974.in[0] (.names)                                            1.014    33.940
n12974.out[0] (.names)                                           0.261    34.201
n12976.in[2] (.names)                                            1.014    35.215
n12976.out[0] (.names)                                           0.261    35.476
n10382.in[0] (.names)                                            1.014    36.490
n10382.out[0] (.names)                                           0.261    36.751
n13368.in[0] (.names)                                            1.014    37.765
n13368.out[0] (.names)                                           0.261    38.026
n13369.in[0] (.names)                                            1.014    39.039
n13369.out[0] (.names)                                           0.261    39.300
n13376.in[0] (.names)                                            1.014    40.314
n13376.out[0] (.names)                                           0.261    40.575
n13379.in[3] (.names)                                            1.014    41.589
n13379.out[0] (.names)                                           0.261    41.850
n13380.in[0] (.names)                                            1.014    42.864
n13380.out[0] (.names)                                           0.261    43.125
n13261.in[0] (.names)                                            1.014    44.139
n13261.out[0] (.names)                                           0.261    44.400
n13381.in[1] (.names)                                            1.014    45.413
n13381.out[0] (.names)                                           0.261    45.674
n13382.in[1] (.names)                                            1.014    46.688
n13382.out[0] (.names)                                           0.261    46.949
n8141.in[1] (.names)                                             1.014    47.963
n8141.out[0] (.names)                                            0.261    48.224
n2765.in[1] (.names)                                             1.014    49.238
n2765.out[0] (.names)                                            0.261    49.499
n10345.in[1] (.names)                                            1.014    50.513
n10345.out[0] (.names)                                           0.261    50.774
n8203.in[0] (.names)                                             1.014    51.787
n8203.out[0] (.names)                                            0.261    52.048
n2245.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2245.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n15267.Q[0] (.latch clocked by pclk)
Endpoint  : n15239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15267.clk[0] (.latch)                                           1.014     1.014
n15267.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15262.in[1] (.names)                                            1.014     2.070
n15262.out[0] (.names)                                           0.261     2.331
n15270.in[2] (.names)                                            1.014     3.344
n15270.out[0] (.names)                                           0.261     3.605
n15271.in[0] (.names)                                            1.014     4.619
n15271.out[0] (.names)                                           0.261     4.880
n15282.in[1] (.names)                                            1.014     5.894
n15282.out[0] (.names)                                           0.261     6.155
n15425.in[0] (.names)                                            1.014     7.169
n15425.out[0] (.names)                                           0.261     7.430
n15430.in[2] (.names)                                            1.014     8.444
n15430.out[0] (.names)                                           0.261     8.705
n13683.in[0] (.names)                                            1.014     9.719
n13683.out[0] (.names)                                           0.261     9.980
n15431.in[0] (.names)                                            1.014    10.993
n15431.out[0] (.names)                                           0.261    11.254
n15432.in[0] (.names)                                            1.014    12.268
n15432.out[0] (.names)                                           0.261    12.529
n15433.in[0] (.names)                                            1.014    13.543
n15433.out[0] (.names)                                           0.261    13.804
n15401.in[0] (.names)                                            1.014    14.818
n15401.out[0] (.names)                                           0.261    15.079
n15402.in[1] (.names)                                            1.014    16.093
n15402.out[0] (.names)                                           0.261    16.354
n15403.in[0] (.names)                                            1.014    17.367
n15403.out[0] (.names)                                           0.261    17.628
n15317.in[0] (.names)                                            1.014    18.642
n15317.out[0] (.names)                                           0.261    18.903
n15404.in[0] (.names)                                            1.014    19.917
n15404.out[0] (.names)                                           0.261    20.178
n15371.in[0] (.names)                                            1.014    21.192
n15371.out[0] (.names)                                           0.261    21.453
n15367.in[2] (.names)                                            1.014    22.467
n15367.out[0] (.names)                                           0.261    22.728
n15380.in[0] (.names)                                            1.014    23.742
n15380.out[0] (.names)                                           0.261    24.003
n15382.in[0] (.names)                                            1.014    25.016
n15382.out[0] (.names)                                           0.261    25.277
n15387.in[1] (.names)                                            1.014    26.291
n15387.out[0] (.names)                                           0.261    26.552
n15385.in[0] (.names)                                            1.014    27.566
n15385.out[0] (.names)                                           0.261    27.827
n15386.in[0] (.names)                                            1.014    28.841
n15386.out[0] (.names)                                           0.261    29.102
n15388.in[0] (.names)                                            1.014    30.116
n15388.out[0] (.names)                                           0.261    30.377
n15391.in[0] (.names)                                            1.014    31.390
n15391.out[0] (.names)                                           0.261    31.651
n15393.in[1] (.names)                                            1.014    32.665
n15393.out[0] (.names)                                           0.261    32.926
n15395.in[2] (.names)                                            1.014    33.940
n15395.out[0] (.names)                                           0.261    34.201
n15394.in[0] (.names)                                            1.014    35.215
n15394.out[0] (.names)                                           0.261    35.476
n15398.in[0] (.names)                                            1.014    36.490
n15398.out[0] (.names)                                           0.261    36.751
n15406.in[0] (.names)                                            1.014    37.765
n15406.out[0] (.names)                                           0.261    38.026
n10318.in[0] (.names)                                            1.014    39.039
n10318.out[0] (.names)                                           0.261    39.300
n14849.in[0] (.names)                                            1.014    40.314
n14849.out[0] (.names)                                           0.261    40.575
n14948.in[1] (.names)                                            1.014    41.589
n14948.out[0] (.names)                                           0.261    41.850
n14949.in[0] (.names)                                            1.014    42.864
n14949.out[0] (.names)                                           0.261    43.125
n14874.in[0] (.names)                                            1.014    44.139
n14874.out[0] (.names)                                           0.261    44.400
n8145.in[0] (.names)                                             1.014    45.413
n8145.out[0] (.names)                                            0.261    45.674
n15335.in[0] (.names)                                            1.014    46.688
n15335.out[0] (.names)                                           0.261    46.949
n15336.in[1] (.names)                                            1.014    47.963
n15336.out[0] (.names)                                           0.261    48.224
n13672.in[0] (.names)                                            1.014    49.238
n13672.out[0] (.names)                                           0.261    49.499
n15337.in[0] (.names)                                            1.014    50.513
n15337.out[0] (.names)                                           0.261    50.774
n14380.in[0] (.names)                                            1.014    51.787
n14380.out[0] (.names)                                           0.261    52.048
n15239.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15239.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n15267.Q[0] (.latch clocked by pclk)
Endpoint  : n2759.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15267.clk[0] (.latch)                                           1.014     1.014
n15267.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15262.in[1] (.names)                                            1.014     2.070
n15262.out[0] (.names)                                           0.261     2.331
n15270.in[2] (.names)                                            1.014     3.344
n15270.out[0] (.names)                                           0.261     3.605
n15271.in[0] (.names)                                            1.014     4.619
n15271.out[0] (.names)                                           0.261     4.880
n15282.in[1] (.names)                                            1.014     5.894
n15282.out[0] (.names)                                           0.261     6.155
n15425.in[0] (.names)                                            1.014     7.169
n15425.out[0] (.names)                                           0.261     7.430
n15430.in[2] (.names)                                            1.014     8.444
n15430.out[0] (.names)                                           0.261     8.705
n13683.in[0] (.names)                                            1.014     9.719
n13683.out[0] (.names)                                           0.261     9.980
n15431.in[0] (.names)                                            1.014    10.993
n15431.out[0] (.names)                                           0.261    11.254
n15432.in[0] (.names)                                            1.014    12.268
n15432.out[0] (.names)                                           0.261    12.529
n15433.in[0] (.names)                                            1.014    13.543
n15433.out[0] (.names)                                           0.261    13.804
n15401.in[0] (.names)                                            1.014    14.818
n15401.out[0] (.names)                                           0.261    15.079
n15402.in[1] (.names)                                            1.014    16.093
n15402.out[0] (.names)                                           0.261    16.354
n15403.in[0] (.names)                                            1.014    17.367
n15403.out[0] (.names)                                           0.261    17.628
n15317.in[0] (.names)                                            1.014    18.642
n15317.out[0] (.names)                                           0.261    18.903
n15404.in[0] (.names)                                            1.014    19.917
n15404.out[0] (.names)                                           0.261    20.178
n15371.in[0] (.names)                                            1.014    21.192
n15371.out[0] (.names)                                           0.261    21.453
n15367.in[2] (.names)                                            1.014    22.467
n15367.out[0] (.names)                                           0.261    22.728
n15380.in[0] (.names)                                            1.014    23.742
n15380.out[0] (.names)                                           0.261    24.003
n15382.in[0] (.names)                                            1.014    25.016
n15382.out[0] (.names)                                           0.261    25.277
n15387.in[1] (.names)                                            1.014    26.291
n15387.out[0] (.names)                                           0.261    26.552
n15385.in[0] (.names)                                            1.014    27.566
n15385.out[0] (.names)                                           0.261    27.827
n15386.in[0] (.names)                                            1.014    28.841
n15386.out[0] (.names)                                           0.261    29.102
n15388.in[0] (.names)                                            1.014    30.116
n15388.out[0] (.names)                                           0.261    30.377
n15391.in[0] (.names)                                            1.014    31.390
n15391.out[0] (.names)                                           0.261    31.651
n15393.in[1] (.names)                                            1.014    32.665
n15393.out[0] (.names)                                           0.261    32.926
n15395.in[2] (.names)                                            1.014    33.940
n15395.out[0] (.names)                                           0.261    34.201
n15394.in[0] (.names)                                            1.014    35.215
n15394.out[0] (.names)                                           0.261    35.476
n15398.in[0] (.names)                                            1.014    36.490
n15398.out[0] (.names)                                           0.261    36.751
n15406.in[0] (.names)                                            1.014    37.765
n15406.out[0] (.names)                                           0.261    38.026
n10318.in[0] (.names)                                            1.014    39.039
n10318.out[0] (.names)                                           0.261    39.300
n14849.in[0] (.names)                                            1.014    40.314
n14849.out[0] (.names)                                           0.261    40.575
n14948.in[1] (.names)                                            1.014    41.589
n14948.out[0] (.names)                                           0.261    41.850
n14949.in[0] (.names)                                            1.014    42.864
n14949.out[0] (.names)                                           0.261    43.125
n14874.in[0] (.names)                                            1.014    44.139
n14874.out[0] (.names)                                           0.261    44.400
n8145.in[0] (.names)                                             1.014    45.413
n8145.out[0] (.names)                                            0.261    45.674
n15335.in[0] (.names)                                            1.014    46.688
n15335.out[0] (.names)                                           0.261    46.949
n15336.in[1] (.names)                                            1.014    47.963
n15336.out[0] (.names)                                           0.261    48.224
n13672.in[0] (.names)                                            1.014    49.238
n13672.out[0] (.names)                                           0.261    49.499
n15337.in[0] (.names)                                            1.014    50.513
n15337.out[0] (.names)                                           0.261    50.774
n14380.in[0] (.names)                                            1.014    51.787
n14380.out[0] (.names)                                           0.261    52.048
n2759.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2759.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n3235.Q[0] (.latch clocked by pclk)
Endpoint  : n2365.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3235.clk[0] (.latch)                                            1.014     1.014
n3235.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2513.in[0] (.names)                                             1.014     2.070
n2513.out[0] (.names)                                            0.261     2.331
n4358.in[0] (.names)                                             1.014     3.344
n4358.out[0] (.names)                                            0.261     3.605
n4289.in[0] (.names)                                             1.014     4.619
n4289.out[0] (.names)                                            0.261     4.880
n4213.in[0] (.names)                                             1.014     5.894
n4213.out[0] (.names)                                            0.261     6.155
n3928.in[0] (.names)                                             1.014     7.169
n3928.out[0] (.names)                                            0.261     7.430
n4266.in[1] (.names)                                             1.014     8.444
n4266.out[0] (.names)                                            0.261     8.705
n4267.in[2] (.names)                                             1.014     9.719
n4267.out[0] (.names)                                            0.261     9.980
n4257.in[0] (.names)                                             1.014    10.993
n4257.out[0] (.names)                                            0.261    11.254
n3482.in[1] (.names)                                             1.014    12.268
n3482.out[0] (.names)                                            0.261    12.529
n4258.in[0] (.names)                                             1.014    13.543
n4258.out[0] (.names)                                            0.261    13.804
n4085.in[1] (.names)                                             1.014    14.818
n4085.out[0] (.names)                                            0.261    15.079
n3771.in[1] (.names)                                             1.014    16.093
n3771.out[0] (.names)                                            0.261    16.354
n4282.in[1] (.names)                                             1.014    17.367
n4282.out[0] (.names)                                            0.261    17.628
n4285.in[0] (.names)                                             1.014    18.642
n4285.out[0] (.names)                                            0.261    18.903
n4315.in[2] (.names)                                             1.014    19.917
n4315.out[0] (.names)                                            0.261    20.178
n4115.in[1] (.names)                                             1.014    21.192
n4115.out[0] (.names)                                            0.261    21.453
n4116.in[2] (.names)                                             1.014    22.467
n4116.out[0] (.names)                                            0.261    22.728
n3247.in[0] (.names)                                             1.014    23.742
n3247.out[0] (.names)                                            0.261    24.003
n4354.in[0] (.names)                                             1.014    25.016
n4354.out[0] (.names)                                            0.261    25.277
n4356.in[2] (.names)                                             1.014    26.291
n4356.out[0] (.names)                                            0.261    26.552
n6538.in[1] (.names)                                             1.014    27.566
n6538.out[0] (.names)                                            0.261    27.827
n6540.in[0] (.names)                                             1.014    28.841
n6540.out[0] (.names)                                            0.261    29.102
n6394.in[0] (.names)                                             1.014    30.116
n6394.out[0] (.names)                                            0.261    30.377
n6518.in[1] (.names)                                             1.014    31.390
n6518.out[0] (.names)                                            0.261    31.651
n6607.in[1] (.names)                                             1.014    32.665
n6607.out[0] (.names)                                            0.261    32.926
n6601.in[2] (.names)                                             1.014    33.940
n6601.out[0] (.names)                                            0.261    34.201
n6608.in[0] (.names)                                             1.014    35.215
n6608.out[0] (.names)                                            0.261    35.476
n6609.in[0] (.names)                                             1.014    36.490
n6609.out[0] (.names)                                            0.261    36.751
n6623.in[2] (.names)                                             1.014    37.765
n6623.out[0] (.names)                                            0.261    38.026
n4419.in[0] (.names)                                             1.014    39.039
n4419.out[0] (.names)                                            0.261    39.300
n6578.in[0] (.names)                                             1.014    40.314
n6578.out[0] (.names)                                            0.261    40.575
n6421.in[1] (.names)                                             1.014    41.589
n6421.out[0] (.names)                                            0.261    41.850
n6595.in[0] (.names)                                             1.014    42.864
n6595.out[0] (.names)                                            0.261    43.125
n6616.in[0] (.names)                                             1.014    44.139
n6616.out[0] (.names)                                            0.261    44.400
n6617.in[0] (.names)                                             1.014    45.413
n6617.out[0] (.names)                                            0.261    45.674
n6580.in[0] (.names)                                             1.014    46.688
n6580.out[0] (.names)                                            0.261    46.949
n6581.in[0] (.names)                                             1.014    47.963
n6581.out[0] (.names)                                            0.261    48.224
n6208.in[0] (.names)                                             1.014    49.238
n6208.out[0] (.names)                                            0.261    49.499
n4485.in[0] (.names)                                             1.014    50.513
n4485.out[0] (.names)                                            0.261    50.774
n3150.in[0] (.names)                                             1.014    51.787
n3150.out[0] (.names)                                            0.261    52.048
n2365.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2365.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n10546.Q[0] (.latch clocked by pclk)
Endpoint  : n2744.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10546.clk[0] (.latch)                                           1.014     1.014
n10546.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10538.in[0] (.names)                                            1.014     2.070
n10538.out[0] (.names)                                           0.261     2.331
n10555.in[0] (.names)                                            1.014     3.344
n10555.out[0] (.names)                                           0.261     3.605
n10560.in[2] (.names)                                            1.014     4.619
n10560.out[0] (.names)                                           0.261     4.880
n10561.in[0] (.names)                                            1.014     5.894
n10561.out[0] (.names)                                           0.261     6.155
n10562.in[1] (.names)                                            1.014     7.169
n10562.out[0] (.names)                                           0.261     7.430
n10563.in[1] (.names)                                            1.014     8.444
n10563.out[0] (.names)                                           0.261     8.705
n10564.in[0] (.names)                                            1.014     9.719
n10564.out[0] (.names)                                           0.261     9.980
n10574.in[1] (.names)                                            1.014    10.993
n10574.out[0] (.names)                                           0.261    11.254
n10576.in[1] (.names)                                            1.014    12.268
n10576.out[0] (.names)                                           0.261    12.529
n12333.in[2] (.names)                                            1.014    13.543
n12333.out[0] (.names)                                           0.261    13.804
n12334.in[1] (.names)                                            1.014    14.818
n12334.out[0] (.names)                                           0.261    15.079
n12336.in[0] (.names)                                            1.014    16.093
n12336.out[0] (.names)                                           0.261    16.354
n12338.in[0] (.names)                                            1.014    17.367
n12338.out[0] (.names)                                           0.261    17.628
n12339.in[0] (.names)                                            1.014    18.642
n12339.out[0] (.names)                                           0.261    18.903
n12346.in[1] (.names)                                            1.014    19.917
n12346.out[0] (.names)                                           0.261    20.178
n12341.in[1] (.names)                                            1.014    21.192
n12341.out[0] (.names)                                           0.261    21.453
n2385.in[1] (.names)                                             1.014    22.467
n2385.out[0] (.names)                                            0.261    22.728
n2390.in[1] (.names)                                             1.014    23.742
n2390.out[0] (.names)                                            0.261    24.003
n12348.in[0] (.names)                                            1.014    25.016
n12348.out[0] (.names)                                           0.261    25.277
n12350.in[0] (.names)                                            1.014    26.291
n12350.out[0] (.names)                                           0.261    26.552
n11285.in[2] (.names)                                            1.014    27.566
n11285.out[0] (.names)                                           0.261    27.827
n12351.in[1] (.names)                                            1.014    28.841
n12351.out[0] (.names)                                           0.261    29.102
n12229.in[0] (.names)                                            1.014    30.116
n12229.out[0] (.names)                                           0.261    30.377
n12230.in[0] (.names)                                            1.014    31.390
n12230.out[0] (.names)                                           0.261    31.651
n12232.in[0] (.names)                                            1.014    32.665
n12232.out[0] (.names)                                           0.261    32.926
n10898.in[0] (.names)                                            1.014    33.940
n10898.out[0] (.names)                                           0.261    34.201
n12237.in[1] (.names)                                            1.014    35.215
n12237.out[0] (.names)                                           0.261    35.476
n12227.in[0] (.names)                                            1.014    36.490
n12227.out[0] (.names)                                           0.261    36.751
n12228.in[1] (.names)                                            1.014    37.765
n12228.out[0] (.names)                                           0.261    38.026
n10902.in[0] (.names)                                            1.014    39.039
n10902.out[0] (.names)                                           0.261    39.300
n10473.in[0] (.names)                                            1.014    40.314
n10473.out[0] (.names)                                           0.261    40.575
n12235.in[0] (.names)                                            1.014    41.589
n12235.out[0] (.names)                                           0.261    41.850
n12236.in[0] (.names)                                            1.014    42.864
n12236.out[0] (.names)                                           0.261    43.125
n10832.in[1] (.names)                                            1.014    44.139
n10832.out[0] (.names)                                           0.261    44.400
n12239.in[0] (.names)                                            1.014    45.413
n12239.out[0] (.names)                                           0.261    45.674
n10509.in[0] (.names)                                            1.014    46.688
n10509.out[0] (.names)                                           0.261    46.949
n8168.in[1] (.names)                                             1.014    47.963
n8168.out[0] (.names)                                            0.261    48.224
n10904.in[1] (.names)                                            1.014    49.238
n10904.out[0] (.names)                                           0.261    49.499
n10480.in[0] (.names)                                            1.014    50.513
n10480.out[0] (.names)                                           0.261    50.774
n3080.in[0] (.names)                                             1.014    51.787
n3080.out[0] (.names)                                            0.261    52.048
n2744.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2744.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n6706.Q[0] (.latch clocked by pclk)
Endpoint  : n2572.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6706.clk[0] (.latch)                                            1.014     1.014
n6706.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2146.in[0] (.names)                                             1.014     2.070
n2146.out[0] (.names)                                            0.261     2.331
n9617.in[1] (.names)                                             1.014     3.344
n9617.out[0] (.names)                                            0.261     3.605
n11554.in[0] (.names)                                            1.014     4.619
n11554.out[0] (.names)                                           0.261     4.880
n11555.in[0] (.names)                                            1.014     5.894
n11555.out[0] (.names)                                           0.261     6.155
n11497.in[0] (.names)                                            1.014     7.169
n11497.out[0] (.names)                                           0.261     7.430
n11496.in[0] (.names)                                            1.014     8.444
n11496.out[0] (.names)                                           0.261     8.705
n11498.in[0] (.names)                                            1.014     9.719
n11498.out[0] (.names)                                           0.261     9.980
n11493.in[0] (.names)                                            1.014    10.993
n11493.out[0] (.names)                                           0.261    11.254
n11489.in[1] (.names)                                            1.014    12.268
n11489.out[0] (.names)                                           0.261    12.529
n11481.in[0] (.names)                                            1.014    13.543
n11481.out[0] (.names)                                           0.261    13.804
n11449.in[0] (.names)                                            1.014    14.818
n11449.out[0] (.names)                                           0.261    15.079
n11494.in[0] (.names)                                            1.014    16.093
n11494.out[0] (.names)                                           0.261    16.354
n11452.in[0] (.names)                                            1.014    17.367
n11452.out[0] (.names)                                           0.261    17.628
n11453.in[2] (.names)                                            1.014    18.642
n11453.out[0] (.names)                                           0.261    18.903
n11456.in[0] (.names)                                            1.014    19.917
n11456.out[0] (.names)                                           0.261    20.178
n11457.in[0] (.names)                                            1.014    21.192
n11457.out[0] (.names)                                           0.261    21.453
n11458.in[0] (.names)                                            1.014    22.467
n11458.out[0] (.names)                                           0.261    22.728
n11460.in[1] (.names)                                            1.014    23.742
n11460.out[0] (.names)                                           0.261    24.003
n11461.in[0] (.names)                                            1.014    25.016
n11461.out[0] (.names)                                           0.261    25.277
n11464.in[1] (.names)                                            1.014    26.291
n11464.out[0] (.names)                                           0.261    26.552
n11446.in[2] (.names)                                            1.014    27.566
n11446.out[0] (.names)                                           0.261    27.827
n11290.in[0] (.names)                                            1.014    28.841
n11290.out[0] (.names)                                           0.261    29.102
n11291.in[0] (.names)                                            1.014    30.116
n11291.out[0] (.names)                                           0.261    30.377
n11082.in[1] (.names)                                            1.014    31.390
n11082.out[0] (.names)                                           0.261    31.651
n11292.in[0] (.names)                                            1.014    32.665
n11292.out[0] (.names)                                           0.261    32.926
n10524.in[1] (.names)                                            1.014    33.940
n10524.out[0] (.names)                                           0.261    34.201
n11208.in[2] (.names)                                            1.014    35.215
n11208.out[0] (.names)                                           0.261    35.476
n11242.in[0] (.names)                                            1.014    36.490
n11242.out[0] (.names)                                           0.261    36.751
n11244.in[0] (.names)                                            1.014    37.765
n11244.out[0] (.names)                                           0.261    38.026
n11247.in[3] (.names)                                            1.014    39.039
n11247.out[0] (.names)                                           0.261    39.300
n11249.in[0] (.names)                                            1.014    40.314
n11249.out[0] (.names)                                           0.261    40.575
n11250.in[0] (.names)                                            1.014    41.589
n11250.out[0] (.names)                                           0.261    41.850
n11251.in[0] (.names)                                            1.014    42.864
n11251.out[0] (.names)                                           0.261    43.125
n11252.in[0] (.names)                                            1.014    44.139
n11252.out[0] (.names)                                           0.261    44.400
n11261.in[1] (.names)                                            1.014    45.413
n11261.out[0] (.names)                                           0.261    45.674
n11265.in[0] (.names)                                            1.014    46.688
n11265.out[0] (.names)                                           0.261    46.949
n11186.in[0] (.names)                                            1.014    47.963
n11186.out[0] (.names)                                           0.261    48.224
n11274.in[0] (.names)                                            1.014    49.238
n11274.out[0] (.names)                                           0.261    49.499
n10439.in[1] (.names)                                            1.014    50.513
n10439.out[0] (.names)                                           0.261    50.774
n10982.in[1] (.names)                                            1.014    51.787
n10982.out[0] (.names)                                           0.261    52.048
n2572.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2572.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n2958.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n13591.in[0] (.names)                                            1.014    17.367
n13591.out[0] (.names)                                           0.261    17.628
n13607.in[0] (.names)                                            1.014    18.642
n13607.out[0] (.names)                                           0.261    18.903
n13344.in[1] (.names)                                            1.014    19.917
n13344.out[0] (.names)                                           0.261    20.178
n13345.in[0] (.names)                                            1.014    21.192
n13345.out[0] (.names)                                           0.261    21.453
n13317.in[1] (.names)                                            1.014    22.467
n13317.out[0] (.names)                                           0.261    22.728
n13318.in[0] (.names)                                            1.014    23.742
n13318.out[0] (.names)                                           0.261    24.003
n13316.in[0] (.names)                                            1.014    25.016
n13316.out[0] (.names)                                           0.261    25.277
n13324.in[3] (.names)                                            1.014    26.291
n13324.out[0] (.names)                                           0.261    26.552
n13347.in[2] (.names)                                            1.014    27.566
n13347.out[0] (.names)                                           0.261    27.827
n13348.in[1] (.names)                                            1.014    28.841
n13348.out[0] (.names)                                           0.261    29.102
n13309.in[1] (.names)                                            1.014    30.116
n13309.out[0] (.names)                                           0.261    30.377
n13311.in[0] (.names)                                            1.014    31.390
n13311.out[0] (.names)                                           0.261    31.651
n2206.in[3] (.names)                                             1.014    32.665
n2206.out[0] (.names)                                            0.261    32.926
n15488.in[1] (.names)                                            1.014    33.940
n15488.out[0] (.names)                                           0.261    34.201
n15477.in[0] (.names)                                            1.014    35.215
n15477.out[0] (.names)                                           0.261    35.476
n15478.in[1] (.names)                                            1.014    36.490
n15478.out[0] (.names)                                           0.261    36.751
n15479.in[1] (.names)                                            1.014    37.765
n15479.out[0] (.names)                                           0.261    38.026
n15480.in[2] (.names)                                            1.014    39.039
n15480.out[0] (.names)                                           0.261    39.300
n15481.in[0] (.names)                                            1.014    40.314
n15481.out[0] (.names)                                           0.261    40.575
n15484.in[0] (.names)                                            1.014    41.589
n15484.out[0] (.names)                                           0.261    41.850
n15476.in[2] (.names)                                            1.014    42.864
n15476.out[0] (.names)                                           0.261    43.125
n15471.in[0] (.names)                                            1.014    44.139
n15471.out[0] (.names)                                           0.261    44.400
n2432.in[0] (.names)                                             1.014    45.413
n2432.out[0] (.names)                                            0.261    45.674
n2778.in[0] (.names)                                             1.014    46.688
n2778.out[0] (.names)                                            0.261    46.949
n15472.in[1] (.names)                                            1.014    47.963
n15472.out[0] (.names)                                           0.261    48.224
n15474.in[1] (.names)                                            1.014    49.238
n15474.out[0] (.names)                                           0.261    49.499
n15475.in[1] (.names)                                            1.014    50.513
n15475.out[0] (.names)                                           0.261    50.774
n2957.in[1] (.names)                                             1.014    51.787
n2957.out[0] (.names)                                            0.261    52.048
n2958.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2958.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n10986.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13222.in[2] (.names)                                            1.014    18.642
n13222.out[0] (.names)                                           0.261    18.903
n13114.in[1] (.names)                                            1.014    19.917
n13114.out[0] (.names)                                           0.261    20.178
n13115.in[0] (.names)                                            1.014    21.192
n13115.out[0] (.names)                                           0.261    21.453
n13117.in[1] (.names)                                            1.014    22.467
n13117.out[0] (.names)                                           0.261    22.728
n13118.in[0] (.names)                                            1.014    23.742
n13118.out[0] (.names)                                           0.261    24.003
n13119.in[0] (.names)                                            1.014    25.016
n13119.out[0] (.names)                                           0.261    25.277
n13083.in[0] (.names)                                            1.014    26.291
n13083.out[0] (.names)                                           0.261    26.552
n13120.in[0] (.names)                                            1.014    27.566
n13120.out[0] (.names)                                           0.261    27.827
n13168.in[1] (.names)                                            1.014    28.841
n13168.out[0] (.names)                                           0.261    29.102
n13170.in[2] (.names)                                            1.014    30.116
n13170.out[0] (.names)                                           0.261    30.377
n13159.in[0] (.names)                                            1.014    31.390
n13159.out[0] (.names)                                           0.261    31.651
n2087.in[0] (.names)                                             1.014    32.665
n2087.out[0] (.names)                                            0.261    32.926
n13171.in[0] (.names)                                            1.014    33.940
n13171.out[0] (.names)                                           0.261    34.201
n13060.in[0] (.names)                                            1.014    35.215
n13060.out[0] (.names)                                           0.261    35.476
n13174.in[0] (.names)                                            1.014    36.490
n13174.out[0] (.names)                                           0.261    36.751
n13172.in[0] (.names)                                            1.014    37.765
n13172.out[0] (.names)                                           0.261    38.026
n13173.in[0] (.names)                                            1.014    39.039
n13173.out[0] (.names)                                           0.261    39.300
n13177.in[0] (.names)                                            1.014    40.314
n13177.out[0] (.names)                                           0.261    40.575
n13160.in[1] (.names)                                            1.014    41.589
n13160.out[0] (.names)                                           0.261    41.850
n13161.in[3] (.names)                                            1.014    42.864
n13161.out[0] (.names)                                           0.261    43.125
n13164.in[1] (.names)                                            1.014    44.139
n13164.out[0] (.names)                                           0.261    44.400
n11580.in[0] (.names)                                            1.014    45.413
n11580.out[0] (.names)                                           0.261    45.674
n10950.in[0] (.names)                                            1.014    46.688
n10950.out[0] (.names)                                           0.261    46.949
n11581.in[0] (.names)                                            1.014    47.963
n11581.out[0] (.names)                                           0.261    48.224
n11582.in[0] (.names)                                            1.014    49.238
n11582.out[0] (.names)                                           0.261    49.499
n11589.in[0] (.names)                                            1.014    50.513
n11589.out[0] (.names)                                           0.261    50.774
n10985.in[0] (.names)                                            1.014    51.787
n10985.out[0] (.names)                                           0.261    52.048
n10986.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10986.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n12850.Q[0] (.latch clocked by pclk)
Endpoint  : n15644.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12850.clk[0] (.latch)                                           1.014     1.014
n12850.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12796.in[0] (.names)                                            1.014     2.070
n12796.out[0] (.names)                                           0.261     2.331
n12799.in[0] (.names)                                            1.014     3.344
n12799.out[0] (.names)                                           0.261     3.605
n12804.in[0] (.names)                                            1.014     4.619
n12804.out[0] (.names)                                           0.261     4.880
n2760.in[0] (.names)                                             1.014     5.894
n2760.out[0] (.names)                                            0.261     6.155
n7083.in[1] (.names)                                             1.014     7.169
n7083.out[0] (.names)                                            0.261     7.430
n7042.in[2] (.names)                                             1.014     8.444
n7042.out[0] (.names)                                            0.261     8.705
n2310.in[0] (.names)                                             1.014     9.719
n2310.out[0] (.names)                                            0.261     9.980
n6990.in[0] (.names)                                             1.014    10.993
n6990.out[0] (.names)                                            0.261    11.254
n6992.in[0] (.names)                                             1.014    12.268
n6992.out[0] (.names)                                            0.261    12.529
n6988.in[1] (.names)                                             1.014    13.543
n6988.out[0] (.names)                                            0.261    13.804
n6974.in[0] (.names)                                             1.014    14.818
n6974.out[0] (.names)                                            0.261    15.079
n6915.in[0] (.names)                                             1.014    16.093
n6915.out[0] (.names)                                            0.261    16.354
n6989.in[1] (.names)                                             1.014    17.367
n6989.out[0] (.names)                                            0.261    17.628
n6947.in[1] (.names)                                             1.014    18.642
n6947.out[0] (.names)                                            0.261    18.903
n6949.in[0] (.names)                                             1.014    19.917
n6949.out[0] (.names)                                            0.261    20.178
n6950.in[1] (.names)                                             1.014    21.192
n6950.out[0] (.names)                                            0.261    21.453
n6954.in[0] (.names)                                             1.014    22.467
n6954.out[0] (.names)                                            0.261    22.728
n6956.in[1] (.names)                                             1.014    23.742
n6956.out[0] (.names)                                            0.261    24.003
n6957.in[0] (.names)                                             1.014    25.016
n6957.out[0] (.names)                                            0.261    25.277
n6958.in[0] (.names)                                             1.014    26.291
n6958.out[0] (.names)                                            0.261    26.552
n6920.in[0] (.names)                                             1.014    27.566
n6920.out[0] (.names)                                            0.261    27.827
n6980.in[0] (.names)                                             1.014    28.841
n6980.out[0] (.names)                                            0.261    29.102
n6906.in[0] (.names)                                             1.014    30.116
n6906.out[0] (.names)                                            0.261    30.377
n6833.in[1] (.names)                                             1.014    31.390
n6833.out[0] (.names)                                            0.261    31.651
n17304.in[0] (.names)                                            1.014    32.665
n17304.out[0] (.names)                                           0.261    32.926
n17306.in[1] (.names)                                            1.014    33.940
n17306.out[0] (.names)                                           0.261    34.201
n17307.in[0] (.names)                                            1.014    35.215
n17307.out[0] (.names)                                           0.261    35.476
n17308.in[0] (.names)                                            1.014    36.490
n17308.out[0] (.names)                                           0.261    36.751
n17309.in[0] (.names)                                            1.014    37.765
n17309.out[0] (.names)                                           0.261    38.026
n17312.in[3] (.names)                                            1.014    39.039
n17312.out[0] (.names)                                           0.261    39.300
n15596.in[0] (.names)                                            1.014    40.314
n15596.out[0] (.names)                                           0.261    40.575
n15597.in[2] (.names)                                            1.014    41.589
n15597.out[0] (.names)                                           0.261    41.850
n15634.in[2] (.names)                                            1.014    42.864
n15634.out[0] (.names)                                           0.261    43.125
n15635.in[0] (.names)                                            1.014    44.139
n15635.out[0] (.names)                                           0.261    44.400
n15636.in[1] (.names)                                            1.014    45.413
n15636.out[0] (.names)                                           0.261    45.674
n15631.in[1] (.names)                                            1.014    46.688
n15631.out[0] (.names)                                           0.261    46.949
n15633.in[1] (.names)                                            1.014    47.963
n15633.out[0] (.names)                                           0.261    48.224
n15642.in[2] (.names)                                            1.014    49.238
n15642.out[0] (.names)                                           0.261    49.499
n2772.in[0] (.names)                                             1.014    50.513
n2772.out[0] (.names)                                            0.261    50.774
n2186.in[0] (.names)                                             1.014    51.787
n2186.out[0] (.names)                                            0.261    52.048
n15644.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15644.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n4538.Q[0] (.latch clocked by pclk)
Endpoint  : n2614.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4538.clk[0] (.latch)                                            1.014     1.014
n4538.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7727.in[2] (.names)                                             1.014     2.070
n7727.out[0] (.names)                                            0.261     2.331
n7728.in[0] (.names)                                             1.014     3.344
n7728.out[0] (.names)                                            0.261     3.605
n7732.in[0] (.names)                                             1.014     4.619
n7732.out[0] (.names)                                            0.261     4.880
n7733.in[1] (.names)                                             1.014     5.894
n7733.out[0] (.names)                                            0.261     6.155
n7729.in[0] (.names)                                             1.014     7.169
n7729.out[0] (.names)                                            0.261     7.430
n7715.in[2] (.names)                                             1.014     8.444
n7715.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7688.in[0] (.names)                                             1.014    10.993
n7688.out[0] (.names)                                            0.261    11.254
n7676.in[0] (.names)                                             1.014    12.268
n7676.out[0] (.names)                                            0.261    12.529
n7674.in[1] (.names)                                             1.014    13.543
n7674.out[0] (.names)                                            0.261    13.804
n2654.in[1] (.names)                                             1.014    14.818
n2654.out[0] (.names)                                            0.261    15.079
n6900.in[3] (.names)                                             1.014    16.093
n6900.out[0] (.names)                                            0.261    16.354
n6892.in[1] (.names)                                             1.014    17.367
n6892.out[0] (.names)                                            0.261    17.628
n2692.in[0] (.names)                                             1.014    18.642
n2692.out[0] (.names)                                            0.261    18.903
n6859.in[0] (.names)                                             1.014    19.917
n6859.out[0] (.names)                                            0.261    20.178
n6861.in[1] (.names)                                             1.014    21.192
n6861.out[0] (.names)                                            0.261    21.453
n6863.in[2] (.names)                                             1.014    22.467
n6863.out[0] (.names)                                            0.261    22.728
n6864.in[3] (.names)                                             1.014    23.742
n6864.out[0] (.names)                                            0.261    24.003
n6865.in[0] (.names)                                             1.014    25.016
n6865.out[0] (.names)                                            0.261    25.277
n6866.in[0] (.names)                                             1.014    26.291
n6866.out[0] (.names)                                            0.261    26.552
n6867.in[0] (.names)                                             1.014    27.566
n6867.out[0] (.names)                                            0.261    27.827
n6869.in[0] (.names)                                             1.014    28.841
n6869.out[0] (.names)                                            0.261    29.102
n7330.in[1] (.names)                                             1.014    30.116
n7330.out[0] (.names)                                            0.261    30.377
n5244.in[0] (.names)                                             1.014    31.390
n5244.out[0] (.names)                                            0.261    31.651
n7564.in[2] (.names)                                             1.014    32.665
n7564.out[0] (.names)                                            0.261    32.926
n7297.in[0] (.names)                                             1.014    33.940
n7297.out[0] (.names)                                            0.261    34.201
n7298.in[1] (.names)                                             1.014    35.215
n7298.out[0] (.names)                                            0.261    35.476
n7300.in[2] (.names)                                             1.014    36.490
n7300.out[0] (.names)                                            0.261    36.751
n7023.in[1] (.names)                                             1.014    37.765
n7023.out[0] (.names)                                            0.261    38.026
n7314.in[1] (.names)                                             1.014    39.039
n7314.out[0] (.names)                                            0.261    39.300
n7381.in[0] (.names)                                             1.014    40.314
n7381.out[0] (.names)                                            0.261    40.575
n7269.in[0] (.names)                                             1.014    41.589
n7269.out[0] (.names)                                            0.261    41.850
n7384.in[2] (.names)                                             1.014    42.864
n7384.out[0] (.names)                                            0.261    43.125
n7387.in[1] (.names)                                             1.014    44.139
n7387.out[0] (.names)                                            0.261    44.400
n7033.in[0] (.names)                                             1.014    45.413
n7033.out[0] (.names)                                            0.261    45.674
n7655.in[1] (.names)                                             1.014    46.688
n7655.out[0] (.names)                                            0.261    46.949
n7657.in[0] (.names)                                             1.014    47.963
n7657.out[0] (.names)                                            0.261    48.224
n2660.in[0] (.names)                                             1.014    49.238
n2660.out[0] (.names)                                            0.261    49.499
n4448.in[0] (.names)                                             1.014    50.513
n4448.out[0] (.names)                                            0.261    50.774
n7658.in[0] (.names)                                             1.014    51.787
n7658.out[0] (.names)                                            0.261    52.048
n2614.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2614.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n12702.Q[0] (.latch clocked by pclk)
Endpoint  : n12890.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12702.clk[0] (.latch)                                           1.014     1.014
n12702.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12684.in[0] (.names)                                            1.014     2.070
n12684.out[0] (.names)                                           0.261     2.331
n12688.in[0] (.names)                                            1.014     3.344
n12688.out[0] (.names)                                           0.261     3.605
n12703.in[0] (.names)                                            1.014     4.619
n12703.out[0] (.names)                                           0.261     4.880
n12917.in[2] (.names)                                            1.014     5.894
n12917.out[0] (.names)                                           0.261     6.155
n12839.in[0] (.names)                                            1.014     7.169
n12839.out[0] (.names)                                           0.261     7.430
n12915.in[1] (.names)                                            1.014     8.444
n12915.out[0] (.names)                                           0.261     8.705
n9200.in[0] (.names)                                             1.014     9.719
n9200.out[0] (.names)                                            0.261     9.980
n12918.in[0] (.names)                                            1.014    10.993
n12918.out[0] (.names)                                           0.261    11.254
n12919.in[1] (.names)                                            1.014    12.268
n12919.out[0] (.names)                                           0.261    12.529
n12920.in[0] (.names)                                            1.014    13.543
n12920.out[0] (.names)                                           0.261    13.804
n12551.in[1] (.names)                                            1.014    14.818
n12551.out[0] (.names)                                           0.261    15.079
n12819.in[1] (.names)                                            1.014    16.093
n12819.out[0] (.names)                                           0.261    16.354
n12837.in[0] (.names)                                            1.014    17.367
n12837.out[0] (.names)                                           0.261    17.628
n12838.in[2] (.names)                                            1.014    18.642
n12838.out[0] (.names)                                           0.261    18.903
n12845.in[0] (.names)                                            1.014    19.917
n12845.out[0] (.names)                                           0.261    20.178
n12846.in[0] (.names)                                            1.014    21.192
n12846.out[0] (.names)                                           0.261    21.453
n12847.in[1] (.names)                                            1.014    22.467
n12847.out[0] (.names)                                           0.261    22.728
n12823.in[1] (.names)                                            1.014    23.742
n12823.out[0] (.names)                                           0.261    24.003
n10331.in[0] (.names)                                            1.014    25.016
n10331.out[0] (.names)                                           0.261    25.277
n8167.in[0] (.names)                                             1.014    26.291
n8167.out[0] (.names)                                            0.261    26.552
n12849.in[0] (.names)                                            1.014    27.566
n12849.out[0] (.names)                                           0.261    27.827
n12855.in[1] (.names)                                            1.014    28.841
n12855.out[0] (.names)                                           0.261    29.102
n12859.in[1] (.names)                                            1.014    30.116
n12859.out[0] (.names)                                           0.261    30.377
n12860.in[1] (.names)                                            1.014    31.390
n12860.out[0] (.names)                                           0.261    31.651
n12861.in[2] (.names)                                            1.014    32.665
n12861.out[0] (.names)                                           0.261    32.926
n12862.in[1] (.names)                                            1.014    33.940
n12862.out[0] (.names)                                           0.261    34.201
n12863.in[0] (.names)                                            1.014    35.215
n12863.out[0] (.names)                                           0.261    35.476
n2438.in[2] (.names)                                             1.014    36.490
n2438.out[0] (.names)                                            0.261    36.751
n12376.in[1] (.names)                                            1.014    37.765
n12376.out[0] (.names)                                           0.261    38.026
n12781.in[1] (.names)                                            1.014    39.039
n12781.out[0] (.names)                                           0.261    39.300
n12869.in[0] (.names)                                            1.014    40.314
n12869.out[0] (.names)                                           0.261    40.575
n12870.in[0] (.names)                                            1.014    41.589
n12870.out[0] (.names)                                           0.261    41.850
n2074.in[1] (.names)                                             1.014    42.864
n2074.out[0] (.names)                                            0.261    43.125
n13558.in[1] (.names)                                            1.014    44.139
n13558.out[0] (.names)                                           0.261    44.400
n13560.in[0] (.names)                                            1.014    45.413
n13560.out[0] (.names)                                           0.261    45.674
n13557.in[1] (.names)                                            1.014    46.688
n13557.out[0] (.names)                                           0.261    46.949
n13559.in[0] (.names)                                            1.014    47.963
n13559.out[0] (.names)                                           0.261    48.224
n13555.in[3] (.names)                                            1.014    49.238
n13555.out[0] (.names)                                           0.261    49.499
n13556.in[0] (.names)                                            1.014    50.513
n13556.out[0] (.names)                                           0.261    50.774
n8180.in[3] (.names)                                             1.014    51.787
n8180.out[0] (.names)                                            0.261    52.048
n12890.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12890.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n12702.Q[0] (.latch clocked by pclk)
Endpoint  : n8181.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12702.clk[0] (.latch)                                           1.014     1.014
n12702.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12684.in[0] (.names)                                            1.014     2.070
n12684.out[0] (.names)                                           0.261     2.331
n12688.in[0] (.names)                                            1.014     3.344
n12688.out[0] (.names)                                           0.261     3.605
n12703.in[0] (.names)                                            1.014     4.619
n12703.out[0] (.names)                                           0.261     4.880
n12917.in[2] (.names)                                            1.014     5.894
n12917.out[0] (.names)                                           0.261     6.155
n12839.in[0] (.names)                                            1.014     7.169
n12839.out[0] (.names)                                           0.261     7.430
n12915.in[1] (.names)                                            1.014     8.444
n12915.out[0] (.names)                                           0.261     8.705
n9200.in[0] (.names)                                             1.014     9.719
n9200.out[0] (.names)                                            0.261     9.980
n12918.in[0] (.names)                                            1.014    10.993
n12918.out[0] (.names)                                           0.261    11.254
n12919.in[1] (.names)                                            1.014    12.268
n12919.out[0] (.names)                                           0.261    12.529
n12920.in[0] (.names)                                            1.014    13.543
n12920.out[0] (.names)                                           0.261    13.804
n12551.in[1] (.names)                                            1.014    14.818
n12551.out[0] (.names)                                           0.261    15.079
n12819.in[1] (.names)                                            1.014    16.093
n12819.out[0] (.names)                                           0.261    16.354
n12837.in[0] (.names)                                            1.014    17.367
n12837.out[0] (.names)                                           0.261    17.628
n12838.in[2] (.names)                                            1.014    18.642
n12838.out[0] (.names)                                           0.261    18.903
n12845.in[0] (.names)                                            1.014    19.917
n12845.out[0] (.names)                                           0.261    20.178
n12846.in[0] (.names)                                            1.014    21.192
n12846.out[0] (.names)                                           0.261    21.453
n12847.in[1] (.names)                                            1.014    22.467
n12847.out[0] (.names)                                           0.261    22.728
n12823.in[1] (.names)                                            1.014    23.742
n12823.out[0] (.names)                                           0.261    24.003
n10331.in[0] (.names)                                            1.014    25.016
n10331.out[0] (.names)                                           0.261    25.277
n8167.in[0] (.names)                                             1.014    26.291
n8167.out[0] (.names)                                            0.261    26.552
n12849.in[0] (.names)                                            1.014    27.566
n12849.out[0] (.names)                                           0.261    27.827
n12855.in[1] (.names)                                            1.014    28.841
n12855.out[0] (.names)                                           0.261    29.102
n12859.in[1] (.names)                                            1.014    30.116
n12859.out[0] (.names)                                           0.261    30.377
n12860.in[1] (.names)                                            1.014    31.390
n12860.out[0] (.names)                                           0.261    31.651
n12861.in[2] (.names)                                            1.014    32.665
n12861.out[0] (.names)                                           0.261    32.926
n12862.in[1] (.names)                                            1.014    33.940
n12862.out[0] (.names)                                           0.261    34.201
n12863.in[0] (.names)                                            1.014    35.215
n12863.out[0] (.names)                                           0.261    35.476
n2438.in[2] (.names)                                             1.014    36.490
n2438.out[0] (.names)                                            0.261    36.751
n12376.in[1] (.names)                                            1.014    37.765
n12376.out[0] (.names)                                           0.261    38.026
n12781.in[1] (.names)                                            1.014    39.039
n12781.out[0] (.names)                                           0.261    39.300
n12869.in[0] (.names)                                            1.014    40.314
n12869.out[0] (.names)                                           0.261    40.575
n12870.in[0] (.names)                                            1.014    41.589
n12870.out[0] (.names)                                           0.261    41.850
n2074.in[1] (.names)                                             1.014    42.864
n2074.out[0] (.names)                                            0.261    43.125
n13558.in[1] (.names)                                            1.014    44.139
n13558.out[0] (.names)                                           0.261    44.400
n13560.in[0] (.names)                                            1.014    45.413
n13560.out[0] (.names)                                           0.261    45.674
n13557.in[1] (.names)                                            1.014    46.688
n13557.out[0] (.names)                                           0.261    46.949
n13559.in[0] (.names)                                            1.014    47.963
n13559.out[0] (.names)                                           0.261    48.224
n13555.in[3] (.names)                                            1.014    49.238
n13555.out[0] (.names)                                           0.261    49.499
n13556.in[0] (.names)                                            1.014    50.513
n13556.out[0] (.names)                                           0.261    50.774
n8180.in[3] (.names)                                             1.014    51.787
n8180.out[0] (.names)                                            0.261    52.048
n8181.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8181.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n12072.Q[0] (.latch clocked by pclk)
Endpoint  : n10444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12072.clk[0] (.latch)                                           1.014     1.014
n12072.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12073.in[0] (.names)                                            1.014     2.070
n12073.out[0] (.names)                                           0.261     2.331
n11570.in[2] (.names)                                            1.014     3.344
n11570.out[0] (.names)                                           0.261     3.605
n12065.in[1] (.names)                                            1.014     4.619
n12065.out[0] (.names)                                           0.261     4.880
n12069.in[0] (.names)                                            1.014     5.894
n12069.out[0] (.names)                                           0.261     6.155
n12076.in[1] (.names)                                            1.014     7.169
n12076.out[0] (.names)                                           0.261     7.430
n12096.in[2] (.names)                                            1.014     8.444
n12096.out[0] (.names)                                           0.261     8.705
n12097.in[2] (.names)                                            1.014     9.719
n12097.out[0] (.names)                                           0.261     9.980
n12099.in[1] (.names)                                            1.014    10.993
n12099.out[0] (.names)                                           0.261    11.254
n12094.in[2] (.names)                                            1.014    12.268
n12094.out[0] (.names)                                           0.261    12.529
n12100.in[0] (.names)                                            1.014    13.543
n12100.out[0] (.names)                                           0.261    13.804
n12009.in[2] (.names)                                            1.014    14.818
n12009.out[0] (.names)                                           0.261    15.079
n11675.in[0] (.names)                                            1.014    16.093
n11675.out[0] (.names)                                           0.261    16.354
n11677.in[0] (.names)                                            1.014    17.367
n11677.out[0] (.names)                                           0.261    17.628
n11683.in[0] (.names)                                            1.014    18.642
n11683.out[0] (.names)                                           0.261    18.903
n11628.in[0] (.names)                                            1.014    19.917
n11628.out[0] (.names)                                           0.261    20.178
n11693.in[0] (.names)                                            1.014    21.192
n11693.out[0] (.names)                                           0.261    21.453
n11694.in[0] (.names)                                            1.014    22.467
n11694.out[0] (.names)                                           0.261    22.728
n11768.in[1] (.names)                                            1.014    23.742
n11768.out[0] (.names)                                           0.261    24.003
n11772.in[0] (.names)                                            1.014    25.016
n11772.out[0] (.names)                                           0.261    25.277
n11736.in[0] (.names)                                            1.014    26.291
n11736.out[0] (.names)                                           0.261    26.552
n11774.in[0] (.names)                                            1.014    27.566
n11774.out[0] (.names)                                           0.261    27.827
n11778.in[0] (.names)                                            1.014    28.841
n11778.out[0] (.names)                                           0.261    29.102
n11726.in[0] (.names)                                            1.014    30.116
n11726.out[0] (.names)                                           0.261    30.377
n11626.in[0] (.names)                                            1.014    31.390
n11626.out[0] (.names)                                           0.261    31.651
n11781.in[0] (.names)                                            1.014    32.665
n11781.out[0] (.names)                                           0.261    32.926
n11770.in[0] (.names)                                            1.014    33.940
n11770.out[0] (.names)                                           0.261    34.201
n11636.in[1] (.names)                                            1.014    35.215
n11636.out[0] (.names)                                           0.261    35.476
n10948.in[1] (.names)                                            1.014    36.490
n10948.out[0] (.names)                                           0.261    36.751
n11637.in[1] (.names)                                            1.014    37.765
n11637.out[0] (.names)                                           0.261    38.026
n11639.in[0] (.names)                                            1.014    39.039
n11639.out[0] (.names)                                           0.261    39.300
n10966.in[0] (.names)                                            1.014    40.314
n10966.out[0] (.names)                                           0.261    40.575
n11645.in[1] (.names)                                            1.014    41.589
n11645.out[0] (.names)                                           0.261    41.850
n11647.in[1] (.names)                                            1.014    42.864
n11647.out[0] (.names)                                           0.261    43.125
n10329.in[2] (.names)                                            1.014    44.139
n10329.out[0] (.names)                                           0.261    44.400
n11646.in[0] (.names)                                            1.014    45.413
n11646.out[0] (.names)                                           0.261    45.674
n8143.in[0] (.names)                                             1.014    46.688
n8143.out[0] (.names)                                            0.261    46.949
n11435.in[1] (.names)                                            1.014    47.963
n11435.out[0] (.names)                                           0.261    48.224
n11672.in[0] (.names)                                            1.014    49.238
n11672.out[0] (.names)                                           0.261    49.499
n11813.in[3] (.names)                                            1.014    50.513
n11813.out[0] (.names)                                           0.261    50.774
n10443.in[1] (.names)                                            1.014    51.787
n10443.out[0] (.names)                                           0.261    52.048
n10444.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10444.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n10934.Q[0] (.latch clocked by pclk)
Endpoint  : n10477.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10934.clk[0] (.latch)                                           1.014     1.014
n10934.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11150.in[0] (.names)                                            1.014     2.070
n11150.out[0] (.names)                                           0.261     2.331
n11298.in[1] (.names)                                            1.014     3.344
n11298.out[0] (.names)                                           0.261     3.605
n11299.in[0] (.names)                                            1.014     4.619
n11299.out[0] (.names)                                           0.261     4.880
n11300.in[0] (.names)                                            1.014     5.894
n11300.out[0] (.names)                                           0.261     6.155
n11306.in[0] (.names)                                            1.014     7.169
n11306.out[0] (.names)                                           0.261     7.430
n11307.in[0] (.names)                                            1.014     8.444
n11307.out[0] (.names)                                           0.261     8.705
n11309.in[0] (.names)                                            1.014     9.719
n11309.out[0] (.names)                                           0.261     9.980
n11310.in[0] (.names)                                            1.014    10.993
n11310.out[0] (.names)                                           0.261    11.254
n11113.in[2] (.names)                                            1.014    12.268
n11113.out[0] (.names)                                           0.261    12.529
n12201.in[3] (.names)                                            1.014    13.543
n12201.out[0] (.names)                                           0.261    13.804
n12202.in[1] (.names)                                            1.014    14.818
n12202.out[0] (.names)                                           0.261    15.079
n11039.in[2] (.names)                                            1.014    16.093
n11039.out[0] (.names)                                           0.261    16.354
n12206.in[0] (.names)                                            1.014    17.367
n12206.out[0] (.names)                                           0.261    17.628
n12208.in[0] (.names)                                            1.014    18.642
n12208.out[0] (.names)                                           0.261    18.903
n12210.in[0] (.names)                                            1.014    19.917
n12210.out[0] (.names)                                           0.261    20.178
n12212.in[1] (.names)                                            1.014    21.192
n12212.out[0] (.names)                                           0.261    21.453
n12213.in[0] (.names)                                            1.014    22.467
n12213.out[0] (.names)                                           0.261    22.728
n12214.in[0] (.names)                                            1.014    23.742
n12214.out[0] (.names)                                           0.261    24.003
n12215.in[0] (.names)                                            1.014    25.016
n12215.out[0] (.names)                                           0.261    25.277
n12204.in[1] (.names)                                            1.014    26.291
n12204.out[0] (.names)                                           0.261    26.552
n12173.in[0] (.names)                                            1.014    27.566
n12173.out[0] (.names)                                           0.261    27.827
n10408.in[0] (.names)                                            1.014    28.841
n10408.out[0] (.names)                                           0.261    29.102
n12152.in[0] (.names)                                            1.014    30.116
n12152.out[0] (.names)                                           0.261    30.377
n12174.in[0] (.names)                                            1.014    31.390
n12174.out[0] (.names)                                           0.261    31.651
n12161.in[0] (.names)                                            1.014    32.665
n12161.out[0] (.names)                                           0.261    32.926
n1993.in[0] (.names)                                             1.014    33.940
n1993.out[0] (.names)                                            0.261    34.201
n10708.in[3] (.names)                                            1.014    35.215
n10708.out[0] (.names)                                           0.261    35.476
n10711.in[1] (.names)                                            1.014    36.490
n10711.out[0] (.names)                                           0.261    36.751
n10714.in[1] (.names)                                            1.014    37.765
n10714.out[0] (.names)                                           0.261    38.026
n10720.in[0] (.names)                                            1.014    39.039
n10720.out[0] (.names)                                           0.261    39.300
n10721.in[1] (.names)                                            1.014    40.314
n10721.out[0] (.names)                                           0.261    40.575
n10731.in[2] (.names)                                            1.014    41.589
n10731.out[0] (.names)                                           0.261    41.850
n10734.in[1] (.names)                                            1.014    42.864
n10734.out[0] (.names)                                           0.261    43.125
n10736.in[0] (.names)                                            1.014    44.139
n10736.out[0] (.names)                                           0.261    44.400
n10757.in[0] (.names)                                            1.014    45.413
n10757.out[0] (.names)                                           0.261    45.674
n10518.in[0] (.names)                                            1.014    46.688
n10518.out[0] (.names)                                           0.261    46.949
n10701.in[0] (.names)                                            1.014    47.963
n10701.out[0] (.names)                                           0.261    48.224
n10469.in[1] (.names)                                            1.014    49.238
n10469.out[0] (.names)                                           0.261    49.499
n10458.in[1] (.names)                                            1.014    50.513
n10458.out[0] (.names)                                           0.261    50.774
n10476.in[0] (.names)                                            1.014    51.787
n10476.out[0] (.names)                                           0.261    52.048
n10477.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10477.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n10934.Q[0] (.latch clocked by pclk)
Endpoint  : n10493.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10934.clk[0] (.latch)                                           1.014     1.014
n10934.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11150.in[0] (.names)                                            1.014     2.070
n11150.out[0] (.names)                                           0.261     2.331
n11298.in[1] (.names)                                            1.014     3.344
n11298.out[0] (.names)                                           0.261     3.605
n11299.in[0] (.names)                                            1.014     4.619
n11299.out[0] (.names)                                           0.261     4.880
n11300.in[0] (.names)                                            1.014     5.894
n11300.out[0] (.names)                                           0.261     6.155
n11306.in[0] (.names)                                            1.014     7.169
n11306.out[0] (.names)                                           0.261     7.430
n11307.in[0] (.names)                                            1.014     8.444
n11307.out[0] (.names)                                           0.261     8.705
n11309.in[0] (.names)                                            1.014     9.719
n11309.out[0] (.names)                                           0.261     9.980
n11310.in[0] (.names)                                            1.014    10.993
n11310.out[0] (.names)                                           0.261    11.254
n11113.in[2] (.names)                                            1.014    12.268
n11113.out[0] (.names)                                           0.261    12.529
n12201.in[3] (.names)                                            1.014    13.543
n12201.out[0] (.names)                                           0.261    13.804
n12202.in[1] (.names)                                            1.014    14.818
n12202.out[0] (.names)                                           0.261    15.079
n11039.in[2] (.names)                                            1.014    16.093
n11039.out[0] (.names)                                           0.261    16.354
n12206.in[0] (.names)                                            1.014    17.367
n12206.out[0] (.names)                                           0.261    17.628
n12208.in[0] (.names)                                            1.014    18.642
n12208.out[0] (.names)                                           0.261    18.903
n12210.in[0] (.names)                                            1.014    19.917
n12210.out[0] (.names)                                           0.261    20.178
n12212.in[1] (.names)                                            1.014    21.192
n12212.out[0] (.names)                                           0.261    21.453
n12213.in[0] (.names)                                            1.014    22.467
n12213.out[0] (.names)                                           0.261    22.728
n12214.in[0] (.names)                                            1.014    23.742
n12214.out[0] (.names)                                           0.261    24.003
n12215.in[0] (.names)                                            1.014    25.016
n12215.out[0] (.names)                                           0.261    25.277
n12204.in[1] (.names)                                            1.014    26.291
n12204.out[0] (.names)                                           0.261    26.552
n12173.in[0] (.names)                                            1.014    27.566
n12173.out[0] (.names)                                           0.261    27.827
n10408.in[0] (.names)                                            1.014    28.841
n10408.out[0] (.names)                                           0.261    29.102
n12152.in[0] (.names)                                            1.014    30.116
n12152.out[0] (.names)                                           0.261    30.377
n12174.in[0] (.names)                                            1.014    31.390
n12174.out[0] (.names)                                           0.261    31.651
n12161.in[0] (.names)                                            1.014    32.665
n12161.out[0] (.names)                                           0.261    32.926
n1993.in[0] (.names)                                             1.014    33.940
n1993.out[0] (.names)                                            0.261    34.201
n10708.in[3] (.names)                                            1.014    35.215
n10708.out[0] (.names)                                           0.261    35.476
n10711.in[1] (.names)                                            1.014    36.490
n10711.out[0] (.names)                                           0.261    36.751
n10714.in[1] (.names)                                            1.014    37.765
n10714.out[0] (.names)                                           0.261    38.026
n10720.in[0] (.names)                                            1.014    39.039
n10720.out[0] (.names)                                           0.261    39.300
n10721.in[1] (.names)                                            1.014    40.314
n10721.out[0] (.names)                                           0.261    40.575
n10731.in[2] (.names)                                            1.014    41.589
n10731.out[0] (.names)                                           0.261    41.850
n10734.in[1] (.names)                                            1.014    42.864
n10734.out[0] (.names)                                           0.261    43.125
n10736.in[0] (.names)                                            1.014    44.139
n10736.out[0] (.names)                                           0.261    44.400
n10757.in[0] (.names)                                            1.014    45.413
n10757.out[0] (.names)                                           0.261    45.674
n10518.in[0] (.names)                                            1.014    46.688
n10518.out[0] (.names)                                           0.261    46.949
n10701.in[0] (.names)                                            1.014    47.963
n10701.out[0] (.names)                                           0.261    48.224
n10702.in[2] (.names)                                            1.014    49.238
n10702.out[0] (.names)                                           0.261    49.499
n10517.in[0] (.names)                                            1.014    50.513
n10517.out[0] (.names)                                           0.261    50.774
n10492.in[1] (.names)                                            1.014    51.787
n10492.out[0] (.names)                                           0.261    52.048
n10493.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10493.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n12072.Q[0] (.latch clocked by pclk)
Endpoint  : n2441.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12072.clk[0] (.latch)                                           1.014     1.014
n12072.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12073.in[0] (.names)                                            1.014     2.070
n12073.out[0] (.names)                                           0.261     2.331
n11570.in[2] (.names)                                            1.014     3.344
n11570.out[0] (.names)                                           0.261     3.605
n12098.in[0] (.names)                                            1.014     4.619
n12098.out[0] (.names)                                           0.261     4.880
n12031.in[0] (.names)                                            1.014     5.894
n12031.out[0] (.names)                                           0.261     6.155
n12028.in[2] (.names)                                            1.014     7.169
n12028.out[0] (.names)                                           0.261     7.430
n11859.in[0] (.names)                                            1.014     8.444
n11859.out[0] (.names)                                           0.261     8.705
n11860.in[0] (.names)                                            1.014     9.719
n11860.out[0] (.names)                                           0.261     9.980
n11861.in[0] (.names)                                            1.014    10.993
n11861.out[0] (.names)                                           0.261    11.254
n11844.in[0] (.names)                                            1.014    12.268
n11844.out[0] (.names)                                           0.261    12.529
n11862.in[0] (.names)                                            1.014    13.543
n11862.out[0] (.names)                                           0.261    13.804
n11914.in[1] (.names)                                            1.014    14.818
n11914.out[0] (.names)                                           0.261    15.079
n11916.in[0] (.names)                                            1.014    16.093
n11916.out[0] (.names)                                           0.261    16.354
n11919.in[0] (.names)                                            1.014    17.367
n11919.out[0] (.names)                                           0.261    17.628
n11907.in[2] (.names)                                            1.014    18.642
n11907.out[0] (.names)                                           0.261    18.903
n11908.in[0] (.names)                                            1.014    19.917
n11908.out[0] (.names)                                           0.261    20.178
n11934.in[1] (.names)                                            1.014    21.192
n11934.out[0] (.names)                                           0.261    21.453
n10463.in[0] (.names)                                            1.014    22.467
n10463.out[0] (.names)                                           0.261    22.728
n11927.in[1] (.names)                                            1.014    23.742
n11927.out[0] (.names)                                           0.261    24.003
n11928.in[1] (.names)                                            1.014    25.016
n11928.out[0] (.names)                                           0.261    25.277
n11828.in[0] (.names)                                            1.014    26.291
n11828.out[0] (.names)                                           0.261    26.552
n11932.in[0] (.names)                                            1.014    27.566
n11932.out[0] (.names)                                           0.261    27.827
n11897.in[1] (.names)                                            1.014    28.841
n11897.out[0] (.names)                                           0.261    29.102
n11879.in[1] (.names)                                            1.014    30.116
n11879.out[0] (.names)                                           0.261    30.377
n11832.in[0] (.names)                                            1.014    31.390
n11832.out[0] (.names)                                           0.261    31.651
n11881.in[0] (.names)                                            1.014    32.665
n11881.out[0] (.names)                                           0.261    32.926
n11882.in[1] (.names)                                            1.014    33.940
n11882.out[0] (.names)                                           0.261    34.201
n11886.in[0] (.names)                                            1.014    35.215
n11886.out[0] (.names)                                           0.261    35.476
n11331.in[2] (.names)                                            1.014    36.490
n11331.out[0] (.names)                                           0.261    36.751
n11414.in[0] (.names)                                            1.014    37.765
n11414.out[0] (.names)                                           0.261    38.026
n2037.in[1] (.names)                                             1.014    39.039
n2037.out[0] (.names)                                            0.261    39.300
n11840.in[2] (.names)                                            1.014    40.314
n11840.out[0] (.names)                                           0.261    40.575
n11843.in[2] (.names)                                            1.014    41.589
n11843.out[0] (.names)                                           0.261    41.850
n11845.in[1] (.names)                                            1.014    42.864
n11845.out[0] (.names)                                           0.261    43.125
n11759.in[2] (.names)                                            1.014    44.139
n11759.out[0] (.names)                                           0.261    44.400
n11913.in[1] (.names)                                            1.014    45.413
n11913.out[0] (.names)                                           0.261    45.674
n11909.in[2] (.names)                                            1.014    46.688
n11909.out[0] (.names)                                           0.261    46.949
n11541.in[1] (.names)                                            1.014    47.963
n11541.out[0] (.names)                                           0.261    48.224
n10522.in[1] (.names)                                            1.014    49.238
n10522.out[0] (.names)                                           0.261    49.499
n11737.in[0] (.names)                                            1.014    50.513
n11737.out[0] (.names)                                           0.261    50.774
n11762.in[1] (.names)                                            1.014    51.787
n11762.out[0] (.names)                                           0.261    52.048
n2441.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2441.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n4092.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n10264.in[0] (.names)                                            1.014    47.963
n10264.out[0] (.names)                                           0.261    48.224
n10265.in[1] (.names)                                            1.014    49.238
n10265.out[0] (.names)                                           0.261    49.499
n10045.in[0] (.names)                                            1.014    50.513
n10045.out[0] (.names)                                           0.261    50.774
n8209.in[1] (.names)                                             1.014    51.787
n8209.out[0] (.names)                                            0.261    52.048
n4092.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4092.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n4231.Q[0] (.latch clocked by pclk)
Endpoint  : n14155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4231.clk[0] (.latch)                                            1.014     1.014
n4231.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4232.in[0] (.names)                                             1.014     2.070
n4232.out[0] (.names)                                            0.261     2.331
n4233.in[0] (.names)                                             1.014     3.344
n4233.out[0] (.names)                                            0.261     3.605
n14781.in[2] (.names)                                            1.014     4.619
n14781.out[0] (.names)                                           0.261     4.880
n14784.in[1] (.names)                                            1.014     5.894
n14784.out[0] (.names)                                           0.261     6.155
n14785.in[0] (.names)                                            1.014     7.169
n14785.out[0] (.names)                                           0.261     7.430
n14786.in[0] (.names)                                            1.014     8.444
n14786.out[0] (.names)                                           0.261     8.705
n14807.in[2] (.names)                                            1.014     9.719
n14807.out[0] (.names)                                           0.261     9.980
n13905.in[1] (.names)                                            1.014    10.993
n13905.out[0] (.names)                                           0.261    11.254
n14793.in[0] (.names)                                            1.014    12.268
n14793.out[0] (.names)                                           0.261    12.529
n14808.in[0] (.names)                                            1.014    13.543
n14808.out[0] (.names)                                           0.261    13.804
n14798.in[1] (.names)                                            1.014    14.818
n14798.out[0] (.names)                                           0.261    15.079
n2399.in[1] (.names)                                             1.014    16.093
n2399.out[0] (.names)                                            0.261    16.354
n13873.in[0] (.names)                                            1.014    17.367
n13873.out[0] (.names)                                           0.261    17.628
n13988.in[0] (.names)                                            1.014    18.642
n13988.out[0] (.names)                                           0.261    18.903
n14017.in[0] (.names)                                            1.014    19.917
n14017.out[0] (.names)                                           0.261    20.178
n14018.in[0] (.names)                                            1.014    21.192
n14018.out[0] (.names)                                           0.261    21.453
n14027.in[0] (.names)                                            1.014    22.467
n14027.out[0] (.names)                                           0.261    22.728
n14029.in[1] (.names)                                            1.014    23.742
n14029.out[0] (.names)                                           0.261    24.003
n14030.in[0] (.names)                                            1.014    25.016
n14030.out[0] (.names)                                           0.261    25.277
n14031.in[0] (.names)                                            1.014    26.291
n14031.out[0] (.names)                                           0.261    26.552
n14032.in[1] (.names)                                            1.014    27.566
n14032.out[0] (.names)                                           0.261    27.827
n14021.in[0] (.names)                                            1.014    28.841
n14021.out[0] (.names)                                           0.261    29.102
n14023.in[0] (.names)                                            1.014    30.116
n14023.out[0] (.names)                                           0.261    30.377
n14035.in[0] (.names)                                            1.014    31.390
n14035.out[0] (.names)                                           0.261    31.651
n14036.in[0] (.names)                                            1.014    32.665
n14036.out[0] (.names)                                           0.261    32.926
n13940.in[0] (.names)                                            1.014    33.940
n13940.out[0] (.names)                                           0.261    34.201
n13979.in[0] (.names)                                            1.014    35.215
n13979.out[0] (.names)                                           0.261    35.476
n13980.in[2] (.names)                                            1.014    36.490
n13980.out[0] (.names)                                           0.261    36.751
n13981.in[2] (.names)                                            1.014    37.765
n13981.out[0] (.names)                                           0.261    38.026
n13982.in[1] (.names)                                            1.014    39.039
n13982.out[0] (.names)                                           0.261    39.300
n14131.in[3] (.names)                                            1.014    40.314
n14131.out[0] (.names)                                           0.261    40.575
n14126.in[1] (.names)                                            1.014    41.589
n14126.out[0] (.names)                                           0.261    41.850
n14129.in[0] (.names)                                            1.014    42.864
n14129.out[0] (.names)                                           0.261    43.125
n13834.in[0] (.names)                                            1.014    44.139
n13834.out[0] (.names)                                           0.261    44.400
n14105.in[0] (.names)                                            1.014    45.413
n14105.out[0] (.names)                                           0.261    45.674
n14134.in[0] (.names)                                            1.014    46.688
n14134.out[0] (.names)                                           0.261    46.949
n14133.in[0] (.names)                                            1.014    47.963
n14133.out[0] (.names)                                           0.261    48.224
n14135.in[0] (.names)                                            1.014    49.238
n14135.out[0] (.names)                                           0.261    49.499
n13744.in[1] (.names)                                            1.014    50.513
n13744.out[0] (.names)                                           0.261    50.774
n14136.in[0] (.names)                                            1.014    51.787
n14136.out[0] (.names)                                           0.261    52.048
n14155.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14155.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n5379.Q[0] (.latch clocked by pclk)
Endpoint  : n5755.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5379.clk[0] (.latch)                                            1.014     1.014
n5379.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5381.in[0] (.names)                                             1.014     2.070
n5381.out[0] (.names)                                            0.261     2.331
n5397.in[0] (.names)                                             1.014     3.344
n5397.out[0] (.names)                                            0.261     3.605
n5411.in[0] (.names)                                             1.014     4.619
n5411.out[0] (.names)                                            0.261     4.880
n5412.in[0] (.names)                                             1.014     5.894
n5412.out[0] (.names)                                            0.261     6.155
n5450.in[0] (.names)                                             1.014     7.169
n5450.out[0] (.names)                                            0.261     7.430
n5451.in[0] (.names)                                             1.014     8.444
n5451.out[0] (.names)                                            0.261     8.705
n5475.in[1] (.names)                                             1.014     9.719
n5475.out[0] (.names)                                            0.261     9.980
n5506.in[0] (.names)                                             1.014    10.993
n5506.out[0] (.names)                                            0.261    11.254
n5512.in[2] (.names)                                             1.014    12.268
n5512.out[0] (.names)                                            0.261    12.529
n5513.in[0] (.names)                                             1.014    13.543
n5513.out[0] (.names)                                            0.261    13.804
n6011.in[2] (.names)                                             1.014    14.818
n6011.out[0] (.names)                                            0.261    15.079
n5706.in[0] (.names)                                             1.014    16.093
n5706.out[0] (.names)                                            0.261    16.354
n6015.in[0] (.names)                                             1.014    17.367
n6015.out[0] (.names)                                            0.261    17.628
n6017.in[0] (.names)                                             1.014    18.642
n6017.out[0] (.names)                                            0.261    18.903
n5906.in[0] (.names)                                             1.014    19.917
n5906.out[0] (.names)                                            0.261    20.178
n5907.in[0] (.names)                                             1.014    21.192
n5907.out[0] (.names)                                            0.261    21.453
n5913.in[2] (.names)                                             1.014    22.467
n5913.out[0] (.names)                                            0.261    22.728
n5908.in[0] (.names)                                             1.014    23.742
n5908.out[0] (.names)                                            0.261    24.003
n5909.in[0] (.names)                                             1.014    25.016
n5909.out[0] (.names)                                            0.261    25.277
n5912.in[3] (.names)                                             1.014    26.291
n5912.out[0] (.names)                                            0.261    26.552
n5904.in[0] (.names)                                             1.014    27.566
n5904.out[0] (.names)                                            0.261    27.827
n5914.in[0] (.names)                                             1.014    28.841
n5914.out[0] (.names)                                            0.261    29.102
n5872.in[1] (.names)                                             1.014    30.116
n5872.out[0] (.names)                                            0.261    30.377
n5915.in[0] (.names)                                             1.014    31.390
n5915.out[0] (.names)                                            0.261    31.651
n5955.in[1] (.names)                                             1.014    32.665
n5955.out[0] (.names)                                            0.261    32.926
n5951.in[0] (.names)                                             1.014    33.940
n5951.out[0] (.names)                                            0.261    34.201
n6148.in[0] (.names)                                             1.014    35.215
n6148.out[0] (.names)                                            0.261    35.476
n6119.in[1] (.names)                                             1.014    36.490
n6119.out[0] (.names)                                            0.261    36.751
n2004.in[1] (.names)                                             1.014    37.765
n2004.out[0] (.names)                                            0.261    38.026
n6127.in[3] (.names)                                             1.014    39.039
n6127.out[0] (.names)                                            0.261    39.300
n6136.in[1] (.names)                                             1.014    40.314
n6136.out[0] (.names)                                            0.261    40.575
n6137.in[0] (.names)                                             1.014    41.589
n6137.out[0] (.names)                                            0.261    41.850
n6138.in[0] (.names)                                             1.014    42.864
n6138.out[0] (.names)                                            0.261    43.125
n6140.in[0] (.names)                                             1.014    44.139
n6140.out[0] (.names)                                            0.261    44.400
n6142.in[1] (.names)                                             1.014    45.413
n6142.out[0] (.names)                                            0.261    45.674
n6143.in[0] (.names)                                             1.014    46.688
n6143.out[0] (.names)                                            0.261    46.949
n6153.in[1] (.names)                                             1.014    47.963
n6153.out[0] (.names)                                            0.261    48.224
n4553.in[1] (.names)                                             1.014    49.238
n4553.out[0] (.names)                                            0.261    49.499
n6154.in[0] (.names)                                             1.014    50.513
n6154.out[0] (.names)                                            0.261    50.774
n5754.in[1] (.names)                                             1.014    51.787
n5754.out[0] (.names)                                            0.261    52.048
n5755.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5755.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n5379.Q[0] (.latch clocked by pclk)
Endpoint  : n2138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5379.clk[0] (.latch)                                            1.014     1.014
n5379.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5381.in[0] (.names)                                             1.014     2.070
n5381.out[0] (.names)                                            0.261     2.331
n5397.in[0] (.names)                                             1.014     3.344
n5397.out[0] (.names)                                            0.261     3.605
n5411.in[0] (.names)                                             1.014     4.619
n5411.out[0] (.names)                                            0.261     4.880
n5412.in[0] (.names)                                             1.014     5.894
n5412.out[0] (.names)                                            0.261     6.155
n5450.in[0] (.names)                                             1.014     7.169
n5450.out[0] (.names)                                            0.261     7.430
n5451.in[0] (.names)                                             1.014     8.444
n5451.out[0] (.names)                                            0.261     8.705
n5475.in[1] (.names)                                             1.014     9.719
n5475.out[0] (.names)                                            0.261     9.980
n5506.in[0] (.names)                                             1.014    10.993
n5506.out[0] (.names)                                            0.261    11.254
n5512.in[2] (.names)                                             1.014    12.268
n5512.out[0] (.names)                                            0.261    12.529
n5513.in[0] (.names)                                             1.014    13.543
n5513.out[0] (.names)                                            0.261    13.804
n6011.in[2] (.names)                                             1.014    14.818
n6011.out[0] (.names)                                            0.261    15.079
n5706.in[0] (.names)                                             1.014    16.093
n5706.out[0] (.names)                                            0.261    16.354
n6015.in[0] (.names)                                             1.014    17.367
n6015.out[0] (.names)                                            0.261    17.628
n6017.in[0] (.names)                                             1.014    18.642
n6017.out[0] (.names)                                            0.261    18.903
n5906.in[0] (.names)                                             1.014    19.917
n5906.out[0] (.names)                                            0.261    20.178
n5907.in[0] (.names)                                             1.014    21.192
n5907.out[0] (.names)                                            0.261    21.453
n5913.in[2] (.names)                                             1.014    22.467
n5913.out[0] (.names)                                            0.261    22.728
n5908.in[0] (.names)                                             1.014    23.742
n5908.out[0] (.names)                                            0.261    24.003
n5909.in[0] (.names)                                             1.014    25.016
n5909.out[0] (.names)                                            0.261    25.277
n5912.in[3] (.names)                                             1.014    26.291
n5912.out[0] (.names)                                            0.261    26.552
n5904.in[0] (.names)                                             1.014    27.566
n5904.out[0] (.names)                                            0.261    27.827
n5914.in[0] (.names)                                             1.014    28.841
n5914.out[0] (.names)                                            0.261    29.102
n5872.in[1] (.names)                                             1.014    30.116
n5872.out[0] (.names)                                            0.261    30.377
n5915.in[0] (.names)                                             1.014    31.390
n5915.out[0] (.names)                                            0.261    31.651
n5955.in[1] (.names)                                             1.014    32.665
n5955.out[0] (.names)                                            0.261    32.926
n5951.in[0] (.names)                                             1.014    33.940
n5951.out[0] (.names)                                            0.261    34.201
n6148.in[0] (.names)                                             1.014    35.215
n6148.out[0] (.names)                                            0.261    35.476
n6119.in[1] (.names)                                             1.014    36.490
n6119.out[0] (.names)                                            0.261    36.751
n2004.in[1] (.names)                                             1.014    37.765
n2004.out[0] (.names)                                            0.261    38.026
n6127.in[3] (.names)                                             1.014    39.039
n6127.out[0] (.names)                                            0.261    39.300
n6136.in[1] (.names)                                             1.014    40.314
n6136.out[0] (.names)                                            0.261    40.575
n6137.in[0] (.names)                                             1.014    41.589
n6137.out[0] (.names)                                            0.261    41.850
n6138.in[0] (.names)                                             1.014    42.864
n6138.out[0] (.names)                                            0.261    43.125
n6140.in[0] (.names)                                             1.014    44.139
n6140.out[0] (.names)                                            0.261    44.400
n6142.in[1] (.names)                                             1.014    45.413
n6142.out[0] (.names)                                            0.261    45.674
n6143.in[0] (.names)                                             1.014    46.688
n6143.out[0] (.names)                                            0.261    46.949
n6153.in[1] (.names)                                             1.014    47.963
n6153.out[0] (.names)                                            0.261    48.224
n4553.in[1] (.names)                                             1.014    49.238
n4553.out[0] (.names)                                            0.261    49.499
n6154.in[0] (.names)                                             1.014    50.513
n6154.out[0] (.names)                                            0.261    50.774
n3132.in[0] (.names)                                             1.014    51.787
n3132.out[0] (.names)                                            0.261    52.048
n2138.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2138.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n5379.Q[0] (.latch clocked by pclk)
Endpoint  : n3133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5379.clk[0] (.latch)                                            1.014     1.014
n5379.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5381.in[0] (.names)                                             1.014     2.070
n5381.out[0] (.names)                                            0.261     2.331
n5397.in[0] (.names)                                             1.014     3.344
n5397.out[0] (.names)                                            0.261     3.605
n5411.in[0] (.names)                                             1.014     4.619
n5411.out[0] (.names)                                            0.261     4.880
n5412.in[0] (.names)                                             1.014     5.894
n5412.out[0] (.names)                                            0.261     6.155
n5450.in[0] (.names)                                             1.014     7.169
n5450.out[0] (.names)                                            0.261     7.430
n5451.in[0] (.names)                                             1.014     8.444
n5451.out[0] (.names)                                            0.261     8.705
n5475.in[1] (.names)                                             1.014     9.719
n5475.out[0] (.names)                                            0.261     9.980
n5506.in[0] (.names)                                             1.014    10.993
n5506.out[0] (.names)                                            0.261    11.254
n5512.in[2] (.names)                                             1.014    12.268
n5512.out[0] (.names)                                            0.261    12.529
n5513.in[0] (.names)                                             1.014    13.543
n5513.out[0] (.names)                                            0.261    13.804
n6011.in[2] (.names)                                             1.014    14.818
n6011.out[0] (.names)                                            0.261    15.079
n5706.in[0] (.names)                                             1.014    16.093
n5706.out[0] (.names)                                            0.261    16.354
n6015.in[0] (.names)                                             1.014    17.367
n6015.out[0] (.names)                                            0.261    17.628
n6017.in[0] (.names)                                             1.014    18.642
n6017.out[0] (.names)                                            0.261    18.903
n5906.in[0] (.names)                                             1.014    19.917
n5906.out[0] (.names)                                            0.261    20.178
n5907.in[0] (.names)                                             1.014    21.192
n5907.out[0] (.names)                                            0.261    21.453
n5913.in[2] (.names)                                             1.014    22.467
n5913.out[0] (.names)                                            0.261    22.728
n5908.in[0] (.names)                                             1.014    23.742
n5908.out[0] (.names)                                            0.261    24.003
n5909.in[0] (.names)                                             1.014    25.016
n5909.out[0] (.names)                                            0.261    25.277
n5912.in[3] (.names)                                             1.014    26.291
n5912.out[0] (.names)                                            0.261    26.552
n5904.in[0] (.names)                                             1.014    27.566
n5904.out[0] (.names)                                            0.261    27.827
n5914.in[0] (.names)                                             1.014    28.841
n5914.out[0] (.names)                                            0.261    29.102
n5872.in[1] (.names)                                             1.014    30.116
n5872.out[0] (.names)                                            0.261    30.377
n5915.in[0] (.names)                                             1.014    31.390
n5915.out[0] (.names)                                            0.261    31.651
n5955.in[1] (.names)                                             1.014    32.665
n5955.out[0] (.names)                                            0.261    32.926
n5951.in[0] (.names)                                             1.014    33.940
n5951.out[0] (.names)                                            0.261    34.201
n6148.in[0] (.names)                                             1.014    35.215
n6148.out[0] (.names)                                            0.261    35.476
n6119.in[1] (.names)                                             1.014    36.490
n6119.out[0] (.names)                                            0.261    36.751
n2004.in[1] (.names)                                             1.014    37.765
n2004.out[0] (.names)                                            0.261    38.026
n6127.in[3] (.names)                                             1.014    39.039
n6127.out[0] (.names)                                            0.261    39.300
n6136.in[1] (.names)                                             1.014    40.314
n6136.out[0] (.names)                                            0.261    40.575
n6137.in[0] (.names)                                             1.014    41.589
n6137.out[0] (.names)                                            0.261    41.850
n6138.in[0] (.names)                                             1.014    42.864
n6138.out[0] (.names)                                            0.261    43.125
n6140.in[0] (.names)                                             1.014    44.139
n6140.out[0] (.names)                                            0.261    44.400
n6142.in[1] (.names)                                             1.014    45.413
n6142.out[0] (.names)                                            0.261    45.674
n6143.in[0] (.names)                                             1.014    46.688
n6143.out[0] (.names)                                            0.261    46.949
n6153.in[1] (.names)                                             1.014    47.963
n6153.out[0] (.names)                                            0.261    48.224
n4553.in[1] (.names)                                             1.014    49.238
n4553.out[0] (.names)                                            0.261    49.499
n6154.in[0] (.names)                                             1.014    50.513
n6154.out[0] (.names)                                            0.261    50.774
n3132.in[0] (.names)                                             1.014    51.787
n3132.out[0] (.names)                                            0.261    52.048
n3133.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3133.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n3079.Q[0] (.latch clocked by pclk)
Endpoint  : n3254.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3079.clk[0] (.latch)                                            1.014     1.014
n3079.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n14081.in[0] (.names)                                            1.014     2.070
n14081.out[0] (.names)                                           0.261     2.331
n14082.in[0] (.names)                                            1.014     3.344
n14082.out[0] (.names)                                           0.261     3.605
n14083.in[2] (.names)                                            1.014     4.619
n14083.out[0] (.names)                                           0.261     4.880
n14084.in[1] (.names)                                            1.014     5.894
n14084.out[0] (.names)                                           0.261     6.155
n14085.in[0] (.names)                                            1.014     7.169
n14085.out[0] (.names)                                           0.261     7.430
n13817.in[0] (.names)                                            1.014     8.444
n13817.out[0] (.names)                                           0.261     8.705
n14122.in[1] (.names)                                            1.014     9.719
n14122.out[0] (.names)                                           0.261     9.980
n14358.in[0] (.names)                                            1.014    10.993
n14358.out[0] (.names)                                           0.261    11.254
n13795.in[0] (.names)                                            1.014    12.268
n13795.out[0] (.names)                                           0.261    12.529
n14359.in[1] (.names)                                            1.014    13.543
n14359.out[0] (.names)                                           0.261    13.804
n14362.in[0] (.names)                                            1.014    14.818
n14362.out[0] (.names)                                           0.261    15.079
n14365.in[2] (.names)                                            1.014    16.093
n14365.out[0] (.names)                                           0.261    16.354
n14366.in[1] (.names)                                            1.014    17.367
n14366.out[0] (.names)                                           0.261    17.628
n14368.in[1] (.names)                                            1.014    18.642
n14368.out[0] (.names)                                           0.261    18.903
n14336.in[0] (.names)                                            1.014    19.917
n14336.out[0] (.names)                                           0.261    20.178
n14360.in[0] (.names)                                            1.014    21.192
n14360.out[0] (.names)                                           0.261    21.453
n14361.in[0] (.names)                                            1.014    22.467
n14361.out[0] (.names)                                           0.261    22.728
n14355.in[1] (.names)                                            1.014    23.742
n14355.out[0] (.names)                                           0.261    24.003
n14356.in[1] (.names)                                            1.014    25.016
n14356.out[0] (.names)                                           0.261    25.277
n13807.in[1] (.names)                                            1.014    26.291
n13807.out[0] (.names)                                           0.261    26.552
n14357.in[1] (.names)                                            1.014    27.566
n14357.out[0] (.names)                                           0.261    27.827
n13977.in[1] (.names)                                            1.014    28.841
n13977.out[0] (.names)                                           0.261    29.102
n14232.in[1] (.names)                                            1.014    30.116
n14232.out[0] (.names)                                           0.261    30.377
n13730.in[0] (.names)                                            1.014    31.390
n13730.out[0] (.names)                                           0.261    31.651
n14312.in[1] (.names)                                            1.014    32.665
n14312.out[0] (.names)                                           0.261    32.926
n14128.in[2] (.names)                                            1.014    33.940
n14128.out[0] (.names)                                           0.261    34.201
n14315.in[0] (.names)                                            1.014    35.215
n14315.out[0] (.names)                                           0.261    35.476
n14316.in[0] (.names)                                            1.014    36.490
n14316.out[0] (.names)                                           0.261    36.751
n14317.in[0] (.names)                                            1.014    37.765
n14317.out[0] (.names)                                           0.261    38.026
n14321.in[1] (.names)                                            1.014    39.039
n14321.out[0] (.names)                                           0.261    39.300
n3583.in[1] (.names)                                             1.014    40.314
n3583.out[0] (.names)                                            0.261    40.575
n2820.in[0] (.names)                                             1.014    41.589
n2820.out[0] (.names)                                            0.261    41.850
n3194.in[3] (.names)                                             1.014    42.864
n3194.out[0] (.names)                                            0.261    43.125
n3597.in[0] (.names)                                             1.014    44.139
n3597.out[0] (.names)                                            0.261    44.400
n3599.in[1] (.names)                                             1.014    45.413
n3599.out[0] (.names)                                            0.261    45.674
n3123.in[0] (.names)                                             1.014    46.688
n3123.out[0] (.names)                                            0.261    46.949
n3600.in[0] (.names)                                             1.014    47.963
n3600.out[0] (.names)                                            0.261    48.224
n3653.in[0] (.names)                                             1.014    49.238
n3653.out[0] (.names)                                            0.261    49.499
n3084.in[0] (.names)                                             1.014    50.513
n3084.out[0] (.names)                                            0.261    50.774
n3253.in[0] (.names)                                             1.014    51.787
n3253.out[0] (.names)                                            0.261    52.048
n3254.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3254.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n10274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9760.in[0] (.names)                                             1.014    19.917
n9760.out[0] (.names)                                            0.261    20.178
n10215.in[0] (.names)                                            1.014    21.192
n10215.out[0] (.names)                                           0.261    21.453
n10292.in[1] (.names)                                            1.014    22.467
n10292.out[0] (.names)                                           0.261    22.728
n10301.in[1] (.names)                                            1.014    23.742
n10301.out[0] (.names)                                           0.261    24.003
n10302.in[0] (.names)                                            1.014    25.016
n10302.out[0] (.names)                                           0.261    25.277
n10303.in[0] (.names)                                            1.014    26.291
n10303.out[0] (.names)                                           0.261    26.552
n10306.in[0] (.names)                                            1.014    27.566
n10306.out[0] (.names)                                           0.261    27.827
n2471.in[0] (.names)                                             1.014    28.841
n2471.out[0] (.names)                                            0.261    29.102
n10211.in[0] (.names)                                            1.014    30.116
n10211.out[0] (.names)                                           0.261    30.377
n10212.in[2] (.names)                                            1.014    31.390
n10212.out[0] (.names)                                           0.261    31.651
n10252.in[0] (.names)                                            1.014    32.665
n10252.out[0] (.names)                                           0.261    32.926
n9906.in[1] (.names)                                             1.014    33.940
n9906.out[0] (.names)                                            0.261    34.201
n10254.in[0] (.names)                                            1.014    35.215
n10254.out[0] (.names)                                           0.261    35.476
n10255.in[2] (.names)                                            1.014    36.490
n10255.out[0] (.names)                                           0.261    36.751
n10256.in[0] (.names)                                            1.014    37.765
n10256.out[0] (.names)                                           0.261    38.026
n9327.in[0] (.names)                                             1.014    39.039
n9327.out[0] (.names)                                            0.261    39.300
n10257.in[0] (.names)                                            1.014    40.314
n10257.out[0] (.names)                                           0.261    40.575
n10258.in[1] (.names)                                            1.014    41.589
n10258.out[0] (.names)                                           0.261    41.850
n10259.in[1] (.names)                                            1.014    42.864
n10259.out[0] (.names)                                           0.261    43.125
n10262.in[3] (.names)                                            1.014    44.139
n10262.out[0] (.names)                                           0.261    44.400
n10278.in[1] (.names)                                            1.014    45.413
n10278.out[0] (.names)                                           0.261    45.674
n10280.in[1] (.names)                                            1.014    46.688
n10280.out[0] (.names)                                           0.261    46.949
n10268.in[0] (.names)                                            1.014    47.963
n10268.out[0] (.names)                                           0.261    48.224
n9111.in[0] (.names)                                             1.014    49.238
n9111.out[0] (.names)                                            0.261    49.499
n10269.in[0] (.names)                                            1.014    50.513
n10269.out[0] (.names)                                           0.261    50.774
n3004.in[0] (.names)                                             1.014    51.787
n3004.out[0] (.names)                                            0.261    52.048
n10274.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10274.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n2212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9760.in[0] (.names)                                             1.014    19.917
n9760.out[0] (.names)                                            0.261    20.178
n10215.in[0] (.names)                                            1.014    21.192
n10215.out[0] (.names)                                           0.261    21.453
n10292.in[1] (.names)                                            1.014    22.467
n10292.out[0] (.names)                                           0.261    22.728
n10301.in[1] (.names)                                            1.014    23.742
n10301.out[0] (.names)                                           0.261    24.003
n10302.in[0] (.names)                                            1.014    25.016
n10302.out[0] (.names)                                           0.261    25.277
n10303.in[0] (.names)                                            1.014    26.291
n10303.out[0] (.names)                                           0.261    26.552
n10306.in[0] (.names)                                            1.014    27.566
n10306.out[0] (.names)                                           0.261    27.827
n2471.in[0] (.names)                                             1.014    28.841
n2471.out[0] (.names)                                            0.261    29.102
n10211.in[0] (.names)                                            1.014    30.116
n10211.out[0] (.names)                                           0.261    30.377
n10212.in[2] (.names)                                            1.014    31.390
n10212.out[0] (.names)                                           0.261    31.651
n10252.in[0] (.names)                                            1.014    32.665
n10252.out[0] (.names)                                           0.261    32.926
n9906.in[1] (.names)                                             1.014    33.940
n9906.out[0] (.names)                                            0.261    34.201
n10254.in[0] (.names)                                            1.014    35.215
n10254.out[0] (.names)                                           0.261    35.476
n10255.in[2] (.names)                                            1.014    36.490
n10255.out[0] (.names)                                           0.261    36.751
n10256.in[0] (.names)                                            1.014    37.765
n10256.out[0] (.names)                                           0.261    38.026
n9327.in[0] (.names)                                             1.014    39.039
n9327.out[0] (.names)                                            0.261    39.300
n10257.in[0] (.names)                                            1.014    40.314
n10257.out[0] (.names)                                           0.261    40.575
n10258.in[1] (.names)                                            1.014    41.589
n10258.out[0] (.names)                                           0.261    41.850
n10259.in[1] (.names)                                            1.014    42.864
n10259.out[0] (.names)                                           0.261    43.125
n10262.in[3] (.names)                                            1.014    44.139
n10262.out[0] (.names)                                           0.261    44.400
n10278.in[1] (.names)                                            1.014    45.413
n10278.out[0] (.names)                                           0.261    45.674
n10280.in[1] (.names)                                            1.014    46.688
n10280.out[0] (.names)                                           0.261    46.949
n10268.in[0] (.names)                                            1.014    47.963
n10268.out[0] (.names)                                           0.261    48.224
n9111.in[0] (.names)                                             1.014    49.238
n9111.out[0] (.names)                                            0.261    49.499
n10269.in[0] (.names)                                            1.014    50.513
n10269.out[0] (.names)                                           0.261    50.774
n3004.in[0] (.names)                                             1.014    51.787
n3004.out[0] (.names)                                            0.261    52.048
n2212.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2212.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n9161.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9760.in[0] (.names)                                             1.014    19.917
n9760.out[0] (.names)                                            0.261    20.178
n10215.in[0] (.names)                                            1.014    21.192
n10215.out[0] (.names)                                           0.261    21.453
n10292.in[1] (.names)                                            1.014    22.467
n10292.out[0] (.names)                                           0.261    22.728
n10301.in[1] (.names)                                            1.014    23.742
n10301.out[0] (.names)                                           0.261    24.003
n10302.in[0] (.names)                                            1.014    25.016
n10302.out[0] (.names)                                           0.261    25.277
n10303.in[0] (.names)                                            1.014    26.291
n10303.out[0] (.names)                                           0.261    26.552
n10306.in[0] (.names)                                            1.014    27.566
n10306.out[0] (.names)                                           0.261    27.827
n2471.in[0] (.names)                                             1.014    28.841
n2471.out[0] (.names)                                            0.261    29.102
n10211.in[0] (.names)                                            1.014    30.116
n10211.out[0] (.names)                                           0.261    30.377
n10212.in[2] (.names)                                            1.014    31.390
n10212.out[0] (.names)                                           0.261    31.651
n10252.in[0] (.names)                                            1.014    32.665
n10252.out[0] (.names)                                           0.261    32.926
n9906.in[1] (.names)                                             1.014    33.940
n9906.out[0] (.names)                                            0.261    34.201
n10254.in[0] (.names)                                            1.014    35.215
n10254.out[0] (.names)                                           0.261    35.476
n10255.in[2] (.names)                                            1.014    36.490
n10255.out[0] (.names)                                           0.261    36.751
n10256.in[0] (.names)                                            1.014    37.765
n10256.out[0] (.names)                                           0.261    38.026
n9327.in[0] (.names)                                             1.014    39.039
n9327.out[0] (.names)                                            0.261    39.300
n10257.in[0] (.names)                                            1.014    40.314
n10257.out[0] (.names)                                           0.261    40.575
n10258.in[1] (.names)                                            1.014    41.589
n10258.out[0] (.names)                                           0.261    41.850
n10259.in[1] (.names)                                            1.014    42.864
n10259.out[0] (.names)                                           0.261    43.125
n10262.in[3] (.names)                                            1.014    44.139
n10262.out[0] (.names)                                           0.261    44.400
n10278.in[1] (.names)                                            1.014    45.413
n10278.out[0] (.names)                                           0.261    45.674
n10280.in[1] (.names)                                            1.014    46.688
n10280.out[0] (.names)                                           0.261    46.949
n10268.in[0] (.names)                                            1.014    47.963
n10268.out[0] (.names)                                           0.261    48.224
n9111.in[0] (.names)                                             1.014    49.238
n9111.out[0] (.names)                                            0.261    49.499
n9112.in[1] (.names)                                             1.014    50.513
n9112.out[0] (.names)                                            0.261    50.774
n9281.in[0] (.names)                                             1.014    51.787
n9281.out[0] (.names)                                            0.261    52.048
n9161.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9161.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n9992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n10264.in[0] (.names)                                            1.014    47.963
n10264.out[0] (.names)                                           0.261    48.224
n10265.in[1] (.names)                                            1.014    49.238
n10265.out[0] (.names)                                           0.261    49.499
n10045.in[0] (.names)                                            1.014    50.513
n10045.out[0] (.names)                                           0.261    50.774
n8209.in[1] (.names)                                             1.014    51.787
n8209.out[0] (.names)                                            0.261    52.048
n9992.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9992.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n4231.Q[0] (.latch clocked by pclk)
Endpoint  : n13830.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4231.clk[0] (.latch)                                            1.014     1.014
n4231.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4232.in[0] (.names)                                             1.014     2.070
n4232.out[0] (.names)                                            0.261     2.331
n4233.in[0] (.names)                                             1.014     3.344
n4233.out[0] (.names)                                            0.261     3.605
n14781.in[2] (.names)                                            1.014     4.619
n14781.out[0] (.names)                                           0.261     4.880
n14784.in[1] (.names)                                            1.014     5.894
n14784.out[0] (.names)                                           0.261     6.155
n14785.in[0] (.names)                                            1.014     7.169
n14785.out[0] (.names)                                           0.261     7.430
n14786.in[0] (.names)                                            1.014     8.444
n14786.out[0] (.names)                                           0.261     8.705
n14807.in[2] (.names)                                            1.014     9.719
n14807.out[0] (.names)                                           0.261     9.980
n13905.in[1] (.names)                                            1.014    10.993
n13905.out[0] (.names)                                           0.261    11.254
n14793.in[0] (.names)                                            1.014    12.268
n14793.out[0] (.names)                                           0.261    12.529
n14808.in[0] (.names)                                            1.014    13.543
n14808.out[0] (.names)                                           0.261    13.804
n14798.in[1] (.names)                                            1.014    14.818
n14798.out[0] (.names)                                           0.261    15.079
n2399.in[1] (.names)                                             1.014    16.093
n2399.out[0] (.names)                                            0.261    16.354
n13873.in[0] (.names)                                            1.014    17.367
n13873.out[0] (.names)                                           0.261    17.628
n13988.in[0] (.names)                                            1.014    18.642
n13988.out[0] (.names)                                           0.261    18.903
n14017.in[0] (.names)                                            1.014    19.917
n14017.out[0] (.names)                                           0.261    20.178
n14018.in[0] (.names)                                            1.014    21.192
n14018.out[0] (.names)                                           0.261    21.453
n14027.in[0] (.names)                                            1.014    22.467
n14027.out[0] (.names)                                           0.261    22.728
n14029.in[1] (.names)                                            1.014    23.742
n14029.out[0] (.names)                                           0.261    24.003
n14030.in[0] (.names)                                            1.014    25.016
n14030.out[0] (.names)                                           0.261    25.277
n14031.in[0] (.names)                                            1.014    26.291
n14031.out[0] (.names)                                           0.261    26.552
n14032.in[1] (.names)                                            1.014    27.566
n14032.out[0] (.names)                                           0.261    27.827
n14021.in[0] (.names)                                            1.014    28.841
n14021.out[0] (.names)                                           0.261    29.102
n14023.in[0] (.names)                                            1.014    30.116
n14023.out[0] (.names)                                           0.261    30.377
n14035.in[0] (.names)                                            1.014    31.390
n14035.out[0] (.names)                                           0.261    31.651
n14036.in[0] (.names)                                            1.014    32.665
n14036.out[0] (.names)                                           0.261    32.926
n13940.in[0] (.names)                                            1.014    33.940
n13940.out[0] (.names)                                           0.261    34.201
n13979.in[0] (.names)                                            1.014    35.215
n13979.out[0] (.names)                                           0.261    35.476
n13980.in[2] (.names)                                            1.014    36.490
n13980.out[0] (.names)                                           0.261    36.751
n13981.in[2] (.names)                                            1.014    37.765
n13981.out[0] (.names)                                           0.261    38.026
n13982.in[1] (.names)                                            1.014    39.039
n13982.out[0] (.names)                                           0.261    39.300
n14131.in[3] (.names)                                            1.014    40.314
n14131.out[0] (.names)                                           0.261    40.575
n14126.in[1] (.names)                                            1.014    41.589
n14126.out[0] (.names)                                           0.261    41.850
n14129.in[0] (.names)                                            1.014    42.864
n14129.out[0] (.names)                                           0.261    43.125
n13834.in[0] (.names)                                            1.014    44.139
n13834.out[0] (.names)                                           0.261    44.400
n14105.in[0] (.names)                                            1.014    45.413
n14105.out[0] (.names)                                           0.261    45.674
n14134.in[0] (.names)                                            1.014    46.688
n14134.out[0] (.names)                                           0.261    46.949
n14133.in[0] (.names)                                            1.014    47.963
n14133.out[0] (.names)                                           0.261    48.224
n14135.in[0] (.names)                                            1.014    49.238
n14135.out[0] (.names)                                           0.261    49.499
n14137.in[1] (.names)                                            1.014    50.513
n14137.out[0] (.names)                                           0.261    50.774
n13829.in[2] (.names)                                            1.014    51.787
n13829.out[0] (.names)                                           0.261    52.048
n13830.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13830.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n2659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n10264.in[0] (.names)                                            1.014    47.963
n10264.out[0] (.names)                                           0.261    48.224
n10265.in[1] (.names)                                            1.014    49.238
n10265.out[0] (.names)                                           0.261    49.499
n10266.in[0] (.names)                                            1.014    50.513
n10266.out[0] (.names)                                           0.261    50.774
n3034.in[1] (.names)                                             1.014    51.787
n3034.out[0] (.names)                                            0.261    52.048
n2659.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2659.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n10267.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n10264.in[0] (.names)                                            1.014    47.963
n10264.out[0] (.names)                                           0.261    48.224
n10265.in[1] (.names)                                            1.014    49.238
n10265.out[0] (.names)                                           0.261    49.499
n10266.in[0] (.names)                                            1.014    50.513
n10266.out[0] (.names)                                           0.261    50.774
n9852.in[0] (.names)                                             1.014    51.787
n9852.out[0] (.names)                                            0.261    52.048
n10267.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10267.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n9931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n10264.in[0] (.names)                                            1.014    47.963
n10264.out[0] (.names)                                           0.261    48.224
n10265.in[1] (.names)                                            1.014    49.238
n10265.out[0] (.names)                                           0.261    49.499
n10266.in[0] (.names)                                            1.014    50.513
n10266.out[0] (.names)                                           0.261    50.774
n9852.in[0] (.names)                                             1.014    51.787
n9852.out[0] (.names)                                            0.261    52.048
n9931.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9931.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n9853.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n10264.in[0] (.names)                                            1.014    47.963
n10264.out[0] (.names)                                           0.261    48.224
n10265.in[1] (.names)                                            1.014    49.238
n10265.out[0] (.names)                                           0.261    49.499
n10266.in[0] (.names)                                            1.014    50.513
n10266.out[0] (.names)                                           0.261    50.774
n9852.in[0] (.names)                                             1.014    51.787
n9852.out[0] (.names)                                            0.261    52.048
n9853.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9853.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n9793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n9791.in[2] (.names)                                             1.014    47.963
n9791.out[0] (.names)                                            0.261    48.224
n2069.in[1] (.names)                                             1.014    49.238
n2069.out[0] (.names)                                            0.261    49.499
n9794.in[0] (.names)                                             1.014    50.513
n9794.out[0] (.names)                                            0.261    50.774
n8204.in[1] (.names)                                             1.014    51.787
n8204.out[0] (.names)                                            0.261    52.048
n9793.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9793.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n2117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n9791.in[2] (.names)                                             1.014    47.963
n9791.out[0] (.names)                                            0.261    48.224
n2069.in[1] (.names)                                             1.014    49.238
n2069.out[0] (.names)                                            0.261    49.499
n9794.in[0] (.names)                                             1.014    50.513
n9794.out[0] (.names)                                            0.261    50.774
n8204.in[1] (.names)                                             1.014    51.787
n8204.out[0] (.names)                                            0.261    52.048
n2117.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2117.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n8259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n10316.in[0] (.names)                                            1.014    44.139
n10316.out[0] (.names)                                           0.261    44.400
n10309.in[1] (.names)                                            1.014    45.413
n10309.out[0] (.names)                                           0.261    45.674
n2986.in[0] (.names)                                             1.014    46.688
n2986.out[0] (.names)                                            0.261    46.949
n9791.in[2] (.names)                                             1.014    47.963
n9791.out[0] (.names)                                            0.261    48.224
n2069.in[1] (.names)                                             1.014    49.238
n2069.out[0] (.names)                                            0.261    49.499
n9794.in[0] (.names)                                             1.014    50.513
n9794.out[0] (.names)                                            0.261    50.774
n8258.in[0] (.names)                                             1.014    51.787
n8258.out[0] (.names)                                            0.261    52.048
n8259.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8259.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n2769.Q[0] (.latch clocked by pclk)
Endpoint  : n8481.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2769.clk[0] (.latch)                                            1.014     1.014
n2769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9582.in[0] (.names)                                             1.014     2.070
n9582.out[0] (.names)                                            0.261     2.331
n9527.in[0] (.names)                                             1.014     3.344
n9527.out[0] (.names)                                            0.261     3.605
n9367.in[0] (.names)                                             1.014     4.619
n9367.out[0] (.names)                                            0.261     4.880
n9490.in[0] (.names)                                             1.014     5.894
n9490.out[0] (.names)                                            0.261     6.155
n9492.in[0] (.names)                                             1.014     7.169
n9492.out[0] (.names)                                            0.261     7.430
n9358.in[1] (.names)                                             1.014     8.444
n9358.out[0] (.names)                                            0.261     8.705
n9432.in[2] (.names)                                             1.014     9.719
n9432.out[0] (.names)                                            0.261     9.980
n9447.in[2] (.names)                                             1.014    10.993
n9447.out[0] (.names)                                            0.261    11.254
n9745.in[2] (.names)                                             1.014    12.268
n9745.out[0] (.names)                                            0.261    12.529
n9752.in[0] (.names)                                             1.014    13.543
n9752.out[0] (.names)                                            0.261    13.804
n9753.in[0] (.names)                                             1.014    14.818
n9753.out[0] (.names)                                            0.261    15.079
n9756.in[3] (.names)                                             1.014    16.093
n9756.out[0] (.names)                                            0.261    16.354
n9757.in[0] (.names)                                             1.014    17.367
n9757.out[0] (.names)                                            0.261    17.628
n9759.in[1] (.names)                                             1.014    18.642
n9759.out[0] (.names)                                            0.261    18.903
n9762.in[0] (.names)                                             1.014    19.917
n9762.out[0] (.names)                                            0.261    20.178
n9761.in[1] (.names)                                             1.014    21.192
n9761.out[0] (.names)                                            0.261    21.453
n9684.in[0] (.names)                                             1.014    22.467
n9684.out[0] (.names)                                            0.261    22.728
n2591.in[0] (.names)                                             1.014    23.742
n2591.out[0] (.names)                                            0.261    24.003
n9690.in[0] (.names)                                             1.014    25.016
n9690.out[0] (.names)                                            0.261    25.277
n9722.in[1] (.names)                                             1.014    26.291
n9722.out[0] (.names)                                            0.261    26.552
n2317.in[0] (.names)                                             1.014    27.566
n2317.out[0] (.names)                                            0.261    27.827
n9732.in[0] (.names)                                             1.014    28.841
n9732.out[0] (.names)                                            0.261    29.102
n9784.in[2] (.names)                                             1.014    30.116
n9784.out[0] (.names)                                            0.261    30.377
n9104.in[1] (.names)                                             1.014    31.390
n9104.out[0] (.names)                                            0.261    31.651
n9726.in[0] (.names)                                             1.014    32.665
n9726.out[0] (.names)                                            0.261    32.926
n8218.in[0] (.names)                                             1.014    33.940
n8218.out[0] (.names)                                            0.261    34.201
n9725.in[0] (.names)                                             1.014    35.215
n9725.out[0] (.names)                                            0.261    35.476
n8158.in[1] (.names)                                             1.014    36.490
n8158.out[0] (.names)                                            0.261    36.751
n8993.in[0] (.names)                                             1.014    37.765
n8993.out[0] (.names)                                            0.261    38.026
n9727.in[0] (.names)                                             1.014    39.039
n9727.out[0] (.names)                                            0.261    39.300
n9803.in[0] (.names)                                             1.014    40.314
n9803.out[0] (.names)                                            0.261    40.575
n9946.in[2] (.names)                                             1.014    41.589
n9946.out[0] (.names)                                            0.261    41.850
n9292.in[2] (.names)                                             1.014    42.864
n9292.out[0] (.names)                                            0.261    43.125
n9953.in[0] (.names)                                             1.014    44.139
n9953.out[0] (.names)                                            0.261    44.400
n9956.in[1] (.names)                                             1.014    45.413
n9956.out[0] (.names)                                            0.261    45.674
n9954.in[0] (.names)                                             1.014    46.688
n9954.out[0] (.names)                                            0.261    46.949
n9955.in[2] (.names)                                             1.014    47.963
n9955.out[0] (.names)                                            0.261    48.224
n9957.in[2] (.names)                                             1.014    49.238
n9957.out[0] (.names)                                            0.261    49.499
n8213.in[0] (.names)                                             1.014    50.513
n8213.out[0] (.names)                                            0.261    50.774
n9316.in[0] (.names)                                             1.014    51.787
n9316.out[0] (.names)                                            0.261    52.048
n8481.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8481.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n13554.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8338.in[1] (.names)                                             1.014    19.917
n8338.out[0] (.names)                                            0.261    20.178
n8339.in[2] (.names)                                             1.014    21.192
n8339.out[0] (.names)                                            0.261    21.453
n2885.in[1] (.names)                                             1.014    22.467
n2885.out[0] (.names)                                            0.261    22.728
n12465.in[0] (.names)                                            1.014    23.742
n12465.out[0] (.names)                                           0.261    24.003
n12466.in[0] (.names)                                            1.014    25.016
n12466.out[0] (.names)                                           0.261    25.277
n12467.in[0] (.names)                                            1.014    26.291
n12467.out[0] (.names)                                           0.261    26.552
n12479.in[0] (.names)                                            1.014    27.566
n12479.out[0] (.names)                                           0.261    27.827
n12444.in[0] (.names)                                            1.014    28.841
n12444.out[0] (.names)                                           0.261    29.102
n12480.in[0] (.names)                                            1.014    30.116
n12480.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n2361.in[0] (.names)                                             1.014    32.665
n2361.out[0] (.names)                                            0.261    32.926
n12508.in[1] (.names)                                            1.014    33.940
n12508.out[0] (.names)                                           0.261    34.201
n12654.in[0] (.names)                                            1.014    35.215
n12654.out[0] (.names)                                           0.261    35.476
n2263.in[0] (.names)                                             1.014    36.490
n2263.out[0] (.names)                                            0.261    36.751
n12656.in[0] (.names)                                            1.014    37.765
n12656.out[0] (.names)                                           0.261    38.026
n13150.in[3] (.names)                                            1.014    39.039
n13150.out[0] (.names)                                           0.261    39.300
n13152.in[0] (.names)                                            1.014    40.314
n13152.out[0] (.names)                                           0.261    40.575
n8157.in[2] (.names)                                             1.014    41.589
n8157.out[0] (.names)                                            0.261    41.850
n13128.in[0] (.names)                                            1.014    42.864
n13128.out[0] (.names)                                           0.261    43.125
n13129.in[0] (.names)                                            1.014    44.139
n13129.out[0] (.names)                                           0.261    44.400
n13131.in[1] (.names)                                            1.014    45.413
n13131.out[0] (.names)                                           0.261    45.674
n13552.in[0] (.names)                                            1.014    46.688
n13552.out[0] (.names)                                           0.261    46.949
n12398.in[2] (.names)                                            1.014    47.963
n12398.out[0] (.names)                                           0.261    48.224
n10364.in[0] (.names)                                            1.014    49.238
n10364.out[0] (.names)                                           0.261    49.499
n13231.in[2] (.names)                                            1.014    50.513
n13231.out[0] (.names)                                           0.261    50.774
n10320.in[0] (.names)                                            1.014    51.787
n10320.out[0] (.names)                                           0.261    52.048
n13554.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13554.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n8480.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8338.in[1] (.names)                                             1.014    19.917
n8338.out[0] (.names)                                            0.261    20.178
n8339.in[2] (.names)                                             1.014    21.192
n8339.out[0] (.names)                                            0.261    21.453
n2885.in[1] (.names)                                             1.014    22.467
n2885.out[0] (.names)                                            0.261    22.728
n8352.in[1] (.names)                                             1.014    23.742
n8352.out[0] (.names)                                            0.261    24.003
n8356.in[1] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8357.in[0] (.names)                                             1.014    26.291
n8357.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8359.in[0] (.names)                                             1.014    28.841
n8359.out[0] (.names)                                            0.261    29.102
n8362.in[0] (.names)                                             1.014    30.116
n8362.out[0] (.names)                                            0.261    30.377
n8364.in[0] (.names)                                             1.014    31.390
n8364.out[0] (.names)                                            0.261    31.651
n8268.in[1] (.names)                                             1.014    32.665
n8268.out[0] (.names)                                            0.261    32.926
n8403.in[2] (.names)                                             1.014    33.940
n8403.out[0] (.names)                                            0.261    34.201
n8383.in[0] (.names)                                             1.014    35.215
n8383.out[0] (.names)                                            0.261    35.476
n2280.in[0] (.names)                                             1.014    36.490
n2280.out[0] (.names)                                            0.261    36.751
n8447.in[3] (.names)                                             1.014    37.765
n8447.out[0] (.names)                                            0.261    38.026
n8453.in[1] (.names)                                             1.014    39.039
n8453.out[0] (.names)                                            0.261    39.300
n8455.in[0] (.names)                                             1.014    40.314
n8455.out[0] (.names)                                            0.261    40.575
n8470.in[0] (.names)                                             1.014    41.589
n8470.out[0] (.names)                                            0.261    41.850
n8140.in[3] (.names)                                             1.014    42.864
n8140.out[0] (.names)                                            0.261    43.125
n8479.in[2] (.names)                                             1.014    44.139
n8479.out[0] (.names)                                            0.261    44.400
n8265.in[2] (.names)                                             1.014    45.413
n8265.out[0] (.names)                                            0.261    45.674
n8475.in[0] (.names)                                             1.014    46.688
n8475.out[0] (.names)                                            0.261    46.949
n8471.in[0] (.names)                                             1.014    47.963
n8471.out[0] (.names)                                            0.261    48.224
n8473.in[1] (.names)                                             1.014    49.238
n8473.out[0] (.names)                                            0.261    49.499
n8474.in[1] (.names)                                             1.014    50.513
n8474.out[0] (.names)                                            0.261    50.774
n8272.in[0] (.names)                                             1.014    51.787
n8272.out[0] (.names)                                            0.261    52.048
n8480.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8480.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n2066.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8338.in[1] (.names)                                             1.014    19.917
n8338.out[0] (.names)                                            0.261    20.178
n8339.in[2] (.names)                                             1.014    21.192
n8339.out[0] (.names)                                            0.261    21.453
n2885.in[1] (.names)                                             1.014    22.467
n2885.out[0] (.names)                                            0.261    22.728
n8352.in[1] (.names)                                             1.014    23.742
n8352.out[0] (.names)                                            0.261    24.003
n8356.in[1] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8357.in[0] (.names)                                             1.014    26.291
n8357.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8359.in[0] (.names)                                             1.014    28.841
n8359.out[0] (.names)                                            0.261    29.102
n8362.in[0] (.names)                                             1.014    30.116
n8362.out[0] (.names)                                            0.261    30.377
n8364.in[0] (.names)                                             1.014    31.390
n8364.out[0] (.names)                                            0.261    31.651
n8268.in[1] (.names)                                             1.014    32.665
n8268.out[0] (.names)                                            0.261    32.926
n8403.in[2] (.names)                                             1.014    33.940
n8403.out[0] (.names)                                            0.261    34.201
n8383.in[0] (.names)                                             1.014    35.215
n8383.out[0] (.names)                                            0.261    35.476
n2280.in[0] (.names)                                             1.014    36.490
n2280.out[0] (.names)                                            0.261    36.751
n8447.in[3] (.names)                                             1.014    37.765
n8447.out[0] (.names)                                            0.261    38.026
n8453.in[1] (.names)                                             1.014    39.039
n8453.out[0] (.names)                                            0.261    39.300
n8455.in[0] (.names)                                             1.014    40.314
n8455.out[0] (.names)                                            0.261    40.575
n8470.in[0] (.names)                                             1.014    41.589
n8470.out[0] (.names)                                            0.261    41.850
n8140.in[3] (.names)                                             1.014    42.864
n8140.out[0] (.names)                                            0.261    43.125
n8479.in[2] (.names)                                             1.014    44.139
n8479.out[0] (.names)                                            0.261    44.400
n8265.in[2] (.names)                                             1.014    45.413
n8265.out[0] (.names)                                            0.261    45.674
n8475.in[0] (.names)                                             1.014    46.688
n8475.out[0] (.names)                                            0.261    46.949
n8471.in[0] (.names)                                             1.014    47.963
n8471.out[0] (.names)                                            0.261    48.224
n8473.in[1] (.names)                                             1.014    49.238
n8473.out[0] (.names)                                            0.261    49.499
n8474.in[1] (.names)                                             1.014    50.513
n8474.out[0] (.names)                                            0.261    50.774
n8272.in[0] (.names)                                             1.014    51.787
n8272.out[0] (.names)                                            0.261    52.048
n2066.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2066.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n8313.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8338.in[1] (.names)                                             1.014    19.917
n8338.out[0] (.names)                                            0.261    20.178
n8339.in[2] (.names)                                             1.014    21.192
n8339.out[0] (.names)                                            0.261    21.453
n2885.in[1] (.names)                                             1.014    22.467
n2885.out[0] (.names)                                            0.261    22.728
n8352.in[1] (.names)                                             1.014    23.742
n8352.out[0] (.names)                                            0.261    24.003
n8356.in[1] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8357.in[0] (.names)                                             1.014    26.291
n8357.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8359.in[0] (.names)                                             1.014    28.841
n8359.out[0] (.names)                                            0.261    29.102
n8362.in[0] (.names)                                             1.014    30.116
n8362.out[0] (.names)                                            0.261    30.377
n8364.in[0] (.names)                                             1.014    31.390
n8364.out[0] (.names)                                            0.261    31.651
n8268.in[1] (.names)                                             1.014    32.665
n8268.out[0] (.names)                                            0.261    32.926
n8403.in[2] (.names)                                             1.014    33.940
n8403.out[0] (.names)                                            0.261    34.201
n8383.in[0] (.names)                                             1.014    35.215
n8383.out[0] (.names)                                            0.261    35.476
n2280.in[0] (.names)                                             1.014    36.490
n2280.out[0] (.names)                                            0.261    36.751
n8447.in[3] (.names)                                             1.014    37.765
n8447.out[0] (.names)                                            0.261    38.026
n8453.in[1] (.names)                                             1.014    39.039
n8453.out[0] (.names)                                            0.261    39.300
n8455.in[0] (.names)                                             1.014    40.314
n8455.out[0] (.names)                                            0.261    40.575
n8470.in[0] (.names)                                             1.014    41.589
n8470.out[0] (.names)                                            0.261    41.850
n8140.in[3] (.names)                                             1.014    42.864
n8140.out[0] (.names)                                            0.261    43.125
n8479.in[2] (.names)                                             1.014    44.139
n8479.out[0] (.names)                                            0.261    44.400
n8265.in[2] (.names)                                             1.014    45.413
n8265.out[0] (.names)                                            0.261    45.674
n8475.in[0] (.names)                                             1.014    46.688
n8475.out[0] (.names)                                            0.261    46.949
n8471.in[0] (.names)                                             1.014    47.963
n8471.out[0] (.names)                                            0.261    48.224
n8473.in[1] (.names)                                             1.014    49.238
n8473.out[0] (.names)                                            0.261    49.499
n8474.in[1] (.names)                                             1.014    50.513
n8474.out[0] (.names)                                            0.261    50.774
n8312.in[0] (.names)                                             1.014    51.787
n8312.out[0] (.names)                                            0.261    52.048
n8313.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8313.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n8765.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8338.in[1] (.names)                                             1.014    19.917
n8338.out[0] (.names)                                            0.261    20.178
n8339.in[2] (.names)                                             1.014    21.192
n8339.out[0] (.names)                                            0.261    21.453
n2885.in[1] (.names)                                             1.014    22.467
n2885.out[0] (.names)                                            0.261    22.728
n8352.in[1] (.names)                                             1.014    23.742
n8352.out[0] (.names)                                            0.261    24.003
n8356.in[1] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8357.in[0] (.names)                                             1.014    26.291
n8357.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8359.in[0] (.names)                                             1.014    28.841
n8359.out[0] (.names)                                            0.261    29.102
n8362.in[0] (.names)                                             1.014    30.116
n8362.out[0] (.names)                                            0.261    30.377
n8364.in[0] (.names)                                             1.014    31.390
n8364.out[0] (.names)                                            0.261    31.651
n8268.in[1] (.names)                                             1.014    32.665
n8268.out[0] (.names)                                            0.261    32.926
n8403.in[2] (.names)                                             1.014    33.940
n8403.out[0] (.names)                                            0.261    34.201
n8383.in[0] (.names)                                             1.014    35.215
n8383.out[0] (.names)                                            0.261    35.476
n8385.in[0] (.names)                                             1.014    36.490
n8385.out[0] (.names)                                            0.261    36.751
n8386.in[0] (.names)                                             1.014    37.765
n8386.out[0] (.names)                                            0.261    38.026
n8829.in[3] (.names)                                             1.014    39.039
n8829.out[0] (.names)                                            0.261    39.300
n8291.in[0] (.names)                                             1.014    40.314
n8291.out[0] (.names)                                            0.261    40.575
n8671.in[1] (.names)                                             1.014    41.589
n8671.out[0] (.names)                                            0.261    41.850
n8758.in[0] (.names)                                             1.014    42.864
n8758.out[0] (.names)                                            0.261    43.125
n8759.in[0] (.names)                                             1.014    44.139
n8759.out[0] (.names)                                            0.261    44.400
n8760.in[0] (.names)                                             1.014    45.413
n8760.out[0] (.names)                                            0.261    45.674
n8762.in[3] (.names)                                             1.014    46.688
n8762.out[0] (.names)                                            0.261    46.949
n8764.in[1] (.names)                                             1.014    47.963
n8764.out[0] (.names)                                            0.261    48.224
n2836.in[0] (.names)                                             1.014    49.238
n2836.out[0] (.names)                                            0.261    49.499
n8153.in[0] (.names)                                             1.014    50.513
n8153.out[0] (.names)                                            0.261    50.774
n8309.in[0] (.names)                                             1.014    51.787
n8309.out[0] (.names)                                            0.261    52.048
n8765.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8765.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n2626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8338.in[1] (.names)                                             1.014    19.917
n8338.out[0] (.names)                                            0.261    20.178
n8339.in[2] (.names)                                             1.014    21.192
n8339.out[0] (.names)                                            0.261    21.453
n2885.in[1] (.names)                                             1.014    22.467
n2885.out[0] (.names)                                            0.261    22.728
n8352.in[1] (.names)                                             1.014    23.742
n8352.out[0] (.names)                                            0.261    24.003
n8356.in[1] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8357.in[0] (.names)                                             1.014    26.291
n8357.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8359.in[0] (.names)                                             1.014    28.841
n8359.out[0] (.names)                                            0.261    29.102
n8362.in[0] (.names)                                             1.014    30.116
n8362.out[0] (.names)                                            0.261    30.377
n8364.in[0] (.names)                                             1.014    31.390
n8364.out[0] (.names)                                            0.261    31.651
n8268.in[1] (.names)                                             1.014    32.665
n8268.out[0] (.names)                                            0.261    32.926
n8403.in[2] (.names)                                             1.014    33.940
n8403.out[0] (.names)                                            0.261    34.201
n8383.in[0] (.names)                                             1.014    35.215
n8383.out[0] (.names)                                            0.261    35.476
n8385.in[0] (.names)                                             1.014    36.490
n8385.out[0] (.names)                                            0.261    36.751
n8386.in[0] (.names)                                             1.014    37.765
n8386.out[0] (.names)                                            0.261    38.026
n8829.in[3] (.names)                                             1.014    39.039
n8829.out[0] (.names)                                            0.261    39.300
n8291.in[0] (.names)                                             1.014    40.314
n8291.out[0] (.names)                                            0.261    40.575
n8671.in[1] (.names)                                             1.014    41.589
n8671.out[0] (.names)                                            0.261    41.850
n8758.in[0] (.names)                                             1.014    42.864
n8758.out[0] (.names)                                            0.261    43.125
n8759.in[0] (.names)                                             1.014    44.139
n8759.out[0] (.names)                                            0.261    44.400
n8760.in[0] (.names)                                             1.014    45.413
n8760.out[0] (.names)                                            0.261    45.674
n8762.in[3] (.names)                                             1.014    46.688
n8762.out[0] (.names)                                            0.261    46.949
n8764.in[1] (.names)                                             1.014    47.963
n8764.out[0] (.names)                                            0.261    48.224
n2836.in[0] (.names)                                             1.014    49.238
n2836.out[0] (.names)                                            0.261    49.499
n8153.in[0] (.names)                                             1.014    50.513
n8153.out[0] (.names)                                            0.261    50.774
n8309.in[0] (.names)                                             1.014    51.787
n8309.out[0] (.names)                                            0.261    52.048
n2626.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2626.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n2435.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n9007.in[2] (.names)                                             1.014    17.367
n9007.out[0] (.names)                                            0.261    17.628
n8891.in[0] (.names)                                             1.014    18.642
n8891.out[0] (.names)                                            0.261    18.903
n9000.in[2] (.names)                                             1.014    19.917
n9000.out[0] (.names)                                            0.261    20.178
n2002.in[1] (.names)                                             1.014    21.192
n2002.out[0] (.names)                                            0.261    21.453
n9002.in[0] (.names)                                             1.014    22.467
n9002.out[0] (.names)                                            0.261    22.728
n9003.in[0] (.names)                                             1.014    23.742
n9003.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n17867.in[2] (.names)                                            1.014    26.291
n17867.out[0] (.names)                                           0.261    26.552
n17697.in[1] (.names)                                            1.014    27.566
n17697.out[0] (.names)                                           0.261    27.827
n17929.in[0] (.names)                                            1.014    28.841
n17929.out[0] (.names)                                           0.261    29.102
n17557.in[1] (.names)                                            1.014    30.116
n17557.out[0] (.names)                                           0.261    30.377
n17449.in[2] (.names)                                            1.014    31.390
n17449.out[0] (.names)                                           0.261    31.651
n17506.in[1] (.names)                                            1.014    32.665
n17506.out[0] (.names)                                           0.261    32.926
n2326.in[1] (.names)                                             1.014    33.940
n2326.out[0] (.names)                                            0.261    34.201
n18000.in[1] (.names)                                            1.014    35.215
n18000.out[0] (.names)                                           0.261    35.476
n17584.in[2] (.names)                                            1.014    36.490
n17584.out[0] (.names)                                           0.261    36.751
n2930.in[1] (.names)                                             1.014    37.765
n2930.out[0] (.names)                                            0.261    38.026
n18002.in[0] (.names)                                            1.014    39.039
n18002.out[0] (.names)                                           0.261    39.300
n18003.in[0] (.names)                                            1.014    40.314
n18003.out[0] (.names)                                           0.261    40.575
n18007.in[1] (.names)                                            1.014    41.589
n18007.out[0] (.names)                                           0.261    41.850
n18009.in[1] (.names)                                            1.014    42.864
n18009.out[0] (.names)                                           0.261    43.125
n17991.in[0] (.names)                                            1.014    44.139
n17991.out[0] (.names)                                           0.261    44.400
n18012.in[0] (.names)                                            1.014    45.413
n18012.out[0] (.names)                                           0.261    45.674
n18013.in[2] (.names)                                            1.014    46.688
n18013.out[0] (.names)                                           0.261    46.949
n16855.in[1] (.names)                                            1.014    47.963
n16855.out[0] (.names)                                           0.261    48.224
n15503.in[0] (.names)                                            1.014    49.238
n15503.out[0] (.names)                                           0.261    49.499
n18014.in[0] (.names)                                            1.014    50.513
n18014.out[0] (.names)                                           0.261    50.774
n15510.in[0] (.names)                                            1.014    51.787
n15510.out[0] (.names)                                           0.261    52.048
n2435.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2435.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n17635.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n9007.in[2] (.names)                                             1.014    17.367
n9007.out[0] (.names)                                            0.261    17.628
n8891.in[0] (.names)                                             1.014    18.642
n8891.out[0] (.names)                                            0.261    18.903
n9000.in[2] (.names)                                             1.014    19.917
n9000.out[0] (.names)                                            0.261    20.178
n2002.in[1] (.names)                                             1.014    21.192
n2002.out[0] (.names)                                            0.261    21.453
n9002.in[0] (.names)                                             1.014    22.467
n9002.out[0] (.names)                                            0.261    22.728
n9003.in[0] (.names)                                             1.014    23.742
n9003.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n17867.in[2] (.names)                                            1.014    26.291
n17867.out[0] (.names)                                           0.261    26.552
n17697.in[1] (.names)                                            1.014    27.566
n17697.out[0] (.names)                                           0.261    27.827
n17929.in[0] (.names)                                            1.014    28.841
n17929.out[0] (.names)                                           0.261    29.102
n17557.in[1] (.names)                                            1.014    30.116
n17557.out[0] (.names)                                           0.261    30.377
n17558.in[0] (.names)                                            1.014    31.390
n17558.out[0] (.names)                                           0.261    31.651
n17540.in[2] (.names)                                            1.014    32.665
n17540.out[0] (.names)                                           0.261    32.926
n17559.in[0] (.names)                                            1.014    33.940
n17559.out[0] (.names)                                           0.261    34.201
n17560.in[0] (.names)                                            1.014    35.215
n17560.out[0] (.names)                                           0.261    35.476
n17716.in[1] (.names)                                            1.014    36.490
n17716.out[0] (.names)                                           0.261    36.751
n17445.in[1] (.names)                                            1.014    37.765
n17445.out[0] (.names)                                           0.261    38.026
n17447.in[1] (.names)                                            1.014    39.039
n17447.out[0] (.names)                                           0.261    39.300
n17452.in[2] (.names)                                            1.014    40.314
n17452.out[0] (.names)                                           0.261    40.575
n17453.in[0] (.names)                                            1.014    41.589
n17453.out[0] (.names)                                           0.261    41.850
n17413.in[1] (.names)                                            1.014    42.864
n17413.out[0] (.names)                                           0.261    43.125
n17415.in[1] (.names)                                            1.014    44.139
n17415.out[0] (.names)                                           0.261    44.400
n17457.in[0] (.names)                                            1.014    45.413
n17457.out[0] (.names)                                           0.261    45.674
n17423.in[0] (.names)                                            1.014    46.688
n17423.out[0] (.names)                                           0.261    46.949
n17424.in[3] (.names)                                            1.014    47.963
n17424.out[0] (.names)                                           0.261    48.224
n17425.in[1] (.names)                                            1.014    49.238
n17425.out[0] (.names)                                           0.261    49.499
n17455.in[2] (.names)                                            1.014    50.513
n17455.out[0] (.names)                                           0.261    50.774
n17343.in[0] (.names)                                            1.014    51.787
n17343.out[0] (.names)                                           0.261    52.048
n17635.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17635.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n17448.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n9007.in[2] (.names)                                             1.014    17.367
n9007.out[0] (.names)                                            0.261    17.628
n8891.in[0] (.names)                                             1.014    18.642
n8891.out[0] (.names)                                            0.261    18.903
n9000.in[2] (.names)                                             1.014    19.917
n9000.out[0] (.names)                                            0.261    20.178
n2002.in[1] (.names)                                             1.014    21.192
n2002.out[0] (.names)                                            0.261    21.453
n9002.in[0] (.names)                                             1.014    22.467
n9002.out[0] (.names)                                            0.261    22.728
n9003.in[0] (.names)                                             1.014    23.742
n9003.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n17867.in[2] (.names)                                            1.014    26.291
n17867.out[0] (.names)                                           0.261    26.552
n17697.in[1] (.names)                                            1.014    27.566
n17697.out[0] (.names)                                           0.261    27.827
n17929.in[0] (.names)                                            1.014    28.841
n17929.out[0] (.names)                                           0.261    29.102
n17557.in[1] (.names)                                            1.014    30.116
n17557.out[0] (.names)                                           0.261    30.377
n17558.in[0] (.names)                                            1.014    31.390
n17558.out[0] (.names)                                           0.261    31.651
n17540.in[2] (.names)                                            1.014    32.665
n17540.out[0] (.names)                                           0.261    32.926
n17559.in[0] (.names)                                            1.014    33.940
n17559.out[0] (.names)                                           0.261    34.201
n17560.in[0] (.names)                                            1.014    35.215
n17560.out[0] (.names)                                           0.261    35.476
n17716.in[1] (.names)                                            1.014    36.490
n17716.out[0] (.names)                                           0.261    36.751
n17445.in[1] (.names)                                            1.014    37.765
n17445.out[0] (.names)                                           0.261    38.026
n17447.in[1] (.names)                                            1.014    39.039
n17447.out[0] (.names)                                           0.261    39.300
n17452.in[2] (.names)                                            1.014    40.314
n17452.out[0] (.names)                                           0.261    40.575
n17453.in[0] (.names)                                            1.014    41.589
n17453.out[0] (.names)                                           0.261    41.850
n17413.in[1] (.names)                                            1.014    42.864
n17413.out[0] (.names)                                           0.261    43.125
n17415.in[1] (.names)                                            1.014    44.139
n17415.out[0] (.names)                                           0.261    44.400
n17457.in[0] (.names)                                            1.014    45.413
n17457.out[0] (.names)                                           0.261    45.674
n17423.in[0] (.names)                                            1.014    46.688
n17423.out[0] (.names)                                           0.261    46.949
n17424.in[3] (.names)                                            1.014    47.963
n17424.out[0] (.names)                                           0.261    48.224
n17425.in[1] (.names)                                            1.014    49.238
n17425.out[0] (.names)                                           0.261    49.499
n17455.in[2] (.names)                                            1.014    50.513
n17455.out[0] (.names)                                           0.261    50.774
n17343.in[0] (.names)                                            1.014    51.787
n17343.out[0] (.names)                                           0.261    52.048
n17448.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17448.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n17344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n9007.in[2] (.names)                                             1.014    17.367
n9007.out[0] (.names)                                            0.261    17.628
n8891.in[0] (.names)                                             1.014    18.642
n8891.out[0] (.names)                                            0.261    18.903
n9000.in[2] (.names)                                             1.014    19.917
n9000.out[0] (.names)                                            0.261    20.178
n2002.in[1] (.names)                                             1.014    21.192
n2002.out[0] (.names)                                            0.261    21.453
n9002.in[0] (.names)                                             1.014    22.467
n9002.out[0] (.names)                                            0.261    22.728
n9003.in[0] (.names)                                             1.014    23.742
n9003.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n17867.in[2] (.names)                                            1.014    26.291
n17867.out[0] (.names)                                           0.261    26.552
n17697.in[1] (.names)                                            1.014    27.566
n17697.out[0] (.names)                                           0.261    27.827
n17929.in[0] (.names)                                            1.014    28.841
n17929.out[0] (.names)                                           0.261    29.102
n17557.in[1] (.names)                                            1.014    30.116
n17557.out[0] (.names)                                           0.261    30.377
n17558.in[0] (.names)                                            1.014    31.390
n17558.out[0] (.names)                                           0.261    31.651
n17540.in[2] (.names)                                            1.014    32.665
n17540.out[0] (.names)                                           0.261    32.926
n17559.in[0] (.names)                                            1.014    33.940
n17559.out[0] (.names)                                           0.261    34.201
n17560.in[0] (.names)                                            1.014    35.215
n17560.out[0] (.names)                                           0.261    35.476
n17716.in[1] (.names)                                            1.014    36.490
n17716.out[0] (.names)                                           0.261    36.751
n17445.in[1] (.names)                                            1.014    37.765
n17445.out[0] (.names)                                           0.261    38.026
n17447.in[1] (.names)                                            1.014    39.039
n17447.out[0] (.names)                                           0.261    39.300
n17452.in[2] (.names)                                            1.014    40.314
n17452.out[0] (.names)                                           0.261    40.575
n17453.in[0] (.names)                                            1.014    41.589
n17453.out[0] (.names)                                           0.261    41.850
n17413.in[1] (.names)                                            1.014    42.864
n17413.out[0] (.names)                                           0.261    43.125
n17415.in[1] (.names)                                            1.014    44.139
n17415.out[0] (.names)                                           0.261    44.400
n17457.in[0] (.names)                                            1.014    45.413
n17457.out[0] (.names)                                           0.261    45.674
n17423.in[0] (.names)                                            1.014    46.688
n17423.out[0] (.names)                                           0.261    46.949
n17424.in[3] (.names)                                            1.014    47.963
n17424.out[0] (.names)                                           0.261    48.224
n17425.in[1] (.names)                                            1.014    49.238
n17425.out[0] (.names)                                           0.261    49.499
n17455.in[2] (.names)                                            1.014    50.513
n17455.out[0] (.names)                                           0.261    50.774
n17343.in[0] (.names)                                            1.014    51.787
n17343.out[0] (.names)                                           0.261    52.048
n17344.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17344.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n8857.Q[0] (.latch clocked by pclk)
Endpoint  : n8308.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8857.clk[0] (.latch)                                            1.014     1.014
n8857.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8858.in[0] (.names)                                             1.014     2.070
n8858.out[0] (.names)                                            0.261     2.331
n8861.in[2] (.names)                                             1.014     3.344
n8861.out[0] (.names)                                            0.261     3.605
n8853.in[2] (.names)                                             1.014     4.619
n8853.out[0] (.names)                                            0.261     4.880
n2187.in[0] (.names)                                             1.014     5.894
n2187.out[0] (.names)                                            0.261     6.155
n8621.in[1] (.names)                                             1.014     7.169
n8621.out[0] (.names)                                            0.261     7.430
n8626.in[3] (.names)                                             1.014     8.444
n8626.out[0] (.names)                                            0.261     8.705
n8623.in[0] (.names)                                             1.014     9.719
n8623.out[0] (.names)                                            0.261     9.980
n8630.in[1] (.names)                                             1.014    10.993
n8630.out[0] (.names)                                            0.261    11.254
n8636.in[1] (.names)                                             1.014    12.268
n8636.out[0] (.names)                                            0.261    12.529
n8628.in[1] (.names)                                             1.014    13.543
n8628.out[0] (.names)                                            0.261    13.804
n8631.in[0] (.names)                                             1.014    14.818
n8631.out[0] (.names)                                            0.261    15.079
n8620.in[0] (.names)                                             1.014    16.093
n8620.out[0] (.names)                                            0.261    16.354
n8622.in[0] (.names)                                             1.014    17.367
n8622.out[0] (.names)                                            0.261    17.628
n8618.in[1] (.names)                                             1.014    18.642
n8618.out[0] (.names)                                            0.261    18.903
n8633.in[0] (.names)                                             1.014    19.917
n8633.out[0] (.names)                                            0.261    20.178
n8634.in[0] (.names)                                             1.014    21.192
n8634.out[0] (.names)                                            0.261    21.453
n2529.in[2] (.names)                                             1.014    22.467
n2529.out[0] (.names)                                            0.261    22.728
n8741.in[0] (.names)                                             1.014    23.742
n8741.out[0] (.names)                                            0.261    24.003
n8742.in[0] (.names)                                             1.014    25.016
n8742.out[0] (.names)                                            0.261    25.277
n8746.in[0] (.names)                                             1.014    26.291
n8746.out[0] (.names)                                            0.261    26.552
n8738.in[0] (.names)                                             1.014    27.566
n8738.out[0] (.names)                                            0.261    27.827
n8739.in[0] (.names)                                             1.014    28.841
n8739.out[0] (.names)                                            0.261    29.102
n8744.in[2] (.names)                                             1.014    30.116
n8744.out[0] (.names)                                            0.261    30.377
n8745.in[0] (.names)                                             1.014    31.390
n8745.out[0] (.names)                                            0.261    31.651
n8747.in[0] (.names)                                             1.014    32.665
n8747.out[0] (.names)                                            0.261    32.926
n8748.in[0] (.names)                                             1.014    33.940
n8748.out[0] (.names)                                            0.261    34.201
n8756.in[1] (.names)                                             1.014    35.215
n8756.out[0] (.names)                                            0.261    35.476
n8757.in[1] (.names)                                             1.014    36.490
n8757.out[0] (.names)                                            0.261    36.751
n8749.in[0] (.names)                                             1.014    37.765
n8749.out[0] (.names)                                            0.261    38.026
n8607.in[0] (.names)                                             1.014    39.039
n8607.out[0] (.names)                                            0.261    39.300
n8562.in[1] (.names)                                             1.014    40.314
n8562.out[0] (.names)                                            0.261    40.575
n8988.in[1] (.names)                                             1.014    41.589
n8988.out[0] (.names)                                            0.261    41.850
n8994.in[2] (.names)                                             1.014    42.864
n8994.out[0] (.names)                                            0.261    43.125
n8924.in[0] (.names)                                             1.014    44.139
n8924.out[0] (.names)                                            0.261    44.400
n8986.in[0] (.names)                                             1.014    45.413
n8986.out[0] (.names)                                            0.261    45.674
n8987.in[2] (.names)                                             1.014    46.688
n8987.out[0] (.names)                                            0.261    46.949
n8989.in[1] (.names)                                             1.014    47.963
n8989.out[0] (.names)                                            0.261    48.224
n8992.in[1] (.names)                                             1.014    49.238
n8992.out[0] (.names)                                            0.261    49.499
n8138.in[0] (.names)                                             1.014    50.513
n8138.out[0] (.names)                                            0.261    50.774
n8307.in[0] (.names)                                             1.014    51.787
n8307.out[0] (.names)                                            0.261    52.048
n8308.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8308.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n2411.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8338.in[1] (.names)                                             1.014    19.917
n8338.out[0] (.names)                                            0.261    20.178
n8339.in[2] (.names)                                             1.014    21.192
n8339.out[0] (.names)                                            0.261    21.453
n2885.in[1] (.names)                                             1.014    22.467
n2885.out[0] (.names)                                            0.261    22.728
n12465.in[0] (.names)                                            1.014    23.742
n12465.out[0] (.names)                                           0.261    24.003
n12466.in[0] (.names)                                            1.014    25.016
n12466.out[0] (.names)                                           0.261    25.277
n12467.in[0] (.names)                                            1.014    26.291
n12467.out[0] (.names)                                           0.261    26.552
n12479.in[0] (.names)                                            1.014    27.566
n12479.out[0] (.names)                                           0.261    27.827
n12444.in[0] (.names)                                            1.014    28.841
n12444.out[0] (.names)                                           0.261    29.102
n12480.in[0] (.names)                                            1.014    30.116
n12480.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n2361.in[0] (.names)                                             1.014    32.665
n2361.out[0] (.names)                                            0.261    32.926
n12508.in[1] (.names)                                            1.014    33.940
n12508.out[0] (.names)                                           0.261    34.201
n12654.in[0] (.names)                                            1.014    35.215
n12654.out[0] (.names)                                           0.261    35.476
n2263.in[0] (.names)                                             1.014    36.490
n2263.out[0] (.names)                                            0.261    36.751
n12656.in[0] (.names)                                            1.014    37.765
n12656.out[0] (.names)                                           0.261    38.026
n13150.in[3] (.names)                                            1.014    39.039
n13150.out[0] (.names)                                           0.261    39.300
n13152.in[0] (.names)                                            1.014    40.314
n13152.out[0] (.names)                                           0.261    40.575
n8157.in[2] (.names)                                             1.014    41.589
n8157.out[0] (.names)                                            0.261    41.850
n13128.in[0] (.names)                                            1.014    42.864
n13128.out[0] (.names)                                           0.261    43.125
n13129.in[0] (.names)                                            1.014    44.139
n13129.out[0] (.names)                                           0.261    44.400
n13131.in[1] (.names)                                            1.014    45.413
n13131.out[0] (.names)                                           0.261    45.674
n13552.in[0] (.names)                                            1.014    46.688
n13552.out[0] (.names)                                           0.261    46.949
n12398.in[2] (.names)                                            1.014    47.963
n12398.out[0] (.names)                                           0.261    48.224
n10364.in[0] (.names)                                            1.014    49.238
n10364.out[0] (.names)                                           0.261    49.499
n13231.in[2] (.names)                                            1.014    50.513
n13231.out[0] (.names)                                           0.261    50.774
n10320.in[0] (.names)                                            1.014    51.787
n10320.out[0] (.names)                                           0.261    52.048
n2411.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2411.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n8296.Q[0] (.latch clocked by pclk)
Endpoint  : n9107.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8296.clk[0] (.latch)                                            1.014     1.014
n8296.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8943.in[0] (.names)                                             1.014     2.070
n8943.out[0] (.names)                                            0.261     2.331
n8945.in[0] (.names)                                             1.014     3.344
n8945.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8946.in[0] (.names)                                             1.014     5.894
n8946.out[0] (.names)                                            0.261     6.155
n8929.in[0] (.names)                                             1.014     7.169
n8929.out[0] (.names)                                            0.261     7.430
n8931.in[0] (.names)                                             1.014     8.444
n8931.out[0] (.names)                                            0.261     8.705
n8516.in[0] (.names)                                             1.014     9.719
n8516.out[0] (.names)                                            0.261     9.980
n8934.in[0] (.names)                                             1.014    10.993
n8934.out[0] (.names)                                            0.261    11.254
n8938.in[1] (.names)                                             1.014    12.268
n8938.out[0] (.names)                                            0.261    12.529
n2349.in[0] (.names)                                             1.014    13.543
n2349.out[0] (.names)                                            0.261    13.804
n8896.in[3] (.names)                                             1.014    14.818
n8896.out[0] (.names)                                            0.261    15.079
n8817.in[0] (.names)                                             1.014    16.093
n8817.out[0] (.names)                                            0.261    16.354
n8998.in[0] (.names)                                             1.014    17.367
n8998.out[0] (.names)                                            0.261    17.628
n8380.in[0] (.names)                                             1.014    18.642
n8380.out[0] (.names)                                            0.261    18.903
n8381.in[1] (.names)                                             1.014    19.917
n8381.out[0] (.names)                                            0.261    20.178
n8388.in[1] (.names)                                             1.014    21.192
n8388.out[0] (.names)                                            0.261    21.453
n8389.in[1] (.names)                                             1.014    22.467
n8389.out[0] (.names)                                            0.261    22.728
n9204.in[0] (.names)                                             1.014    23.742
n9204.out[0] (.names)                                            0.261    24.003
n9234.in[0] (.names)                                             1.014    25.016
n9234.out[0] (.names)                                            0.261    25.277
n9239.in[0] (.names)                                             1.014    26.291
n9239.out[0] (.names)                                            0.261    26.552
n9240.in[0] (.names)                                             1.014    27.566
n9240.out[0] (.names)                                            0.261    27.827
n9095.in[0] (.names)                                             1.014    28.841
n9095.out[0] (.names)                                            0.261    29.102
n9243.in[0] (.names)                                             1.014    30.116
n9243.out[0] (.names)                                            0.261    30.377
n9244.in[0] (.names)                                             1.014    31.390
n9244.out[0] (.names)                                            0.261    31.651
n2296.in[0] (.names)                                             1.014    32.665
n2296.out[0] (.names)                                            0.261    32.926
n9247.in[0] (.names)                                             1.014    33.940
n9247.out[0] (.names)                                            0.261    34.201
n9249.in[1] (.names)                                             1.014    35.215
n9249.out[0] (.names)                                            0.261    35.476
n9250.in[0] (.names)                                             1.014    36.490
n9250.out[0] (.names)                                            0.261    36.751
n9252.in[1] (.names)                                             1.014    37.765
n9252.out[0] (.names)                                            0.261    38.026
n9255.in[1] (.names)                                             1.014    39.039
n9255.out[0] (.names)                                            0.261    39.300
n9256.in[1] (.names)                                             1.014    40.314
n9256.out[0] (.names)                                            0.261    40.575
n9257.in[1] (.names)                                             1.014    41.589
n9257.out[0] (.names)                                            0.261    41.850
n9259.in[1] (.names)                                             1.014    42.864
n9259.out[0] (.names)                                            0.261    43.125
n2042.in[1] (.names)                                             1.014    44.139
n2042.out[0] (.names)                                            0.261    44.400
n9231.in[1] (.names)                                             1.014    45.413
n9231.out[0] (.names)                                            0.261    45.674
n9262.in[0] (.names)                                             1.014    46.688
n9262.out[0] (.names)                                            0.261    46.949
n9232.in[2] (.names)                                             1.014    47.963
n9232.out[0] (.names)                                            0.261    48.224
n9113.in[3] (.names)                                             1.014    49.238
n9113.out[0] (.names)                                            0.261    49.499
n2881.in[0] (.names)                                             1.014    50.513
n2881.out[0] (.names)                                            0.261    50.774
n9106.in[0] (.names)                                             1.014    51.787
n9106.out[0] (.names)                                            0.261    52.048
n9107.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9107.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n12988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13604.in[1] (.names)                                            1.014    18.642
n13604.out[0] (.names)                                           0.261    18.903
n13616.in[0] (.names)                                            1.014    19.917
n13616.out[0] (.names)                                           0.261    20.178
n13600.in[1] (.names)                                            1.014    21.192
n13600.out[0] (.names)                                           0.261    21.453
n13601.in[1] (.names)                                            1.014    22.467
n13601.out[0] (.names)                                           0.261    22.728
n13612.in[1] (.names)                                            1.014    23.742
n13612.out[0] (.names)                                           0.261    24.003
n13633.in[0] (.names)                                            1.014    25.016
n13633.out[0] (.names)                                           0.261    25.277
n13635.in[0] (.names)                                            1.014    26.291
n13635.out[0] (.names)                                           0.261    26.552
n13377.in[2] (.names)                                            1.014    27.566
n13377.out[0] (.names)                                           0.261    27.827
n13640.in[0] (.names)                                            1.014    28.841
n13640.out[0] (.names)                                           0.261    29.102
n13644.in[0] (.names)                                            1.014    30.116
n13644.out[0] (.names)                                           0.261    30.377
n13646.in[1] (.names)                                            1.014    31.390
n13646.out[0] (.names)                                           0.261    31.651
n13647.in[0] (.names)                                            1.014    32.665
n13647.out[0] (.names)                                           0.261    32.926
n13648.in[0] (.names)                                            1.014    33.940
n13648.out[0] (.names)                                           0.261    34.201
n2877.in[3] (.names)                                             1.014    35.215
n2877.out[0] (.names)                                            0.261    35.476
n10412.in[0] (.names)                                            1.014    36.490
n10412.out[0] (.names)                                           0.261    36.751
n13649.in[0] (.names)                                            1.014    37.765
n13649.out[0] (.names)                                           0.261    38.026
n13652.in[1] (.names)                                            1.014    39.039
n13652.out[0] (.names)                                           0.261    39.300
n13653.in[0] (.names)                                            1.014    40.314
n13653.out[0] (.names)                                           0.261    40.575
n13654.in[1] (.names)                                            1.014    41.589
n13654.out[0] (.names)                                           0.261    41.850
n12424.in[1] (.names)                                            1.014    42.864
n12424.out[0] (.names)                                           0.261    43.125
n13655.in[0] (.names)                                            1.014    44.139
n13655.out[0] (.names)                                           0.261    44.400
n13488.in[1] (.names)                                            1.014    45.413
n13488.out[0] (.names)                                           0.261    45.674
n12416.in[0] (.names)                                            1.014    46.688
n12416.out[0] (.names)                                           0.261    46.949
n13475.in[0] (.names)                                            1.014    47.963
n13475.out[0] (.names)                                           0.261    48.224
n12423.in[1] (.names)                                            1.014    49.238
n12423.out[0] (.names)                                           0.261    49.499
n13459.in[1] (.names)                                            1.014    50.513
n13459.out[0] (.names)                                           0.261    50.774
n13479.in[1] (.names)                                            1.014    51.787
n13479.out[0] (.names)                                           0.261    52.048
n12988.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12988.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n13467.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13604.in[1] (.names)                                            1.014    18.642
n13604.out[0] (.names)                                           0.261    18.903
n13616.in[0] (.names)                                            1.014    19.917
n13616.out[0] (.names)                                           0.261    20.178
n13600.in[1] (.names)                                            1.014    21.192
n13600.out[0] (.names)                                           0.261    21.453
n13601.in[1] (.names)                                            1.014    22.467
n13601.out[0] (.names)                                           0.261    22.728
n13612.in[1] (.names)                                            1.014    23.742
n13612.out[0] (.names)                                           0.261    24.003
n13633.in[0] (.names)                                            1.014    25.016
n13633.out[0] (.names)                                           0.261    25.277
n13635.in[0] (.names)                                            1.014    26.291
n13635.out[0] (.names)                                           0.261    26.552
n13377.in[2] (.names)                                            1.014    27.566
n13377.out[0] (.names)                                           0.261    27.827
n13640.in[0] (.names)                                            1.014    28.841
n13640.out[0] (.names)                                           0.261    29.102
n13644.in[0] (.names)                                            1.014    30.116
n13644.out[0] (.names)                                           0.261    30.377
n13646.in[1] (.names)                                            1.014    31.390
n13646.out[0] (.names)                                           0.261    31.651
n13647.in[0] (.names)                                            1.014    32.665
n13647.out[0] (.names)                                           0.261    32.926
n13648.in[0] (.names)                                            1.014    33.940
n13648.out[0] (.names)                                           0.261    34.201
n2877.in[3] (.names)                                             1.014    35.215
n2877.out[0] (.names)                                            0.261    35.476
n10412.in[0] (.names)                                            1.014    36.490
n10412.out[0] (.names)                                           0.261    36.751
n13649.in[0] (.names)                                            1.014    37.765
n13649.out[0] (.names)                                           0.261    38.026
n13652.in[1] (.names)                                            1.014    39.039
n13652.out[0] (.names)                                           0.261    39.300
n13653.in[0] (.names)                                            1.014    40.314
n13653.out[0] (.names)                                           0.261    40.575
n13654.in[1] (.names)                                            1.014    41.589
n13654.out[0] (.names)                                           0.261    41.850
n12424.in[1] (.names)                                            1.014    42.864
n12424.out[0] (.names)                                           0.261    43.125
n13655.in[0] (.names)                                            1.014    44.139
n13655.out[0] (.names)                                           0.261    44.400
n13488.in[1] (.names)                                            1.014    45.413
n13488.out[0] (.names)                                           0.261    45.674
n12416.in[0] (.names)                                            1.014    46.688
n12416.out[0] (.names)                                           0.261    46.949
n13475.in[0] (.names)                                            1.014    47.963
n13475.out[0] (.names)                                           0.261    48.224
n12423.in[1] (.names)                                            1.014    49.238
n12423.out[0] (.names)                                           0.261    49.499
n13459.in[1] (.names)                                            1.014    50.513
n13459.out[0] (.names)                                           0.261    50.774
n13460.in[1] (.names)                                            1.014    51.787
n13460.out[0] (.names)                                           0.261    52.048
n13467.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13467.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n11857.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13222.in[2] (.names)                                            1.014    18.642
n13222.out[0] (.names)                                           0.261    18.903
n13114.in[1] (.names)                                            1.014    19.917
n13114.out[0] (.names)                                           0.261    20.178
n13115.in[0] (.names)                                            1.014    21.192
n13115.out[0] (.names)                                           0.261    21.453
n13117.in[1] (.names)                                            1.014    22.467
n13117.out[0] (.names)                                           0.261    22.728
n13118.in[0] (.names)                                            1.014    23.742
n13118.out[0] (.names)                                           0.261    24.003
n13119.in[0] (.names)                                            1.014    25.016
n13119.out[0] (.names)                                           0.261    25.277
n13083.in[0] (.names)                                            1.014    26.291
n13083.out[0] (.names)                                           0.261    26.552
n13120.in[0] (.names)                                            1.014    27.566
n13120.out[0] (.names)                                           0.261    27.827
n13168.in[1] (.names)                                            1.014    28.841
n13168.out[0] (.names)                                           0.261    29.102
n13170.in[2] (.names)                                            1.014    30.116
n13170.out[0] (.names)                                           0.261    30.377
n13159.in[0] (.names)                                            1.014    31.390
n13159.out[0] (.names)                                           0.261    31.651
n2087.in[0] (.names)                                             1.014    32.665
n2087.out[0] (.names)                                            0.261    32.926
n10435.in[2] (.names)                                            1.014    33.940
n10435.out[0] (.names)                                           0.261    34.201
n11684.in[0] (.names)                                            1.014    35.215
n11684.out[0] (.names)                                           0.261    35.476
n2724.in[0] (.names)                                             1.014    36.490
n2724.out[0] (.names)                                            0.261    36.751
n11329.in[0] (.names)                                            1.014    37.765
n11329.out[0] (.names)                                           0.261    38.026
n11468.in[2] (.names)                                            1.014    39.039
n11468.out[0] (.names)                                           0.261    39.300
n11471.in[3] (.names)                                            1.014    40.314
n11471.out[0] (.names)                                           0.261    40.575
n11472.in[0] (.names)                                            1.014    41.589
n11472.out[0] (.names)                                           0.261    41.850
n11687.in[0] (.names)                                            1.014    42.864
n11687.out[0] (.names)                                           0.261    43.125
n11698.in[1] (.names)                                            1.014    44.139
n11698.out[0] (.names)                                           0.261    44.400
n11699.in[1] (.names)                                            1.014    45.413
n11699.out[0] (.names)                                           0.261    45.674
n10916.in[0] (.names)                                            1.014    46.688
n10916.out[0] (.names)                                           0.261    46.949
n11702.in[0] (.names)                                            1.014    47.963
n11702.out[0] (.names)                                           0.261    48.224
n11852.in[0] (.names)                                            1.014    49.238
n11852.out[0] (.names)                                           0.261    49.499
n3110.in[0] (.names)                                             1.014    50.513
n3110.out[0] (.names)                                            0.261    50.774
n11854.in[0] (.names)                                            1.014    51.787
n11854.out[0] (.names)                                           0.261    52.048
n11857.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11857.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n8253.Q[0] (.latch clocked by pclk)
Endpoint  : n11855.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8253.clk[0] (.latch)                                            1.014     1.014
n8253.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2022.in[0] (.names)                                             1.014     2.070
n2022.out[0] (.names)                                            0.261     2.331
n2677.in[0] (.names)                                             1.014     3.344
n2677.out[0] (.names)                                            0.261     3.605
n2003.in[3] (.names)                                             1.014     4.619
n2003.out[0] (.names)                                            0.261     4.880
n13580.in[2] (.names)                                            1.014     5.894
n13580.out[0] (.names)                                           0.261     6.155
n13581.in[3] (.names)                                            1.014     7.169
n13581.out[0] (.names)                                           0.261     7.430
n13582.in[1] (.names)                                            1.014     8.444
n13582.out[0] (.names)                                           0.261     8.705
n13583.in[0] (.names)                                            1.014     9.719
n13583.out[0] (.names)                                           0.261     9.980
n13584.in[0] (.names)                                            1.014    10.993
n13584.out[0] (.names)                                           0.261    11.254
n13585.in[0] (.names)                                            1.014    12.268
n13585.out[0] (.names)                                           0.261    12.529
n13588.in[0] (.names)                                            1.014    13.543
n13588.out[0] (.names)                                           0.261    13.804
n13589.in[2] (.names)                                            1.014    14.818
n13589.out[0] (.names)                                           0.261    15.079
n13590.in[0] (.names)                                            1.014    16.093
n13590.out[0] (.names)                                           0.261    16.354
n12419.in[3] (.names)                                            1.014    17.367
n12419.out[0] (.names)                                           0.261    17.628
n13222.in[2] (.names)                                            1.014    18.642
n13222.out[0] (.names)                                           0.261    18.903
n13114.in[1] (.names)                                            1.014    19.917
n13114.out[0] (.names)                                           0.261    20.178
n13115.in[0] (.names)                                            1.014    21.192
n13115.out[0] (.names)                                           0.261    21.453
n13117.in[1] (.names)                                            1.014    22.467
n13117.out[0] (.names)                                           0.261    22.728
n13118.in[0] (.names)                                            1.014    23.742
n13118.out[0] (.names)                                           0.261    24.003
n13119.in[0] (.names)                                            1.014    25.016
n13119.out[0] (.names)                                           0.261    25.277
n13083.in[0] (.names)                                            1.014    26.291
n13083.out[0] (.names)                                           0.261    26.552
n13120.in[0] (.names)                                            1.014    27.566
n13120.out[0] (.names)                                           0.261    27.827
n13168.in[1] (.names)                                            1.014    28.841
n13168.out[0] (.names)                                           0.261    29.102
n13170.in[2] (.names)                                            1.014    30.116
n13170.out[0] (.names)                                           0.261    30.377
n13159.in[0] (.names)                                            1.014    31.390
n13159.out[0] (.names)                                           0.261    31.651
n2087.in[0] (.names)                                             1.014    32.665
n2087.out[0] (.names)                                            0.261    32.926
n10435.in[2] (.names)                                            1.014    33.940
n10435.out[0] (.names)                                           0.261    34.201
n11684.in[0] (.names)                                            1.014    35.215
n11684.out[0] (.names)                                           0.261    35.476
n2724.in[0] (.names)                                             1.014    36.490
n2724.out[0] (.names)                                            0.261    36.751
n11329.in[0] (.names)                                            1.014    37.765
n11329.out[0] (.names)                                           0.261    38.026
n11468.in[2] (.names)                                            1.014    39.039
n11468.out[0] (.names)                                           0.261    39.300
n11471.in[3] (.names)                                            1.014    40.314
n11471.out[0] (.names)                                           0.261    40.575
n11472.in[0] (.names)                                            1.014    41.589
n11472.out[0] (.names)                                           0.261    41.850
n11687.in[0] (.names)                                            1.014    42.864
n11687.out[0] (.names)                                           0.261    43.125
n11698.in[1] (.names)                                            1.014    44.139
n11698.out[0] (.names)                                           0.261    44.400
n11699.in[1] (.names)                                            1.014    45.413
n11699.out[0] (.names)                                           0.261    45.674
n10916.in[0] (.names)                                            1.014    46.688
n10916.out[0] (.names)                                           0.261    46.949
n11702.in[0] (.names)                                            1.014    47.963
n11702.out[0] (.names)                                           0.261    48.224
n11852.in[0] (.names)                                            1.014    49.238
n11852.out[0] (.names)                                           0.261    49.499
n3110.in[0] (.names)                                             1.014    50.513
n3110.out[0] (.names)                                            0.261    50.774
n11854.in[0] (.names)                                            1.014    51.787
n11854.out[0] (.names)                                           0.261    52.048
n11855.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11855.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n4532.Q[0] (.latch clocked by pclk)
Endpoint  : n10468.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4532.clk[0] (.latch)                                            1.014     1.014
n4532.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7392.in[1] (.names)                                             1.014     2.070
n7392.out[0] (.names)                                            0.261     2.331
n7276.in[2] (.names)                                             1.014     3.344
n7276.out[0] (.names)                                            0.261     3.605
n7397.in[1] (.names)                                             1.014     4.619
n7397.out[0] (.names)                                            0.261     4.880
n7398.in[0] (.names)                                             1.014     5.894
n7398.out[0] (.names)                                            0.261     6.155
n7435.in[1] (.names)                                             1.014     7.169
n7435.out[0] (.names)                                            0.261     7.430
n4139.in[0] (.names)                                             1.014     8.444
n4139.out[0] (.names)                                            0.261     8.705
n7446.in[0] (.names)                                             1.014     9.719
n7446.out[0] (.names)                                            0.261     9.980
n7106.in[0] (.names)                                             1.014    10.993
n7106.out[0] (.names)                                            0.261    11.254
n8041.in[0] (.names)                                             1.014    12.268
n8041.out[0] (.names)                                            0.261    12.529
n7998.in[1] (.names)                                             1.014    13.543
n7998.out[0] (.names)                                            0.261    13.804
n7999.in[1] (.names)                                             1.014    14.818
n7999.out[0] (.names)                                            0.261    15.079
n8001.in[0] (.names)                                             1.014    16.093
n8001.out[0] (.names)                                            0.261    16.354
n8003.in[3] (.names)                                             1.014    17.367
n8003.out[0] (.names)                                            0.261    17.628
n8004.in[0] (.names)                                             1.014    18.642
n8004.out[0] (.names)                                            0.261    18.903
n5815.in[1] (.names)                                             1.014    19.917
n5815.out[0] (.names)                                            0.261    20.178
n8006.in[0] (.names)                                             1.014    21.192
n8006.out[0] (.names)                                            0.261    21.453
n8053.in[0] (.names)                                             1.014    22.467
n8053.out[0] (.names)                                            0.261    22.728
n8057.in[1] (.names)                                             1.014    23.742
n8057.out[0] (.names)                                            0.261    24.003
n8059.in[0] (.names)                                             1.014    25.016
n8059.out[0] (.names)                                            0.261    25.277
n8060.in[0] (.names)                                             1.014    26.291
n8060.out[0] (.names)                                            0.261    26.552
n7865.in[0] (.names)                                             1.014    27.566
n7865.out[0] (.names)                                            0.261    27.827
n7784.in[1] (.names)                                             1.014    28.841
n7784.out[0] (.names)                                            0.261    29.102
n7786.in[1] (.names)                                             1.014    30.116
n7786.out[0] (.names)                                            0.261    30.377
n7792.in[3] (.names)                                             1.014    31.390
n7792.out[0] (.names)                                            0.261    31.651
n7793.in[1] (.names)                                             1.014    32.665
n7793.out[0] (.names)                                            0.261    32.926
n7752.in[0] (.names)                                             1.014    33.940
n7752.out[0] (.names)                                            0.261    34.201
n7795.in[0] (.names)                                             1.014    35.215
n7795.out[0] (.names)                                            0.261    35.476
n7818.in[0] (.names)                                             1.014    36.490
n7818.out[0] (.names)                                            0.261    36.751
n7819.in[1] (.names)                                             1.014    37.765
n7819.out[0] (.names)                                            0.261    38.026
n4459.in[1] (.names)                                             1.014    39.039
n4459.out[0] (.names)                                            0.261    39.300
n7797.in[1] (.names)                                             1.014    40.314
n7797.out[0] (.names)                                            0.261    40.575
n7756.in[0] (.names)                                             1.014    41.589
n7756.out[0] (.names)                                            0.261    41.850
n7757.in[2] (.names)                                             1.014    42.864
n7757.out[0] (.names)                                            0.261    43.125
n7776.in[1] (.names)                                             1.014    44.139
n7776.out[0] (.names)                                            0.261    44.400
n2862.in[0] (.names)                                             1.014    45.413
n2862.out[0] (.names)                                            0.261    45.674
n2505.in[1] (.names)                                             1.014    46.688
n2505.out[0] (.names)                                            0.261    46.949
n7777.in[0] (.names)                                             1.014    47.963
n7777.out[0] (.names)                                            0.261    48.224
n8066.in[0] (.names)                                             1.014    49.238
n8066.out[0] (.names)                                            0.261    49.499
n10685.in[0] (.names)                                            1.014    50.513
n10685.out[0] (.names)                                           0.261    50.774
n10467.in[1] (.names)                                            1.014    51.787
n10467.out[0] (.names)                                           0.261    52.048
n10468.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10468.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n4231.Q[0] (.latch clocked by pclk)
Endpoint  : n14326.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4231.clk[0] (.latch)                                            1.014     1.014
n4231.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4232.in[0] (.names)                                             1.014     2.070
n4232.out[0] (.names)                                            0.261     2.331
n4233.in[0] (.names)                                             1.014     3.344
n4233.out[0] (.names)                                            0.261     3.605
n14781.in[2] (.names)                                            1.014     4.619
n14781.out[0] (.names)                                           0.261     4.880
n14784.in[1] (.names)                                            1.014     5.894
n14784.out[0] (.names)                                           0.261     6.155
n14785.in[0] (.names)                                            1.014     7.169
n14785.out[0] (.names)                                           0.261     7.430
n14786.in[0] (.names)                                            1.014     8.444
n14786.out[0] (.names)                                           0.261     8.705
n14807.in[2] (.names)                                            1.014     9.719
n14807.out[0] (.names)                                           0.261     9.980
n13905.in[1] (.names)                                            1.014    10.993
n13905.out[0] (.names)                                           0.261    11.254
n14793.in[0] (.names)                                            1.014    12.268
n14793.out[0] (.names)                                           0.261    12.529
n14808.in[0] (.names)                                            1.014    13.543
n14808.out[0] (.names)                                           0.261    13.804
n14798.in[1] (.names)                                            1.014    14.818
n14798.out[0] (.names)                                           0.261    15.079
n2399.in[1] (.names)                                             1.014    16.093
n2399.out[0] (.names)                                            0.261    16.354
n13873.in[0] (.names)                                            1.014    17.367
n13873.out[0] (.names)                                           0.261    17.628
n13988.in[0] (.names)                                            1.014    18.642
n13988.out[0] (.names)                                           0.261    18.903
n14017.in[0] (.names)                                            1.014    19.917
n14017.out[0] (.names)                                           0.261    20.178
n14018.in[0] (.names)                                            1.014    21.192
n14018.out[0] (.names)                                           0.261    21.453
n14027.in[0] (.names)                                            1.014    22.467
n14027.out[0] (.names)                                           0.261    22.728
n14029.in[1] (.names)                                            1.014    23.742
n14029.out[0] (.names)                                           0.261    24.003
n14030.in[0] (.names)                                            1.014    25.016
n14030.out[0] (.names)                                           0.261    25.277
n14031.in[0] (.names)                                            1.014    26.291
n14031.out[0] (.names)                                           0.261    26.552
n14032.in[1] (.names)                                            1.014    27.566
n14032.out[0] (.names)                                           0.261    27.827
n14021.in[0] (.names)                                            1.014    28.841
n14021.out[0] (.names)                                           0.261    29.102
n14023.in[0] (.names)                                            1.014    30.116
n14023.out[0] (.names)                                           0.261    30.377
n14035.in[0] (.names)                                            1.014    31.390
n14035.out[0] (.names)                                           0.261    31.651
n14036.in[0] (.names)                                            1.014    32.665
n14036.out[0] (.names)                                           0.261    32.926
n13940.in[0] (.names)                                            1.014    33.940
n13940.out[0] (.names)                                           0.261    34.201
n13979.in[0] (.names)                                            1.014    35.215
n13979.out[0] (.names)                                           0.261    35.476
n13980.in[2] (.names)                                            1.014    36.490
n13980.out[0] (.names)                                           0.261    36.751
n13981.in[2] (.names)                                            1.014    37.765
n13981.out[0] (.names)                                           0.261    38.026
n13982.in[1] (.names)                                            1.014    39.039
n13982.out[0] (.names)                                           0.261    39.300
n14131.in[3] (.names)                                            1.014    40.314
n14131.out[0] (.names)                                           0.261    40.575
n14126.in[1] (.names)                                            1.014    41.589
n14126.out[0] (.names)                                           0.261    41.850
n14129.in[0] (.names)                                            1.014    42.864
n14129.out[0] (.names)                                           0.261    43.125
n13834.in[0] (.names)                                            1.014    44.139
n13834.out[0] (.names)                                           0.261    44.400
n14105.in[0] (.names)                                            1.014    45.413
n14105.out[0] (.names)                                           0.261    45.674
n14134.in[0] (.names)                                            1.014    46.688
n14134.out[0] (.names)                                           0.261    46.949
n14133.in[0] (.names)                                            1.014    47.963
n14133.out[0] (.names)                                           0.261    48.224
n14135.in[0] (.names)                                            1.014    49.238
n14135.out[0] (.names)                                           0.261    49.499
n14137.in[1] (.names)                                            1.014    50.513
n14137.out[0] (.names)                                           0.261    50.774
n13829.in[2] (.names)                                            1.014    51.787
n13829.out[0] (.names)                                           0.261    52.048
n14326.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14326.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n17829.Q[0] (.latch clocked by pclk)
Endpoint  : n2403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17829.clk[0] (.latch)                                           1.014     1.014
n17829.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17833.in[1] (.names)                                            1.014     2.070
n17833.out[0] (.names)                                           0.261     2.331
n17825.in[0] (.names)                                            1.014     3.344
n17825.out[0] (.names)                                           0.261     3.605
n17140.in[0] (.names)                                            1.014     4.619
n17140.out[0] (.names)                                           0.261     4.880
n17834.in[0] (.names)                                            1.014     5.894
n17834.out[0] (.names)                                           0.261     6.155
n2533.in[1] (.names)                                             1.014     7.169
n2533.out[0] (.names)                                            0.261     7.430
n17159.in[0] (.names)                                            1.014     8.444
n17159.out[0] (.names)                                           0.261     8.705
n17029.in[0] (.names)                                            1.014     9.719
n17029.out[0] (.names)                                           0.261     9.980
n17023.in[0] (.names)                                            1.014    10.993
n17023.out[0] (.names)                                           0.261    11.254
n17024.in[0] (.names)                                            1.014    12.268
n17024.out[0] (.names)                                           0.261    12.529
n17030.in[2] (.names)                                            1.014    13.543
n17030.out[0] (.names)                                           0.261    13.804
n17035.in[0] (.names)                                            1.014    14.818
n17035.out[0] (.names)                                           0.261    15.079
n16962.in[0] (.names)                                            1.014    16.093
n16962.out[0] (.names)                                           0.261    16.354
n17039.in[0] (.names)                                            1.014    17.367
n17039.out[0] (.names)                                           0.261    17.628
n17040.in[0] (.names)                                            1.014    18.642
n17040.out[0] (.names)                                           0.261    18.903
n17050.in[1] (.names)                                            1.014    19.917
n17050.out[0] (.names)                                           0.261    20.178
n16966.in[0] (.names)                                            1.014    21.192
n16966.out[0] (.names)                                           0.261    21.453
n16967.in[1] (.names)                                            1.014    22.467
n16967.out[0] (.names)                                           0.261    22.728
n16972.in[0] (.names)                                            1.014    23.742
n16972.out[0] (.names)                                           0.261    24.003
n17126.in[3] (.names)                                            1.014    25.016
n17126.out[0] (.names)                                           0.261    25.277
n17127.in[0] (.names)                                            1.014    26.291
n17127.out[0] (.names)                                           0.261    26.552
n15525.in[0] (.names)                                            1.014    27.566
n15525.out[0] (.names)                                           0.261    27.827
n16868.in[2] (.names)                                            1.014    28.841
n16868.out[0] (.names)                                           0.261    29.102
n2195.in[0] (.names)                                             1.014    30.116
n2195.out[0] (.names)                                            0.261    30.377
n8094.in[1] (.names)                                             1.014    31.390
n8094.out[0] (.names)                                            0.261    31.651
n8031.in[1] (.names)                                             1.014    32.665
n8031.out[0] (.names)                                            0.261    32.926
n8027.in[1] (.names)                                             1.014    33.940
n8027.out[0] (.names)                                            0.261    34.201
n8032.in[0] (.names)                                             1.014    35.215
n8032.out[0] (.names)                                            0.261    35.476
n8033.in[0] (.names)                                             1.014    36.490
n8033.out[0] (.names)                                            0.261    36.751
n8048.in[0] (.names)                                             1.014    37.765
n8048.out[0] (.names)                                            0.261    38.026
n8090.in[1] (.names)                                             1.014    39.039
n8090.out[0] (.names)                                            0.261    39.300
n7898.in[1] (.names)                                             1.014    40.314
n7898.out[0] (.names)                                            0.261    40.575
n7899.in[1] (.names)                                             1.014    41.589
n7899.out[0] (.names)                                            0.261    41.850
n7901.in[2] (.names)                                             1.014    42.864
n7901.out[0] (.names)                                            0.261    43.125
n7903.in[1] (.names)                                             1.014    44.139
n7903.out[0] (.names)                                            0.261    44.400
n7911.in[0] (.names)                                             1.014    45.413
n7911.out[0] (.names)                                            0.261    45.674
n7895.in[0] (.names)                                             1.014    46.688
n7895.out[0] (.names)                                            0.261    46.949
n7896.in[0] (.names)                                             1.014    47.963
n7896.out[0] (.names)                                            0.261    48.224
n7897.in[0] (.names)                                             1.014    49.238
n7897.out[0] (.names)                                            0.261    49.499
n7907.in[3] (.names)                                             1.014    50.513
n7907.out[0] (.names)                                            0.261    50.774
n6997.in[1] (.names)                                             1.014    51.787
n6997.out[0] (.names)                                            0.261    52.048
n2403.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n10631.Q[0] (.latch clocked by pclk)
Endpoint  : n2410.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10631.clk[0] (.latch)                                           1.014     1.014
n10631.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16249.in[0] (.names)                                            1.014     2.070
n16249.out[0] (.names)                                           0.261     2.331
n16251.in[1] (.names)                                            1.014     3.344
n16251.out[0] (.names)                                           0.261     3.605
n16252.in[1] (.names)                                            1.014     4.619
n16252.out[0] (.names)                                           0.261     4.880
n16253.in[0] (.names)                                            1.014     5.894
n16253.out[0] (.names)                                           0.261     6.155
n16254.in[0] (.names)                                            1.014     7.169
n16254.out[0] (.names)                                           0.261     7.430
n16056.in[0] (.names)                                            1.014     8.444
n16056.out[0] (.names)                                           0.261     8.705
n16201.in[0] (.names)                                            1.014     9.719
n16201.out[0] (.names)                                           0.261     9.980
n16202.in[2] (.names)                                            1.014    10.993
n16202.out[0] (.names)                                           0.261    11.254
n16204.in[0] (.names)                                            1.014    12.268
n16204.out[0] (.names)                                           0.261    12.529
n16173.in[0] (.names)                                            1.014    13.543
n16173.out[0] (.names)                                           0.261    13.804
n16035.in[2] (.names)                                            1.014    14.818
n16035.out[0] (.names)                                           0.261    15.079
n16036.in[0] (.names)                                            1.014    16.093
n16036.out[0] (.names)                                           0.261    16.354
n16038.in[0] (.names)                                            1.014    17.367
n16038.out[0] (.names)                                           0.261    17.628
n16050.in[1] (.names)                                            1.014    18.642
n16050.out[0] (.names)                                           0.261    18.903
n16057.in[0] (.names)                                            1.014    19.917
n16057.out[0] (.names)                                           0.261    20.178
n16059.in[0] (.names)                                            1.014    21.192
n16059.out[0] (.names)                                           0.261    21.453
n16060.in[1] (.names)                                            1.014    22.467
n16060.out[0] (.names)                                           0.261    22.728
n16088.in[2] (.names)                                            1.014    23.742
n16088.out[0] (.names)                                           0.261    24.003
n16093.in[2] (.names)                                            1.014    25.016
n16093.out[0] (.names)                                           0.261    25.277
n16121.in[0] (.names)                                            1.014    26.291
n16121.out[0] (.names)                                           0.261    26.552
n16427.in[1] (.names)                                            1.014    27.566
n16427.out[0] (.names)                                           0.261    27.827
n16447.in[1] (.names)                                            1.014    28.841
n16447.out[0] (.names)                                           0.261    29.102
n17005.in[1] (.names)                                            1.014    30.116
n17005.out[0] (.names)                                           0.261    30.377
n17006.in[0] (.names)                                            1.014    31.390
n17006.out[0] (.names)                                           0.261    31.651
n17007.in[1] (.names)                                            1.014    32.665
n17007.out[0] (.names)                                           0.261    32.926
n17012.in[0] (.names)                                            1.014    33.940
n17012.out[0] (.names)                                           0.261    34.201
n17014.in[1] (.names)                                            1.014    35.215
n17014.out[0] (.names)                                           0.261    35.476
n17027.in[1] (.names)                                            1.014    36.490
n17027.out[0] (.names)                                           0.261    36.751
n17031.in[0] (.names)                                            1.014    37.765
n17031.out[0] (.names)                                           0.261    38.026
n2844.in[1] (.names)                                             1.014    39.039
n2844.out[0] (.names)                                            0.261    39.300
n17096.in[1] (.names)                                            1.014    40.314
n17096.out[0] (.names)                                           0.261    40.575
n17104.in[0] (.names)                                            1.014    41.589
n17104.out[0] (.names)                                           0.261    41.850
n17105.in[1] (.names)                                            1.014    42.864
n17105.out[0] (.names)                                           0.261    43.125
n17109.in[3] (.names)                                            1.014    44.139
n17109.out[0] (.names)                                           0.261    44.400
n17113.in[1] (.names)                                            1.014    45.413
n17113.out[0] (.names)                                           0.261    45.674
n17094.in[0] (.names)                                            1.014    46.688
n17094.out[0] (.names)                                           0.261    46.949
n17095.in[1] (.names)                                            1.014    47.963
n17095.out[0] (.names)                                           0.261    48.224
n17066.in[0] (.names)                                            1.014    49.238
n17066.out[0] (.names)                                           0.261    49.499
n17049.in[0] (.names)                                            1.014    50.513
n17049.out[0] (.names)                                           0.261    50.774
n2846.in[1] (.names)                                             1.014    51.787
n2846.out[0] (.names)                                            0.261    52.048
n2410.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2410.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n10631.Q[0] (.latch clocked by pclk)
Endpoint  : n15646.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10631.clk[0] (.latch)                                           1.014     1.014
n10631.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16249.in[0] (.names)                                            1.014     2.070
n16249.out[0] (.names)                                           0.261     2.331
n16251.in[1] (.names)                                            1.014     3.344
n16251.out[0] (.names)                                           0.261     3.605
n16252.in[1] (.names)                                            1.014     4.619
n16252.out[0] (.names)                                           0.261     4.880
n16253.in[0] (.names)                                            1.014     5.894
n16253.out[0] (.names)                                           0.261     6.155
n16254.in[0] (.names)                                            1.014     7.169
n16254.out[0] (.names)                                           0.261     7.430
n16056.in[0] (.names)                                            1.014     8.444
n16056.out[0] (.names)                                           0.261     8.705
n16201.in[0] (.names)                                            1.014     9.719
n16201.out[0] (.names)                                           0.261     9.980
n16202.in[2] (.names)                                            1.014    10.993
n16202.out[0] (.names)                                           0.261    11.254
n16204.in[0] (.names)                                            1.014    12.268
n16204.out[0] (.names)                                           0.261    12.529
n16173.in[0] (.names)                                            1.014    13.543
n16173.out[0] (.names)                                           0.261    13.804
n16035.in[2] (.names)                                            1.014    14.818
n16035.out[0] (.names)                                           0.261    15.079
n16036.in[0] (.names)                                            1.014    16.093
n16036.out[0] (.names)                                           0.261    16.354
n16038.in[0] (.names)                                            1.014    17.367
n16038.out[0] (.names)                                           0.261    17.628
n16050.in[1] (.names)                                            1.014    18.642
n16050.out[0] (.names)                                           0.261    18.903
n16057.in[0] (.names)                                            1.014    19.917
n16057.out[0] (.names)                                           0.261    20.178
n16059.in[0] (.names)                                            1.014    21.192
n16059.out[0] (.names)                                           0.261    21.453
n16060.in[1] (.names)                                            1.014    22.467
n16060.out[0] (.names)                                           0.261    22.728
n16088.in[2] (.names)                                            1.014    23.742
n16088.out[0] (.names)                                           0.261    24.003
n16093.in[2] (.names)                                            1.014    25.016
n16093.out[0] (.names)                                           0.261    25.277
n16094.in[1] (.names)                                            1.014    26.291
n16094.out[0] (.names)                                           0.261    26.552
n16133.in[1] (.names)                                            1.014    27.566
n16133.out[0] (.names)                                           0.261    27.827
n16136.in[0] (.names)                                            1.014    28.841
n16136.out[0] (.names)                                           0.261    29.102
n15578.in[1] (.names)                                            1.014    30.116
n15578.out[0] (.names)                                           0.261    30.377
n16507.in[1] (.names)                                            1.014    31.390
n16507.out[0] (.names)                                           0.261    31.651
n16508.in[1] (.names)                                            1.014    32.665
n16508.out[0] (.names)                                           0.261    32.926
n16509.in[2] (.names)                                            1.014    33.940
n16509.out[0] (.names)                                           0.261    34.201
n16511.in[0] (.names)                                            1.014    35.215
n16511.out[0] (.names)                                           0.261    35.476
n15591.in[1] (.names)                                            1.014    36.490
n15591.out[0] (.names)                                           0.261    36.751
n16513.in[0] (.names)                                            1.014    37.765
n16513.out[0] (.names)                                           0.261    38.026
n16521.in[2] (.names)                                            1.014    39.039
n16521.out[0] (.names)                                           0.261    39.300
n2018.in[0] (.names)                                             1.014    40.314
n2018.out[0] (.names)                                            0.261    40.575
n16525.in[0] (.names)                                            1.014    41.589
n16525.out[0] (.names)                                           0.261    41.850
n16504.in[0] (.names)                                            1.014    42.864
n16504.out[0] (.names)                                           0.261    43.125
n16526.in[1] (.names)                                            1.014    44.139
n16526.out[0] (.names)                                           0.261    44.400
n16535.in[1] (.names)                                            1.014    45.413
n16535.out[0] (.names)                                           0.261    45.674
n16536.in[0] (.names)                                            1.014    46.688
n16536.out[0] (.names)                                           0.261    46.949
n16519.in[1] (.names)                                            1.014    47.963
n16519.out[0] (.names)                                           0.261    48.224
n16520.in[0] (.names)                                            1.014    49.238
n16520.out[0] (.names)                                           0.261    49.499
n15668.in[0] (.names)                                            1.014    50.513
n15668.out[0] (.names)                                           0.261    50.774
n15645.in[0] (.names)                                            1.014    51.787
n15645.out[0] (.names)                                           0.261    52.048
n15646.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15646.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n18016.Q[0] (.latch clocked by pclk)
Endpoint  : n13692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18016.clk[0] (.latch)                                           1.014     1.014
n18016.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16378.in[0] (.names)                                            1.014     2.070
n16378.out[0] (.names)                                           0.261     2.331
n16379.in[0] (.names)                                            1.014     3.344
n16379.out[0] (.names)                                           0.261     3.605
n16293.in[0] (.names)                                            1.014     4.619
n16293.out[0] (.names)                                           0.261     4.880
n16291.in[0] (.names)                                            1.014     5.894
n16291.out[0] (.names)                                           0.261     6.155
n16292.in[0] (.names)                                            1.014     7.169
n16292.out[0] (.names)                                           0.261     7.430
n16297.in[1] (.names)                                            1.014     8.444
n16297.out[0] (.names)                                           0.261     8.705
n16298.in[0] (.names)                                            1.014     9.719
n16298.out[0] (.names)                                           0.261     9.980
n16352.in[2] (.names)                                            1.014    10.993
n16352.out[0] (.names)                                           0.261    11.254
n16354.in[0] (.names)                                            1.014    12.268
n16354.out[0] (.names)                                           0.261    12.529
n16355.in[0] (.names)                                            1.014    13.543
n16355.out[0] (.names)                                           0.261    13.804
n16363.in[0] (.names)                                            1.014    14.818
n16363.out[0] (.names)                                           0.261    15.079
n16335.in[2] (.names)                                            1.014    16.093
n16335.out[0] (.names)                                           0.261    16.354
n16327.in[0] (.names)                                            1.014    17.367
n16327.out[0] (.names)                                           0.261    17.628
n16364.in[0] (.names)                                            1.014    18.642
n16364.out[0] (.names)                                           0.261    18.903
n16365.in[1] (.names)                                            1.014    19.917
n16365.out[0] (.names)                                           0.261    20.178
n16341.in[0] (.names)                                            1.014    21.192
n16341.out[0] (.names)                                           0.261    21.453
n16338.in[0] (.names)                                            1.014    22.467
n16338.out[0] (.names)                                           0.261    22.728
n16240.in[0] (.names)                                            1.014    23.742
n16240.out[0] (.names)                                           0.261    24.003
n16319.in[0] (.names)                                            1.014    25.016
n16319.out[0] (.names)                                           0.261    25.277
n16339.in[0] (.names)                                            1.014    26.291
n16339.out[0] (.names)                                           0.261    26.552
n16244.in[0] (.names)                                            1.014    27.566
n16244.out[0] (.names)                                           0.261    27.827
n16349.in[0] (.names)                                            1.014    28.841
n16349.out[0] (.names)                                           0.261    29.102
n16357.in[1] (.names)                                            1.014    30.116
n16357.out[0] (.names)                                           0.261    30.377
n16358.in[0] (.names)                                            1.014    31.390
n16358.out[0] (.names)                                           0.261    31.651
n16359.in[2] (.names)                                            1.014    32.665
n16359.out[0] (.names)                                           0.261    32.926
n16360.in[1] (.names)                                            1.014    33.940
n16360.out[0] (.names)                                           0.261    34.201
n13836.in[0] (.names)                                            1.014    35.215
n13836.out[0] (.names)                                           0.261    35.476
n13833.in[2] (.names)                                            1.014    36.490
n13833.out[0] (.names)                                           0.261    36.751
n14337.in[2] (.names)                                            1.014    37.765
n14337.out[0] (.names)                                           0.261    38.026
n14342.in[0] (.names)                                            1.014    39.039
n14342.out[0] (.names)                                           0.261    39.300
n14343.in[1] (.names)                                            1.014    40.314
n14343.out[0] (.names)                                           0.261    40.575
n14348.in[0] (.names)                                            1.014    41.589
n14348.out[0] (.names)                                           0.261    41.850
n8193.in[0] (.names)                                             1.014    42.864
n8193.out[0] (.names)                                            0.261    43.125
n13821.in[1] (.names)                                            1.014    44.139
n13821.out[0] (.names)                                           0.261    44.400
n2688.in[0] (.names)                                             1.014    45.413
n2688.out[0] (.names)                                            0.261    45.674
n14192.in[1] (.names)                                            1.014    46.688
n14192.out[0] (.names)                                           0.261    46.949
n14107.in[2] (.names)                                            1.014    47.963
n14107.out[0] (.names)                                           0.261    48.224
n14198.in[0] (.names)                                            1.014    49.238
n14198.out[0] (.names)                                           0.261    49.499
n14174.in[0] (.names)                                            1.014    50.513
n14174.out[0] (.names)                                           0.261    50.774
n13691.in[0] (.names)                                            1.014    51.787
n13691.out[0] (.names)                                           0.261    52.048
n13692.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13692.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n3235.Q[0] (.latch clocked by pclk)
Endpoint  : n13670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3235.clk[0] (.latch)                                            1.014     1.014
n3235.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2513.in[0] (.names)                                             1.014     2.070
n2513.out[0] (.names)                                            0.261     2.331
n4358.in[0] (.names)                                             1.014     3.344
n4358.out[0] (.names)                                            0.261     3.605
n4289.in[0] (.names)                                             1.014     4.619
n4289.out[0] (.names)                                            0.261     4.880
n4213.in[0] (.names)                                             1.014     5.894
n4213.out[0] (.names)                                            0.261     6.155
n3928.in[0] (.names)                                             1.014     7.169
n3928.out[0] (.names)                                            0.261     7.430
n4266.in[1] (.names)                                             1.014     8.444
n4266.out[0] (.names)                                            0.261     8.705
n4267.in[2] (.names)                                             1.014     9.719
n4267.out[0] (.names)                                            0.261     9.980
n4257.in[0] (.names)                                             1.014    10.993
n4257.out[0] (.names)                                            0.261    11.254
n3482.in[1] (.names)                                             1.014    12.268
n3482.out[0] (.names)                                            0.261    12.529
n4258.in[0] (.names)                                             1.014    13.543
n4258.out[0] (.names)                                            0.261    13.804
n4085.in[1] (.names)                                             1.014    14.818
n4085.out[0] (.names)                                            0.261    15.079
n3771.in[1] (.names)                                             1.014    16.093
n3771.out[0] (.names)                                            0.261    16.354
n4282.in[1] (.names)                                             1.014    17.367
n4282.out[0] (.names)                                            0.261    17.628
n4285.in[0] (.names)                                             1.014    18.642
n4285.out[0] (.names)                                            0.261    18.903
n4315.in[2] (.names)                                             1.014    19.917
n4315.out[0] (.names)                                            0.261    20.178
n4115.in[1] (.names)                                             1.014    21.192
n4115.out[0] (.names)                                            0.261    21.453
n4116.in[2] (.names)                                             1.014    22.467
n4116.out[0] (.names)                                            0.261    22.728
n3247.in[0] (.names)                                             1.014    23.742
n3247.out[0] (.names)                                            0.261    24.003
n4354.in[0] (.names)                                             1.014    25.016
n4354.out[0] (.names)                                            0.261    25.277
n4356.in[2] (.names)                                             1.014    26.291
n4356.out[0] (.names)                                            0.261    26.552
n6538.in[1] (.names)                                             1.014    27.566
n6538.out[0] (.names)                                            0.261    27.827
n6540.in[0] (.names)                                             1.014    28.841
n6540.out[0] (.names)                                            0.261    29.102
n6394.in[0] (.names)                                             1.014    30.116
n6394.out[0] (.names)                                            0.261    30.377
n6518.in[1] (.names)                                             1.014    31.390
n6518.out[0] (.names)                                            0.261    31.651
n6607.in[1] (.names)                                             1.014    32.665
n6607.out[0] (.names)                                            0.261    32.926
n6601.in[2] (.names)                                             1.014    33.940
n6601.out[0] (.names)                                            0.261    34.201
n6608.in[0] (.names)                                             1.014    35.215
n6608.out[0] (.names)                                            0.261    35.476
n6609.in[0] (.names)                                             1.014    36.490
n6609.out[0] (.names)                                            0.261    36.751
n6623.in[2] (.names)                                             1.014    37.765
n6623.out[0] (.names)                                            0.261    38.026
n4419.in[0] (.names)                                             1.014    39.039
n4419.out[0] (.names)                                            0.261    39.300
n6578.in[0] (.names)                                             1.014    40.314
n6578.out[0] (.names)                                            0.261    40.575
n6421.in[1] (.names)                                             1.014    41.589
n6421.out[0] (.names)                                            0.261    41.850
n4519.in[3] (.names)                                             1.014    42.864
n4519.out[0] (.names)                                            0.261    43.125
n3030.in[1] (.names)                                             1.014    44.139
n3030.out[0] (.names)                                            0.261    44.400
n2502.in[0] (.names)                                             1.014    45.413
n2502.out[0] (.names)                                            0.261    45.674
n13677.in[1] (.names)                                            1.014    46.688
n13677.out[0] (.names)                                           0.261    46.949
n13827.in[0] (.names)                                            1.014    47.963
n13827.out[0] (.names)                                           0.261    48.224
n13828.in[0] (.names)                                            1.014    49.238
n13828.out[0] (.names)                                           0.261    49.499
n13705.in[0] (.names)                                            1.014    50.513
n13705.out[0] (.names)                                           0.261    50.774
n13669.in[0] (.names)                                            1.014    51.787
n13669.out[0] (.names)                                           0.261    52.048
n13670.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13670.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n18016.Q[0] (.latch clocked by pclk)
Endpoint  : n13679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18016.clk[0] (.latch)                                           1.014     1.014
n18016.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16378.in[0] (.names)                                            1.014     2.070
n16378.out[0] (.names)                                           0.261     2.331
n16379.in[0] (.names)                                            1.014     3.344
n16379.out[0] (.names)                                           0.261     3.605
n16293.in[0] (.names)                                            1.014     4.619
n16293.out[0] (.names)                                           0.261     4.880
n16291.in[0] (.names)                                            1.014     5.894
n16291.out[0] (.names)                                           0.261     6.155
n16292.in[0] (.names)                                            1.014     7.169
n16292.out[0] (.names)                                           0.261     7.430
n16297.in[1] (.names)                                            1.014     8.444
n16297.out[0] (.names)                                           0.261     8.705
n16298.in[0] (.names)                                            1.014     9.719
n16298.out[0] (.names)                                           0.261     9.980
n16352.in[2] (.names)                                            1.014    10.993
n16352.out[0] (.names)                                           0.261    11.254
n16354.in[0] (.names)                                            1.014    12.268
n16354.out[0] (.names)                                           0.261    12.529
n16355.in[0] (.names)                                            1.014    13.543
n16355.out[0] (.names)                                           0.261    13.804
n16363.in[0] (.names)                                            1.014    14.818
n16363.out[0] (.names)                                           0.261    15.079
n16335.in[2] (.names)                                            1.014    16.093
n16335.out[0] (.names)                                           0.261    16.354
n16327.in[0] (.names)                                            1.014    17.367
n16327.out[0] (.names)                                           0.261    17.628
n16364.in[0] (.names)                                            1.014    18.642
n16364.out[0] (.names)                                           0.261    18.903
n16365.in[1] (.names)                                            1.014    19.917
n16365.out[0] (.names)                                           0.261    20.178
n16341.in[0] (.names)                                            1.014    21.192
n16341.out[0] (.names)                                           0.261    21.453
n16338.in[0] (.names)                                            1.014    22.467
n16338.out[0] (.names)                                           0.261    22.728
n16240.in[0] (.names)                                            1.014    23.742
n16240.out[0] (.names)                                           0.261    24.003
n16319.in[0] (.names)                                            1.014    25.016
n16319.out[0] (.names)                                           0.261    25.277
n16339.in[0] (.names)                                            1.014    26.291
n16339.out[0] (.names)                                           0.261    26.552
n16244.in[0] (.names)                                            1.014    27.566
n16244.out[0] (.names)                                           0.261    27.827
n16349.in[0] (.names)                                            1.014    28.841
n16349.out[0] (.names)                                           0.261    29.102
n16357.in[1] (.names)                                            1.014    30.116
n16357.out[0] (.names)                                           0.261    30.377
n16358.in[0] (.names)                                            1.014    31.390
n16358.out[0] (.names)                                           0.261    31.651
n16359.in[2] (.names)                                            1.014    32.665
n16359.out[0] (.names)                                           0.261    32.926
n16360.in[1] (.names)                                            1.014    33.940
n16360.out[0] (.names)                                           0.261    34.201
n13836.in[0] (.names)                                            1.014    35.215
n13836.out[0] (.names)                                           0.261    35.476
n13833.in[2] (.names)                                            1.014    36.490
n13833.out[0] (.names)                                           0.261    36.751
n14337.in[2] (.names)                                            1.014    37.765
n14337.out[0] (.names)                                           0.261    38.026
n14342.in[0] (.names)                                            1.014    39.039
n14342.out[0] (.names)                                           0.261    39.300
n14343.in[1] (.names)                                            1.014    40.314
n14343.out[0] (.names)                                           0.261    40.575
n14348.in[0] (.names)                                            1.014    41.589
n14348.out[0] (.names)                                           0.261    41.850
n8193.in[0] (.names)                                             1.014    42.864
n8193.out[0] (.names)                                            0.261    43.125
n13821.in[1] (.names)                                            1.014    44.139
n13821.out[0] (.names)                                           0.261    44.400
n10377.in[1] (.names)                                            1.014    45.413
n10377.out[0] (.names)                                           0.261    45.674
n13734.in[0] (.names)                                            1.014    46.688
n13734.out[0] (.names)                                           0.261    46.949
n13835.in[1] (.names)                                            1.014    47.963
n13835.out[0] (.names)                                           0.261    48.224
n13837.in[1] (.names)                                            1.014    49.238
n13837.out[0] (.names)                                           0.261    49.499
n13698.in[0] (.names)                                            1.014    50.513
n13698.out[0] (.names)                                           0.261    50.774
n13678.in[0] (.names)                                            1.014    51.787
n13678.out[0] (.names)                                           0.261    52.048
n13679.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13679.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n16852.Q[0] (.latch clocked by pclk)
Endpoint  : n17288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16852.clk[0] (.latch)                                           1.014     1.014
n16852.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17543.in[0] (.names)                                            1.014     2.070
n17543.out[0] (.names)                                           0.261     2.331
n17544.in[2] (.names)                                            1.014     3.344
n17544.out[0] (.names)                                           0.261     3.605
n17562.in[0] (.names)                                            1.014     4.619
n17562.out[0] (.names)                                           0.261     4.880
n17563.in[0] (.names)                                            1.014     5.894
n17563.out[0] (.names)                                           0.261     6.155
n17564.in[0] (.names)                                            1.014     7.169
n17564.out[0] (.names)                                           0.261     7.430
n17568.in[1] (.names)                                            1.014     8.444
n17568.out[0] (.names)                                           0.261     8.705
n17538.in[0] (.names)                                            1.014     9.719
n17538.out[0] (.names)                                           0.261     9.980
n17539.in[0] (.names)                                            1.014    10.993
n17539.out[0] (.names)                                           0.261    11.254
n17571.in[0] (.names)                                            1.014    12.268
n17571.out[0] (.names)                                           0.261    12.529
n17573.in[1] (.names)                                            1.014    13.543
n17573.out[0] (.names)                                           0.261    13.804
n17593.in[1] (.names)                                            1.014    14.818
n17593.out[0] (.names)                                           0.261    15.079
n17594.in[0] (.names)                                            1.014    16.093
n17594.out[0] (.names)                                           0.261    16.354
n17782.in[1] (.names)                                            1.014    17.367
n17782.out[0] (.names)                                           0.261    17.628
n17785.in[1] (.names)                                            1.014    18.642
n17785.out[0] (.names)                                           0.261    18.903
n17786.in[0] (.names)                                            1.014    19.917
n17786.out[0] (.names)                                           0.261    20.178
n17790.in[2] (.names)                                            1.014    21.192
n17790.out[0] (.names)                                           0.261    21.453
n17791.in[0] (.names)                                            1.014    22.467
n17791.out[0] (.names)                                           0.261    22.728
n17756.in[0] (.names)                                            1.014    23.742
n17756.out[0] (.names)                                           0.261    24.003
n17759.in[0] (.names)                                            1.014    25.016
n17759.out[0] (.names)                                           0.261    25.277
n17726.in[1] (.names)                                            1.014    26.291
n17726.out[0] (.names)                                           0.261    26.552
n17760.in[0] (.names)                                            1.014    27.566
n17760.out[0] (.names)                                           0.261    27.827
n17761.in[0] (.names)                                            1.014    28.841
n17761.out[0] (.names)                                           0.261    29.102
n17439.in[2] (.names)                                            1.014    30.116
n17439.out[0] (.names)                                           0.261    30.377
n17440.in[1] (.names)                                            1.014    31.390
n17440.out[0] (.names)                                           0.261    31.651
n15546.in[2] (.names)                                            1.014    32.665
n15546.out[0] (.names)                                           0.261    32.926
n16850.in[0] (.names)                                            1.014    33.940
n16850.out[0] (.names)                                           0.261    34.201
n17897.in[1] (.names)                                            1.014    35.215
n17897.out[0] (.names)                                           0.261    35.476
n17898.in[0] (.names)                                            1.014    36.490
n17898.out[0] (.names)                                           0.261    36.751
n17900.in[1] (.names)                                            1.014    37.765
n17900.out[0] (.names)                                           0.261    38.026
n17804.in[0] (.names)                                            1.014    39.039
n17804.out[0] (.names)                                           0.261    39.300
n2000.in[1] (.names)                                             1.014    40.314
n2000.out[0] (.names)                                            0.261    40.575
n2643.in[2] (.names)                                             1.014    41.589
n2643.out[0] (.names)                                            0.261    41.850
n17002.in[0] (.names)                                            1.014    42.864
n17002.out[0] (.names)                                           0.261    43.125
n16835.in[0] (.names)                                            1.014    44.139
n16835.out[0] (.names)                                           0.261    44.400
n16879.in[1] (.names)                                            1.014    45.413
n16879.out[0] (.names)                                           0.261    45.674
n16887.in[2] (.names)                                            1.014    46.688
n16887.out[0] (.names)                                           0.261    46.949
n16889.in[0] (.names)                                            1.014    47.963
n16889.out[0] (.names)                                           0.261    48.224
n16832.in[1] (.names)                                            1.014    49.238
n16832.out[0] (.names)                                           0.261    49.499
n17291.in[0] (.names)                                            1.014    50.513
n17291.out[0] (.names)                                           0.261    50.774
n2790.in[1] (.names)                                             1.014    51.787
n2790.out[0] (.names)                                            0.261    52.048
n17288.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17288.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n16852.Q[0] (.latch clocked by pclk)
Endpoint  : n2791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16852.clk[0] (.latch)                                           1.014     1.014
n16852.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17543.in[0] (.names)                                            1.014     2.070
n17543.out[0] (.names)                                           0.261     2.331
n17544.in[2] (.names)                                            1.014     3.344
n17544.out[0] (.names)                                           0.261     3.605
n17562.in[0] (.names)                                            1.014     4.619
n17562.out[0] (.names)                                           0.261     4.880
n17563.in[0] (.names)                                            1.014     5.894
n17563.out[0] (.names)                                           0.261     6.155
n17564.in[0] (.names)                                            1.014     7.169
n17564.out[0] (.names)                                           0.261     7.430
n17568.in[1] (.names)                                            1.014     8.444
n17568.out[0] (.names)                                           0.261     8.705
n17538.in[0] (.names)                                            1.014     9.719
n17538.out[0] (.names)                                           0.261     9.980
n17539.in[0] (.names)                                            1.014    10.993
n17539.out[0] (.names)                                           0.261    11.254
n17571.in[0] (.names)                                            1.014    12.268
n17571.out[0] (.names)                                           0.261    12.529
n17573.in[1] (.names)                                            1.014    13.543
n17573.out[0] (.names)                                           0.261    13.804
n17593.in[1] (.names)                                            1.014    14.818
n17593.out[0] (.names)                                           0.261    15.079
n17594.in[0] (.names)                                            1.014    16.093
n17594.out[0] (.names)                                           0.261    16.354
n17782.in[1] (.names)                                            1.014    17.367
n17782.out[0] (.names)                                           0.261    17.628
n17785.in[1] (.names)                                            1.014    18.642
n17785.out[0] (.names)                                           0.261    18.903
n17786.in[0] (.names)                                            1.014    19.917
n17786.out[0] (.names)                                           0.261    20.178
n17790.in[2] (.names)                                            1.014    21.192
n17790.out[0] (.names)                                           0.261    21.453
n17791.in[0] (.names)                                            1.014    22.467
n17791.out[0] (.names)                                           0.261    22.728
n17756.in[0] (.names)                                            1.014    23.742
n17756.out[0] (.names)                                           0.261    24.003
n17759.in[0] (.names)                                            1.014    25.016
n17759.out[0] (.names)                                           0.261    25.277
n17726.in[1] (.names)                                            1.014    26.291
n17726.out[0] (.names)                                           0.261    26.552
n17760.in[0] (.names)                                            1.014    27.566
n17760.out[0] (.names)                                           0.261    27.827
n17761.in[0] (.names)                                            1.014    28.841
n17761.out[0] (.names)                                           0.261    29.102
n17439.in[2] (.names)                                            1.014    30.116
n17439.out[0] (.names)                                           0.261    30.377
n17440.in[1] (.names)                                            1.014    31.390
n17440.out[0] (.names)                                           0.261    31.651
n15546.in[2] (.names)                                            1.014    32.665
n15546.out[0] (.names)                                           0.261    32.926
n16850.in[0] (.names)                                            1.014    33.940
n16850.out[0] (.names)                                           0.261    34.201
n17897.in[1] (.names)                                            1.014    35.215
n17897.out[0] (.names)                                           0.261    35.476
n17898.in[0] (.names)                                            1.014    36.490
n17898.out[0] (.names)                                           0.261    36.751
n17900.in[1] (.names)                                            1.014    37.765
n17900.out[0] (.names)                                           0.261    38.026
n17804.in[0] (.names)                                            1.014    39.039
n17804.out[0] (.names)                                           0.261    39.300
n2000.in[1] (.names)                                             1.014    40.314
n2000.out[0] (.names)                                            0.261    40.575
n2643.in[2] (.names)                                             1.014    41.589
n2643.out[0] (.names)                                            0.261    41.850
n17002.in[0] (.names)                                            1.014    42.864
n17002.out[0] (.names)                                           0.261    43.125
n16835.in[0] (.names)                                            1.014    44.139
n16835.out[0] (.names)                                           0.261    44.400
n16879.in[1] (.names)                                            1.014    45.413
n16879.out[0] (.names)                                           0.261    45.674
n16887.in[2] (.names)                                            1.014    46.688
n16887.out[0] (.names)                                           0.261    46.949
n16889.in[0] (.names)                                            1.014    47.963
n16889.out[0] (.names)                                           0.261    48.224
n16832.in[1] (.names)                                            1.014    49.238
n16832.out[0] (.names)                                           0.261    49.499
n17291.in[0] (.names)                                            1.014    50.513
n17291.out[0] (.names)                                           0.261    50.774
n2790.in[1] (.names)                                             1.014    51.787
n2790.out[0] (.names)                                            0.261    52.048
n2791.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2791.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n16852.Q[0] (.latch clocked by pclk)
Endpoint  : n7982.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16852.clk[0] (.latch)                                           1.014     1.014
n16852.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17543.in[0] (.names)                                            1.014     2.070
n17543.out[0] (.names)                                           0.261     2.331
n17544.in[2] (.names)                                            1.014     3.344
n17544.out[0] (.names)                                           0.261     3.605
n17562.in[0] (.names)                                            1.014     4.619
n17562.out[0] (.names)                                           0.261     4.880
n17563.in[0] (.names)                                            1.014     5.894
n17563.out[0] (.names)                                           0.261     6.155
n17564.in[0] (.names)                                            1.014     7.169
n17564.out[0] (.names)                                           0.261     7.430
n17568.in[1] (.names)                                            1.014     8.444
n17568.out[0] (.names)                                           0.261     8.705
n17538.in[0] (.names)                                            1.014     9.719
n17538.out[0] (.names)                                           0.261     9.980
n17539.in[0] (.names)                                            1.014    10.993
n17539.out[0] (.names)                                           0.261    11.254
n17571.in[0] (.names)                                            1.014    12.268
n17571.out[0] (.names)                                           0.261    12.529
n17573.in[1] (.names)                                            1.014    13.543
n17573.out[0] (.names)                                           0.261    13.804
n17593.in[1] (.names)                                            1.014    14.818
n17593.out[0] (.names)                                           0.261    15.079
n17594.in[0] (.names)                                            1.014    16.093
n17594.out[0] (.names)                                           0.261    16.354
n17782.in[1] (.names)                                            1.014    17.367
n17782.out[0] (.names)                                           0.261    17.628
n17785.in[1] (.names)                                            1.014    18.642
n17785.out[0] (.names)                                           0.261    18.903
n17786.in[0] (.names)                                            1.014    19.917
n17786.out[0] (.names)                                           0.261    20.178
n17790.in[2] (.names)                                            1.014    21.192
n17790.out[0] (.names)                                           0.261    21.453
n17791.in[0] (.names)                                            1.014    22.467
n17791.out[0] (.names)                                           0.261    22.728
n17756.in[0] (.names)                                            1.014    23.742
n17756.out[0] (.names)                                           0.261    24.003
n17759.in[0] (.names)                                            1.014    25.016
n17759.out[0] (.names)                                           0.261    25.277
n17726.in[1] (.names)                                            1.014    26.291
n17726.out[0] (.names)                                           0.261    26.552
n17760.in[0] (.names)                                            1.014    27.566
n17760.out[0] (.names)                                           0.261    27.827
n17761.in[0] (.names)                                            1.014    28.841
n17761.out[0] (.names)                                           0.261    29.102
n17439.in[2] (.names)                                            1.014    30.116
n17439.out[0] (.names)                                           0.261    30.377
n17440.in[1] (.names)                                            1.014    31.390
n17440.out[0] (.names)                                           0.261    31.651
n15546.in[2] (.names)                                            1.014    32.665
n15546.out[0] (.names)                                           0.261    32.926
n16850.in[0] (.names)                                            1.014    33.940
n16850.out[0] (.names)                                           0.261    34.201
n17897.in[1] (.names)                                            1.014    35.215
n17897.out[0] (.names)                                           0.261    35.476
n17898.in[0] (.names)                                            1.014    36.490
n17898.out[0] (.names)                                           0.261    36.751
n17900.in[1] (.names)                                            1.014    37.765
n17900.out[0] (.names)                                           0.261    38.026
n17804.in[0] (.names)                                            1.014    39.039
n17804.out[0] (.names)                                           0.261    39.300
n2000.in[1] (.names)                                             1.014    40.314
n2000.out[0] (.names)                                            0.261    40.575
n2643.in[2] (.names)                                             1.014    41.589
n2643.out[0] (.names)                                            0.261    41.850
n17002.in[0] (.names)                                            1.014    42.864
n17002.out[0] (.names)                                           0.261    43.125
n16835.in[0] (.names)                                            1.014    44.139
n16835.out[0] (.names)                                           0.261    44.400
n16879.in[1] (.names)                                            1.014    45.413
n16879.out[0] (.names)                                           0.261    45.674
n16887.in[2] (.names)                                            1.014    46.688
n16887.out[0] (.names)                                           0.261    46.949
n16889.in[0] (.names)                                            1.014    47.963
n16889.out[0] (.names)                                           0.261    48.224
n16890.in[0] (.names)                                            1.014    49.238
n16890.out[0] (.names)                                           0.261    49.499
n16893.in[1] (.names)                                            1.014    50.513
n16893.out[0] (.names)                                           0.261    50.774
n16894.in[0] (.names)                                            1.014    51.787
n16894.out[0] (.names)                                           0.261    52.048
n7982.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7982.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n16852.Q[0] (.latch clocked by pclk)
Endpoint  : n2029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16852.clk[0] (.latch)                                           1.014     1.014
n16852.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17543.in[0] (.names)                                            1.014     2.070
n17543.out[0] (.names)                                           0.261     2.331
n17544.in[2] (.names)                                            1.014     3.344
n17544.out[0] (.names)                                           0.261     3.605
n17562.in[0] (.names)                                            1.014     4.619
n17562.out[0] (.names)                                           0.261     4.880
n17563.in[0] (.names)                                            1.014     5.894
n17563.out[0] (.names)                                           0.261     6.155
n17564.in[0] (.names)                                            1.014     7.169
n17564.out[0] (.names)                                           0.261     7.430
n17568.in[1] (.names)                                            1.014     8.444
n17568.out[0] (.names)                                           0.261     8.705
n17538.in[0] (.names)                                            1.014     9.719
n17538.out[0] (.names)                                           0.261     9.980
n17539.in[0] (.names)                                            1.014    10.993
n17539.out[0] (.names)                                           0.261    11.254
n17571.in[0] (.names)                                            1.014    12.268
n17571.out[0] (.names)                                           0.261    12.529
n17573.in[1] (.names)                                            1.014    13.543
n17573.out[0] (.names)                                           0.261    13.804
n17593.in[1] (.names)                                            1.014    14.818
n17593.out[0] (.names)                                           0.261    15.079
n17594.in[0] (.names)                                            1.014    16.093
n17594.out[0] (.names)                                           0.261    16.354
n17782.in[1] (.names)                                            1.014    17.367
n17782.out[0] (.names)                                           0.261    17.628
n17785.in[1] (.names)                                            1.014    18.642
n17785.out[0] (.names)                                           0.261    18.903
n17786.in[0] (.names)                                            1.014    19.917
n17786.out[0] (.names)                                           0.261    20.178
n17790.in[2] (.names)                                            1.014    21.192
n17790.out[0] (.names)                                           0.261    21.453
n17791.in[0] (.names)                                            1.014    22.467
n17791.out[0] (.names)                                           0.261    22.728
n17756.in[0] (.names)                                            1.014    23.742
n17756.out[0] (.names)                                           0.261    24.003
n17759.in[0] (.names)                                            1.014    25.016
n17759.out[0] (.names)                                           0.261    25.277
n17726.in[1] (.names)                                            1.014    26.291
n17726.out[0] (.names)                                           0.261    26.552
n17760.in[0] (.names)                                            1.014    27.566
n17760.out[0] (.names)                                           0.261    27.827
n17761.in[0] (.names)                                            1.014    28.841
n17761.out[0] (.names)                                           0.261    29.102
n17439.in[2] (.names)                                            1.014    30.116
n17439.out[0] (.names)                                           0.261    30.377
n17440.in[1] (.names)                                            1.014    31.390
n17440.out[0] (.names)                                           0.261    31.651
n15546.in[2] (.names)                                            1.014    32.665
n15546.out[0] (.names)                                           0.261    32.926
n16850.in[0] (.names)                                            1.014    33.940
n16850.out[0] (.names)                                           0.261    34.201
n17897.in[1] (.names)                                            1.014    35.215
n17897.out[0] (.names)                                           0.261    35.476
n17898.in[0] (.names)                                            1.014    36.490
n17898.out[0] (.names)                                           0.261    36.751
n17900.in[1] (.names)                                            1.014    37.765
n17900.out[0] (.names)                                           0.261    38.026
n17804.in[0] (.names)                                            1.014    39.039
n17804.out[0] (.names)                                           0.261    39.300
n2000.in[1] (.names)                                             1.014    40.314
n2000.out[0] (.names)                                            0.261    40.575
n2643.in[2] (.names)                                             1.014    41.589
n2643.out[0] (.names)                                            0.261    41.850
n17002.in[0] (.names)                                            1.014    42.864
n17002.out[0] (.names)                                           0.261    43.125
n16835.in[0] (.names)                                            1.014    44.139
n16835.out[0] (.names)                                           0.261    44.400
n16879.in[1] (.names)                                            1.014    45.413
n16879.out[0] (.names)                                           0.261    45.674
n16887.in[2] (.names)                                            1.014    46.688
n16887.out[0] (.names)                                           0.261    46.949
n16889.in[0] (.names)                                            1.014    47.963
n16889.out[0] (.names)                                           0.261    48.224
n16890.in[0] (.names)                                            1.014    49.238
n16890.out[0] (.names)                                           0.261    49.499
n16893.in[1] (.names)                                            1.014    50.513
n16893.out[0] (.names)                                           0.261    50.774
n2783.in[0] (.names)                                             1.014    51.787
n2783.out[0] (.names)                                            0.261    52.048
n2029.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2029.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n10631.Q[0] (.latch clocked by pclk)
Endpoint  : n17060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10631.clk[0] (.latch)                                           1.014     1.014
n10631.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16249.in[0] (.names)                                            1.014     2.070
n16249.out[0] (.names)                                           0.261     2.331
n16251.in[1] (.names)                                            1.014     3.344
n16251.out[0] (.names)                                           0.261     3.605
n16252.in[1] (.names)                                            1.014     4.619
n16252.out[0] (.names)                                           0.261     4.880
n16253.in[0] (.names)                                            1.014     5.894
n16253.out[0] (.names)                                           0.261     6.155
n16254.in[0] (.names)                                            1.014     7.169
n16254.out[0] (.names)                                           0.261     7.430
n16056.in[0] (.names)                                            1.014     8.444
n16056.out[0] (.names)                                           0.261     8.705
n16201.in[0] (.names)                                            1.014     9.719
n16201.out[0] (.names)                                           0.261     9.980
n16202.in[2] (.names)                                            1.014    10.993
n16202.out[0] (.names)                                           0.261    11.254
n16204.in[0] (.names)                                            1.014    12.268
n16204.out[0] (.names)                                           0.261    12.529
n16173.in[0] (.names)                                            1.014    13.543
n16173.out[0] (.names)                                           0.261    13.804
n16035.in[2] (.names)                                            1.014    14.818
n16035.out[0] (.names)                                           0.261    15.079
n16036.in[0] (.names)                                            1.014    16.093
n16036.out[0] (.names)                                           0.261    16.354
n16038.in[0] (.names)                                            1.014    17.367
n16038.out[0] (.names)                                           0.261    17.628
n16050.in[1] (.names)                                            1.014    18.642
n16050.out[0] (.names)                                           0.261    18.903
n16057.in[0] (.names)                                            1.014    19.917
n16057.out[0] (.names)                                           0.261    20.178
n16059.in[0] (.names)                                            1.014    21.192
n16059.out[0] (.names)                                           0.261    21.453
n16060.in[1] (.names)                                            1.014    22.467
n16060.out[0] (.names)                                           0.261    22.728
n16088.in[2] (.names)                                            1.014    23.742
n16088.out[0] (.names)                                           0.261    24.003
n16093.in[2] (.names)                                            1.014    25.016
n16093.out[0] (.names)                                           0.261    25.277
n16121.in[0] (.names)                                            1.014    26.291
n16121.out[0] (.names)                                           0.261    26.552
n16427.in[1] (.names)                                            1.014    27.566
n16427.out[0] (.names)                                           0.261    27.827
n16447.in[1] (.names)                                            1.014    28.841
n16447.out[0] (.names)                                           0.261    29.102
n17005.in[1] (.names)                                            1.014    30.116
n17005.out[0] (.names)                                           0.261    30.377
n17006.in[0] (.names)                                            1.014    31.390
n17006.out[0] (.names)                                           0.261    31.651
n17007.in[1] (.names)                                            1.014    32.665
n17007.out[0] (.names)                                           0.261    32.926
n17012.in[0] (.names)                                            1.014    33.940
n17012.out[0] (.names)                                           0.261    34.201
n17014.in[1] (.names)                                            1.014    35.215
n17014.out[0] (.names)                                           0.261    35.476
n17027.in[1] (.names)                                            1.014    36.490
n17027.out[0] (.names)                                           0.261    36.751
n17031.in[0] (.names)                                            1.014    37.765
n17031.out[0] (.names)                                           0.261    38.026
n2844.in[1] (.names)                                             1.014    39.039
n2844.out[0] (.names)                                            0.261    39.300
n17096.in[1] (.names)                                            1.014    40.314
n17096.out[0] (.names)                                           0.261    40.575
n17104.in[0] (.names)                                            1.014    41.589
n17104.out[0] (.names)                                           0.261    41.850
n17105.in[1] (.names)                                            1.014    42.864
n17105.out[0] (.names)                                           0.261    43.125
n17109.in[3] (.names)                                            1.014    44.139
n17109.out[0] (.names)                                           0.261    44.400
n17113.in[1] (.names)                                            1.014    45.413
n17113.out[0] (.names)                                           0.261    45.674
n17094.in[0] (.names)                                            1.014    46.688
n17094.out[0] (.names)                                           0.261    46.949
n17095.in[1] (.names)                                            1.014    47.963
n17095.out[0] (.names)                                           0.261    48.224
n17066.in[0] (.names)                                            1.014    49.238
n17066.out[0] (.names)                                           0.261    49.499
n17049.in[0] (.names)                                            1.014    50.513
n17049.out[0] (.names)                                           0.261    50.774
n17069.in[1] (.names)                                            1.014    51.787
n17069.out[0] (.names)                                           0.261    52.048
n17060.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17060.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n17829.Q[0] (.latch clocked by pclk)
Endpoint  : n7450.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17829.clk[0] (.latch)                                           1.014     1.014
n17829.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17833.in[1] (.names)                                            1.014     2.070
n17833.out[0] (.names)                                           0.261     2.331
n17825.in[0] (.names)                                            1.014     3.344
n17825.out[0] (.names)                                           0.261     3.605
n17140.in[0] (.names)                                            1.014     4.619
n17140.out[0] (.names)                                           0.261     4.880
n17834.in[0] (.names)                                            1.014     5.894
n17834.out[0] (.names)                                           0.261     6.155
n2533.in[1] (.names)                                             1.014     7.169
n2533.out[0] (.names)                                            0.261     7.430
n17159.in[0] (.names)                                            1.014     8.444
n17159.out[0] (.names)                                           0.261     8.705
n17029.in[0] (.names)                                            1.014     9.719
n17029.out[0] (.names)                                           0.261     9.980
n17023.in[0] (.names)                                            1.014    10.993
n17023.out[0] (.names)                                           0.261    11.254
n17024.in[0] (.names)                                            1.014    12.268
n17024.out[0] (.names)                                           0.261    12.529
n17030.in[2] (.names)                                            1.014    13.543
n17030.out[0] (.names)                                           0.261    13.804
n17035.in[0] (.names)                                            1.014    14.818
n17035.out[0] (.names)                                           0.261    15.079
n16962.in[0] (.names)                                            1.014    16.093
n16962.out[0] (.names)                                           0.261    16.354
n17039.in[0] (.names)                                            1.014    17.367
n17039.out[0] (.names)                                           0.261    17.628
n17040.in[0] (.names)                                            1.014    18.642
n17040.out[0] (.names)                                           0.261    18.903
n17050.in[1] (.names)                                            1.014    19.917
n17050.out[0] (.names)                                           0.261    20.178
n16966.in[0] (.names)                                            1.014    21.192
n16966.out[0] (.names)                                           0.261    21.453
n16967.in[1] (.names)                                            1.014    22.467
n16967.out[0] (.names)                                           0.261    22.728
n16972.in[0] (.names)                                            1.014    23.742
n16972.out[0] (.names)                                           0.261    24.003
n17126.in[3] (.names)                                            1.014    25.016
n17126.out[0] (.names)                                           0.261    25.277
n17127.in[0] (.names)                                            1.014    26.291
n17127.out[0] (.names)                                           0.261    26.552
n15525.in[0] (.names)                                            1.014    27.566
n15525.out[0] (.names)                                           0.261    27.827
n16868.in[2] (.names)                                            1.014    28.841
n16868.out[0] (.names)                                           0.261    29.102
n2195.in[0] (.names)                                             1.014    30.116
n2195.out[0] (.names)                                            0.261    30.377
n8094.in[1] (.names)                                             1.014    31.390
n8094.out[0] (.names)                                            0.261    31.651
n8031.in[1] (.names)                                             1.014    32.665
n8031.out[0] (.names)                                            0.261    32.926
n8027.in[1] (.names)                                             1.014    33.940
n8027.out[0] (.names)                                            0.261    34.201
n8032.in[0] (.names)                                             1.014    35.215
n8032.out[0] (.names)                                            0.261    35.476
n8033.in[0] (.names)                                             1.014    36.490
n8033.out[0] (.names)                                            0.261    36.751
n8048.in[0] (.names)                                             1.014    37.765
n8048.out[0] (.names)                                            0.261    38.026
n8090.in[1] (.names)                                             1.014    39.039
n8090.out[0] (.names)                                            0.261    39.300
n7898.in[1] (.names)                                             1.014    40.314
n7898.out[0] (.names)                                            0.261    40.575
n7899.in[1] (.names)                                             1.014    41.589
n7899.out[0] (.names)                                            0.261    41.850
n7901.in[2] (.names)                                             1.014    42.864
n7901.out[0] (.names)                                            0.261    43.125
n7903.in[1] (.names)                                             1.014    44.139
n7903.out[0] (.names)                                            0.261    44.400
n4467.in[0] (.names)                                             1.014    45.413
n4467.out[0] (.names)                                            0.261    45.674
n7908.in[0] (.names)                                             1.014    46.688
n7908.out[0] (.names)                                            0.261    46.949
n7906.in[2] (.names)                                             1.014    47.963
n7906.out[0] (.names)                                            0.261    48.224
n7909.in[0] (.names)                                             1.014    49.238
n7909.out[0] (.names)                                            0.261    49.499
n8080.in[2] (.names)                                             1.014    50.513
n8080.out[0] (.names)                                            0.261    50.774
n4465.in[0] (.names)                                             1.014    51.787
n4465.out[0] (.names)                                            0.261    52.048
n7450.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7450.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n17829.Q[0] (.latch clocked by pclk)
Endpoint  : n3827.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17829.clk[0] (.latch)                                           1.014     1.014
n17829.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17833.in[1] (.names)                                            1.014     2.070
n17833.out[0] (.names)                                           0.261     2.331
n17825.in[0] (.names)                                            1.014     3.344
n17825.out[0] (.names)                                           0.261     3.605
n17140.in[0] (.names)                                            1.014     4.619
n17140.out[0] (.names)                                           0.261     4.880
n17834.in[0] (.names)                                            1.014     5.894
n17834.out[0] (.names)                                           0.261     6.155
n2533.in[1] (.names)                                             1.014     7.169
n2533.out[0] (.names)                                            0.261     7.430
n17159.in[0] (.names)                                            1.014     8.444
n17159.out[0] (.names)                                           0.261     8.705
n17029.in[0] (.names)                                            1.014     9.719
n17029.out[0] (.names)                                           0.261     9.980
n17023.in[0] (.names)                                            1.014    10.993
n17023.out[0] (.names)                                           0.261    11.254
n17024.in[0] (.names)                                            1.014    12.268
n17024.out[0] (.names)                                           0.261    12.529
n17030.in[2] (.names)                                            1.014    13.543
n17030.out[0] (.names)                                           0.261    13.804
n17035.in[0] (.names)                                            1.014    14.818
n17035.out[0] (.names)                                           0.261    15.079
n16962.in[0] (.names)                                            1.014    16.093
n16962.out[0] (.names)                                           0.261    16.354
n17039.in[0] (.names)                                            1.014    17.367
n17039.out[0] (.names)                                           0.261    17.628
n17040.in[0] (.names)                                            1.014    18.642
n17040.out[0] (.names)                                           0.261    18.903
n17050.in[1] (.names)                                            1.014    19.917
n17050.out[0] (.names)                                           0.261    20.178
n16966.in[0] (.names)                                            1.014    21.192
n16966.out[0] (.names)                                           0.261    21.453
n16967.in[1] (.names)                                            1.014    22.467
n16967.out[0] (.names)                                           0.261    22.728
n16972.in[0] (.names)                                            1.014    23.742
n16972.out[0] (.names)                                           0.261    24.003
n17126.in[3] (.names)                                            1.014    25.016
n17126.out[0] (.names)                                           0.261    25.277
n17127.in[0] (.names)                                            1.014    26.291
n17127.out[0] (.names)                                           0.261    26.552
n15525.in[0] (.names)                                            1.014    27.566
n15525.out[0] (.names)                                           0.261    27.827
n16868.in[2] (.names)                                            1.014    28.841
n16868.out[0] (.names)                                           0.261    29.102
n2195.in[0] (.names)                                             1.014    30.116
n2195.out[0] (.names)                                            0.261    30.377
n8094.in[1] (.names)                                             1.014    31.390
n8094.out[0] (.names)                                            0.261    31.651
n8031.in[1] (.names)                                             1.014    32.665
n8031.out[0] (.names)                                            0.261    32.926
n8027.in[1] (.names)                                             1.014    33.940
n8027.out[0] (.names)                                            0.261    34.201
n8032.in[0] (.names)                                             1.014    35.215
n8032.out[0] (.names)                                            0.261    35.476
n8033.in[0] (.names)                                             1.014    36.490
n8033.out[0] (.names)                                            0.261    36.751
n8048.in[0] (.names)                                             1.014    37.765
n8048.out[0] (.names)                                            0.261    38.026
n8090.in[1] (.names)                                             1.014    39.039
n8090.out[0] (.names)                                            0.261    39.300
n7898.in[1] (.names)                                             1.014    40.314
n7898.out[0] (.names)                                            0.261    40.575
n7899.in[1] (.names)                                             1.014    41.589
n7899.out[0] (.names)                                            0.261    41.850
n7901.in[2] (.names)                                             1.014    42.864
n7901.out[0] (.names)                                            0.261    43.125
n7903.in[1] (.names)                                             1.014    44.139
n7903.out[0] (.names)                                            0.261    44.400
n4467.in[0] (.names)                                             1.014    45.413
n4467.out[0] (.names)                                            0.261    45.674
n7908.in[0] (.names)                                             1.014    46.688
n7908.out[0] (.names)                                            0.261    46.949
n7906.in[2] (.names)                                             1.014    47.963
n7906.out[0] (.names)                                            0.261    48.224
n7909.in[0] (.names)                                             1.014    49.238
n7909.out[0] (.names)                                            0.261    49.499
n8080.in[2] (.names)                                             1.014    50.513
n8080.out[0] (.names)                                            0.261    50.774
n4465.in[0] (.names)                                             1.014    51.787
n4465.out[0] (.names)                                            0.261    52.048
n3827.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3827.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n17829.Q[0] (.latch clocked by pclk)
Endpoint  : n5508.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17829.clk[0] (.latch)                                           1.014     1.014
n17829.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17833.in[1] (.names)                                            1.014     2.070
n17833.out[0] (.names)                                           0.261     2.331
n17825.in[0] (.names)                                            1.014     3.344
n17825.out[0] (.names)                                           0.261     3.605
n17140.in[0] (.names)                                            1.014     4.619
n17140.out[0] (.names)                                           0.261     4.880
n17834.in[0] (.names)                                            1.014     5.894
n17834.out[0] (.names)                                           0.261     6.155
n2533.in[1] (.names)                                             1.014     7.169
n2533.out[0] (.names)                                            0.261     7.430
n17159.in[0] (.names)                                            1.014     8.444
n17159.out[0] (.names)                                           0.261     8.705
n17029.in[0] (.names)                                            1.014     9.719
n17029.out[0] (.names)                                           0.261     9.980
n17023.in[0] (.names)                                            1.014    10.993
n17023.out[0] (.names)                                           0.261    11.254
n17024.in[0] (.names)                                            1.014    12.268
n17024.out[0] (.names)                                           0.261    12.529
n17030.in[2] (.names)                                            1.014    13.543
n17030.out[0] (.names)                                           0.261    13.804
n17035.in[0] (.names)                                            1.014    14.818
n17035.out[0] (.names)                                           0.261    15.079
n16962.in[0] (.names)                                            1.014    16.093
n16962.out[0] (.names)                                           0.261    16.354
n17039.in[0] (.names)                                            1.014    17.367
n17039.out[0] (.names)                                           0.261    17.628
n17040.in[0] (.names)                                            1.014    18.642
n17040.out[0] (.names)                                           0.261    18.903
n17050.in[1] (.names)                                            1.014    19.917
n17050.out[0] (.names)                                           0.261    20.178
n16966.in[0] (.names)                                            1.014    21.192
n16966.out[0] (.names)                                           0.261    21.453
n16967.in[1] (.names)                                            1.014    22.467
n16967.out[0] (.names)                                           0.261    22.728
n16972.in[0] (.names)                                            1.014    23.742
n16972.out[0] (.names)                                           0.261    24.003
n17126.in[3] (.names)                                            1.014    25.016
n17126.out[0] (.names)                                           0.261    25.277
n17127.in[0] (.names)                                            1.014    26.291
n17127.out[0] (.names)                                           0.261    26.552
n15525.in[0] (.names)                                            1.014    27.566
n15525.out[0] (.names)                                           0.261    27.827
n16868.in[2] (.names)                                            1.014    28.841
n16868.out[0] (.names)                                           0.261    29.102
n2195.in[0] (.names)                                             1.014    30.116
n2195.out[0] (.names)                                            0.261    30.377
n8094.in[1] (.names)                                             1.014    31.390
n8094.out[0] (.names)                                            0.261    31.651
n8031.in[1] (.names)                                             1.014    32.665
n8031.out[0] (.names)                                            0.261    32.926
n8027.in[1] (.names)                                             1.014    33.940
n8027.out[0] (.names)                                            0.261    34.201
n8032.in[0] (.names)                                             1.014    35.215
n8032.out[0] (.names)                                            0.261    35.476
n8033.in[0] (.names)                                             1.014    36.490
n8033.out[0] (.names)                                            0.261    36.751
n8048.in[0] (.names)                                             1.014    37.765
n8048.out[0] (.names)                                            0.261    38.026
n8090.in[1] (.names)                                             1.014    39.039
n8090.out[0] (.names)                                            0.261    39.300
n7898.in[1] (.names)                                             1.014    40.314
n7898.out[0] (.names)                                            0.261    40.575
n7899.in[1] (.names)                                             1.014    41.589
n7899.out[0] (.names)                                            0.261    41.850
n7901.in[2] (.names)                                             1.014    42.864
n7901.out[0] (.names)                                            0.261    43.125
n7903.in[1] (.names)                                             1.014    44.139
n7903.out[0] (.names)                                            0.261    44.400
n4467.in[0] (.names)                                             1.014    45.413
n4467.out[0] (.names)                                            0.261    45.674
n7908.in[0] (.names)                                             1.014    46.688
n7908.out[0] (.names)                                            0.261    46.949
n7906.in[2] (.names)                                             1.014    47.963
n7906.out[0] (.names)                                            0.261    48.224
n7909.in[0] (.names)                                             1.014    49.238
n7909.out[0] (.names)                                            0.261    49.499
n7910.in[0] (.names)                                             1.014    50.513
n7910.out[0] (.names)                                            0.261    50.774
n6807.in[1] (.names)                                             1.014    51.787
n6807.out[0] (.names)                                            0.261    52.048
n5508.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5508.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n2442.Q[0] (.latch clocked by pclk)
Endpoint  : n3188.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2442.clk[0] (.latch)                                            1.014     1.014
n2442.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17652.in[0] (.names)                                            1.014     2.070
n17652.out[0] (.names)                                           0.261     2.331
n17654.in[0] (.names)                                            1.014     3.344
n17654.out[0] (.names)                                           0.261     3.605
n9523.in[0] (.names)                                             1.014     4.619
n9523.out[0] (.names)                                            0.261     4.880
n18082.in[2] (.names)                                            1.014     5.894
n18082.out[0] (.names)                                           0.261     6.155
n18084.in[1] (.names)                                            1.014     7.169
n18084.out[0] (.names)                                           0.261     7.430
n18077.in[1] (.names)                                            1.014     8.444
n18077.out[0] (.names)                                           0.261     8.705
n17128.in[0] (.names)                                            1.014     9.719
n17128.out[0] (.names)                                           0.261     9.980
n18090.in[0] (.names)                                            1.014    10.993
n18090.out[0] (.names)                                           0.261    11.254
n18086.in[0] (.names)                                            1.014    12.268
n18086.out[0] (.names)                                           0.261    12.529
n18087.in[0] (.names)                                            1.014    13.543
n18087.out[0] (.names)                                           0.261    13.804
n18088.in[0] (.names)                                            1.014    14.818
n18088.out[0] (.names)                                           0.261    15.079
n17599.in[0] (.names)                                            1.014    16.093
n17599.out[0] (.names)                                           0.261    16.354
n18081.in[1] (.names)                                            1.014    17.367
n18081.out[0] (.names)                                           0.261    17.628
n18058.in[0] (.names)                                            1.014    18.642
n18058.out[0] (.names)                                           0.261    18.903
n18095.in[1] (.names)                                            1.014    19.917
n18095.out[0] (.names)                                           0.261    20.178
n18097.in[1] (.names)                                            1.014    21.192
n18097.out[0] (.names)                                           0.261    21.453
n18096.in[0] (.names)                                            1.014    22.467
n18096.out[0] (.names)                                           0.261    22.728
n18070.in[1] (.names)                                            1.014    23.742
n18070.out[0] (.names)                                           0.261    24.003
n6284.in[0] (.names)                                             1.014    25.016
n6284.out[0] (.names)                                            0.261    25.277
n6285.in[2] (.names)                                             1.014    26.291
n6285.out[0] (.names)                                            0.261    26.552
n6286.in[0] (.names)                                             1.014    27.566
n6286.out[0] (.names)                                            0.261    27.827
n6289.in[0] (.names)                                             1.014    28.841
n6289.out[0] (.names)                                            0.261    29.102
n6321.in[1] (.names)                                             1.014    30.116
n6321.out[0] (.names)                                            0.261    30.377
n6322.in[0] (.names)                                             1.014    31.390
n6322.out[0] (.names)                                            0.261    31.651
n4497.in[1] (.names)                                             1.014    32.665
n4497.out[0] (.names)                                            0.261    32.926
n6297.in[0] (.names)                                             1.014    33.940
n6297.out[0] (.names)                                            0.261    34.201
n6298.in[1] (.names)                                             1.014    35.215
n6298.out[0] (.names)                                            0.261    35.476
n6300.in[0] (.names)                                             1.014    36.490
n6300.out[0] (.names)                                            0.261    36.751
n6313.in[0] (.names)                                             1.014    37.765
n6313.out[0] (.names)                                            0.261    38.026
n5218.in[0] (.names)                                             1.014    39.039
n5218.out[0] (.names)                                            0.261    39.300
n2045.in[0] (.names)                                             1.014    40.314
n2045.out[0] (.names)                                            0.261    40.575
n5219.in[0] (.names)                                             1.014    41.589
n5219.out[0] (.names)                                            0.261    41.850
n5221.in[0] (.names)                                             1.014    42.864
n5221.out[0] (.names)                                            0.261    43.125
n5223.in[0] (.names)                                             1.014    44.139
n5223.out[0] (.names)                                            0.261    44.400
n4967.in[1] (.names)                                             1.014    45.413
n4967.out[0] (.names)                                            0.261    45.674
n5261.in[0] (.names)                                             1.014    46.688
n5261.out[0] (.names)                                            0.261    46.949
n5010.in[1] (.names)                                             1.014    47.963
n5010.out[0] (.names)                                            0.261    48.224
n5263.in[0] (.names)                                             1.014    49.238
n5263.out[0] (.names)                                            0.261    49.499
n4575.in[0] (.names)                                             1.014    50.513
n4575.out[0] (.names)                                            0.261    50.774
n3187.in[0] (.names)                                             1.014    51.787
n3187.out[0] (.names)                                            0.261    52.048
n3188.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3188.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n16852.Q[0] (.latch clocked by pclk)
Endpoint  : n17319.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16852.clk[0] (.latch)                                           1.014     1.014
n16852.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17543.in[0] (.names)                                            1.014     2.070
n17543.out[0] (.names)                                           0.261     2.331
n17544.in[2] (.names)                                            1.014     3.344
n17544.out[0] (.names)                                           0.261     3.605
n17562.in[0] (.names)                                            1.014     4.619
n17562.out[0] (.names)                                           0.261     4.880
n17563.in[0] (.names)                                            1.014     5.894
n17563.out[0] (.names)                                           0.261     6.155
n17564.in[0] (.names)                                            1.014     7.169
n17564.out[0] (.names)                                           0.261     7.430
n17568.in[1] (.names)                                            1.014     8.444
n17568.out[0] (.names)                                           0.261     8.705
n17538.in[0] (.names)                                            1.014     9.719
n17538.out[0] (.names)                                           0.261     9.980
n17539.in[0] (.names)                                            1.014    10.993
n17539.out[0] (.names)                                           0.261    11.254
n17571.in[0] (.names)                                            1.014    12.268
n17571.out[0] (.names)                                           0.261    12.529
n17573.in[1] (.names)                                            1.014    13.543
n17573.out[0] (.names)                                           0.261    13.804
n17593.in[1] (.names)                                            1.014    14.818
n17593.out[0] (.names)                                           0.261    15.079
n17594.in[0] (.names)                                            1.014    16.093
n17594.out[0] (.names)                                           0.261    16.354
n17782.in[1] (.names)                                            1.014    17.367
n17782.out[0] (.names)                                           0.261    17.628
n17785.in[1] (.names)                                            1.014    18.642
n17785.out[0] (.names)                                           0.261    18.903
n17786.in[0] (.names)                                            1.014    19.917
n17786.out[0] (.names)                                           0.261    20.178
n17790.in[2] (.names)                                            1.014    21.192
n17790.out[0] (.names)                                           0.261    21.453
n17791.in[0] (.names)                                            1.014    22.467
n17791.out[0] (.names)                                           0.261    22.728
n17756.in[0] (.names)                                            1.014    23.742
n17756.out[0] (.names)                                           0.261    24.003
n17759.in[0] (.names)                                            1.014    25.016
n17759.out[0] (.names)                                           0.261    25.277
n17726.in[1] (.names)                                            1.014    26.291
n17726.out[0] (.names)                                           0.261    26.552
n17760.in[0] (.names)                                            1.014    27.566
n17760.out[0] (.names)                                           0.261    27.827
n17761.in[0] (.names)                                            1.014    28.841
n17761.out[0] (.names)                                           0.261    29.102
n17517.in[1] (.names)                                            1.014    30.116
n17517.out[0] (.names)                                           0.261    30.377
n2104.in[0] (.names)                                             1.014    31.390
n2104.out[0] (.names)                                            0.261    31.651
n17743.in[2] (.names)                                            1.014    32.665
n17743.out[0] (.names)                                           0.261    32.926
n17326.in[0] (.names)                                            1.014    33.940
n17326.out[0] (.names)                                           0.261    34.201
n17744.in[0] (.names)                                            1.014    35.215
n17744.out[0] (.names)                                           0.261    35.476
n17753.in[2] (.names)                                            1.014    36.490
n17753.out[0] (.names)                                           0.261    36.751
n2356.in[1] (.names)                                             1.014    37.765
n2356.out[0] (.names)                                            0.261    38.026
n18076.in[1] (.names)                                            1.014    39.039
n18076.out[0] (.names)                                           0.261    39.300
n18064.in[2] (.names)                                            1.014    40.314
n18064.out[0] (.names)                                           0.261    40.575
n17341.in[1] (.names)                                            1.014    41.589
n17341.out[0] (.names)                                           0.261    41.850
n18065.in[1] (.names)                                            1.014    42.864
n18065.out[0] (.names)                                           0.261    43.125
n17332.in[0] (.names)                                            1.014    44.139
n17332.out[0] (.names)                                           0.261    44.400
n17328.in[0] (.names)                                            1.014    45.413
n17328.out[0] (.names)                                           0.261    45.674
n18060.in[0] (.names)                                            1.014    46.688
n18060.out[0] (.names)                                           0.261    46.949
n18068.in[2] (.names)                                            1.014    47.963
n18068.out[0] (.names)                                           0.261    48.224
n18072.in[0] (.names)                                            1.014    49.238
n18072.out[0] (.names)                                           0.261    49.499
n17340.in[0] (.names)                                            1.014    50.513
n17340.out[0] (.names)                                           0.261    50.774
n17318.in[0] (.names)                                            1.014    51.787
n17318.out[0] (.names)                                           0.261    52.048
n17319.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17319.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n4532.Q[0] (.latch clocked by pclk)
Endpoint  : n2269.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4532.clk[0] (.latch)                                            1.014     1.014
n4532.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7392.in[1] (.names)                                             1.014     2.070
n7392.out[0] (.names)                                            0.261     2.331
n7276.in[2] (.names)                                             1.014     3.344
n7276.out[0] (.names)                                            0.261     3.605
n7397.in[1] (.names)                                             1.014     4.619
n7397.out[0] (.names)                                            0.261     4.880
n7398.in[0] (.names)                                             1.014     5.894
n7398.out[0] (.names)                                            0.261     6.155
n7435.in[1] (.names)                                             1.014     7.169
n7435.out[0] (.names)                                            0.261     7.430
n4139.in[0] (.names)                                             1.014     8.444
n4139.out[0] (.names)                                            0.261     8.705
n4136.in[0] (.names)                                             1.014     9.719
n4136.out[0] (.names)                                            0.261     9.980
n4140.in[0] (.names)                                             1.014    10.993
n4140.out[0] (.names)                                            0.261    11.254
n4143.in[2] (.names)                                             1.014    12.268
n4143.out[0] (.names)                                            0.261    12.529
n4144.in[0] (.names)                                             1.014    13.543
n4144.out[0] (.names)                                            0.261    13.804
n4145.in[0] (.names)                                             1.014    14.818
n4145.out[0] (.names)                                            0.261    15.079
n4160.in[0] (.names)                                             1.014    16.093
n4160.out[0] (.names)                                            0.261    16.354
n3179.in[0] (.names)                                             1.014    17.367
n3179.out[0] (.names)                                            0.261    17.628
n4018.in[1] (.names)                                             1.014    18.642
n4018.out[0] (.names)                                            0.261    18.903
n4019.in[1] (.names)                                             1.014    19.917
n4019.out[0] (.names)                                            0.261    20.178
n4027.in[0] (.names)                                             1.014    21.192
n4027.out[0] (.names)                                            0.261    21.453
n4020.in[0] (.names)                                             1.014    22.467
n4020.out[0] (.names)                                            0.261    22.728
n4023.in[0] (.names)                                             1.014    23.742
n4023.out[0] (.names)                                            0.261    24.003
n4032.in[2] (.names)                                             1.014    25.016
n4032.out[0] (.names)                                            0.261    25.277
n4058.in[1] (.names)                                             1.014    26.291
n4058.out[0] (.names)                                            0.261    26.552
n4039.in[1] (.names)                                             1.014    27.566
n4039.out[0] (.names)                                            0.261    27.827
n4040.in[0] (.names)                                             1.014    28.841
n4040.out[0] (.names)                                            0.261    29.102
n4041.in[0] (.names)                                             1.014    30.116
n4041.out[0] (.names)                                            0.261    30.377
n4037.in[0] (.names)                                             1.014    31.390
n4037.out[0] (.names)                                            0.261    31.651
n3574.in[0] (.names)                                             1.014    32.665
n3574.out[0] (.names)                                            0.261    32.926
n4046.in[0] (.names)                                             1.014    33.940
n4046.out[0] (.names)                                            0.261    34.201
n4047.in[0] (.names)                                             1.014    35.215
n4047.out[0] (.names)                                            0.261    35.476
n4049.in[0] (.names)                                             1.014    36.490
n4049.out[0] (.names)                                            0.261    36.751
n4050.in[0] (.names)                                             1.014    37.765
n4050.out[0] (.names)                                            0.261    38.026
n3271.in[0] (.names)                                             1.014    39.039
n3271.out[0] (.names)                                            0.261    39.300
n4053.in[0] (.names)                                             1.014    40.314
n4053.out[0] (.names)                                            0.261    40.575
n4051.in[1] (.names)                                             1.014    41.589
n4051.out[0] (.names)                                            0.261    41.850
n4052.in[0] (.names)                                             1.014    42.864
n4052.out[0] (.names)                                            0.261    43.125
n4423.in[0] (.names)                                             1.014    44.139
n4423.out[0] (.names)                                            0.261    44.400
n1967.in[0] (.names)                                             1.014    45.413
n1967.out[0] (.names)                                            0.261    45.674
n16788.in[1] (.names)                                            1.014    46.688
n16788.out[0] (.names)                                           0.261    46.949
n17070.in[0] (.names)                                            1.014    47.963
n17070.out[0] (.names)                                           0.261    48.224
n17071.in[0] (.names)                                            1.014    49.238
n17071.out[0] (.names)                                           0.261    49.499
n17274.in[0] (.names)                                            1.014    50.513
n17274.out[0] (.names)                                           0.261    50.774
n2921.in[1] (.names)                                             1.014    51.787
n2921.out[0] (.names)                                            0.261    52.048
n2269.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2269.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n4532.Q[0] (.latch clocked by pclk)
Endpoint  : n16870.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4532.clk[0] (.latch)                                            1.014     1.014
n4532.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7392.in[1] (.names)                                             1.014     2.070
n7392.out[0] (.names)                                            0.261     2.331
n7276.in[2] (.names)                                             1.014     3.344
n7276.out[0] (.names)                                            0.261     3.605
n7397.in[1] (.names)                                             1.014     4.619
n7397.out[0] (.names)                                            0.261     4.880
n7398.in[0] (.names)                                             1.014     5.894
n7398.out[0] (.names)                                            0.261     6.155
n7435.in[1] (.names)                                             1.014     7.169
n7435.out[0] (.names)                                            0.261     7.430
n4139.in[0] (.names)                                             1.014     8.444
n4139.out[0] (.names)                                            0.261     8.705
n4136.in[0] (.names)                                             1.014     9.719
n4136.out[0] (.names)                                            0.261     9.980
n4140.in[0] (.names)                                             1.014    10.993
n4140.out[0] (.names)                                            0.261    11.254
n4143.in[2] (.names)                                             1.014    12.268
n4143.out[0] (.names)                                            0.261    12.529
n4144.in[0] (.names)                                             1.014    13.543
n4144.out[0] (.names)                                            0.261    13.804
n4145.in[0] (.names)                                             1.014    14.818
n4145.out[0] (.names)                                            0.261    15.079
n4160.in[0] (.names)                                             1.014    16.093
n4160.out[0] (.names)                                            0.261    16.354
n3179.in[0] (.names)                                             1.014    17.367
n3179.out[0] (.names)                                            0.261    17.628
n4018.in[1] (.names)                                             1.014    18.642
n4018.out[0] (.names)                                            0.261    18.903
n4019.in[1] (.names)                                             1.014    19.917
n4019.out[0] (.names)                                            0.261    20.178
n4027.in[0] (.names)                                             1.014    21.192
n4027.out[0] (.names)                                            0.261    21.453
n4020.in[0] (.names)                                             1.014    22.467
n4020.out[0] (.names)                                            0.261    22.728
n4023.in[0] (.names)                                             1.014    23.742
n4023.out[0] (.names)                                            0.261    24.003
n4032.in[2] (.names)                                             1.014    25.016
n4032.out[0] (.names)                                            0.261    25.277
n4058.in[1] (.names)                                             1.014    26.291
n4058.out[0] (.names)                                            0.261    26.552
n4039.in[1] (.names)                                             1.014    27.566
n4039.out[0] (.names)                                            0.261    27.827
n4040.in[0] (.names)                                             1.014    28.841
n4040.out[0] (.names)                                            0.261    29.102
n4041.in[0] (.names)                                             1.014    30.116
n4041.out[0] (.names)                                            0.261    30.377
n4037.in[0] (.names)                                             1.014    31.390
n4037.out[0] (.names)                                            0.261    31.651
n3574.in[0] (.names)                                             1.014    32.665
n3574.out[0] (.names)                                            0.261    32.926
n4046.in[0] (.names)                                             1.014    33.940
n4046.out[0] (.names)                                            0.261    34.201
n4047.in[0] (.names)                                             1.014    35.215
n4047.out[0] (.names)                                            0.261    35.476
n4049.in[0] (.names)                                             1.014    36.490
n4049.out[0] (.names)                                            0.261    36.751
n4050.in[0] (.names)                                             1.014    37.765
n4050.out[0] (.names)                                            0.261    38.026
n3271.in[0] (.names)                                             1.014    39.039
n3271.out[0] (.names)                                            0.261    39.300
n4053.in[0] (.names)                                             1.014    40.314
n4053.out[0] (.names)                                            0.261    40.575
n4051.in[1] (.names)                                             1.014    41.589
n4051.out[0] (.names)                                            0.261    41.850
n4052.in[0] (.names)                                             1.014    42.864
n4052.out[0] (.names)                                            0.261    43.125
n4423.in[0] (.names)                                             1.014    44.139
n4423.out[0] (.names)                                            0.261    44.400
n1967.in[0] (.names)                                             1.014    45.413
n1967.out[0] (.names)                                            0.261    45.674
n16788.in[1] (.names)                                            1.014    46.688
n16788.out[0] (.names)                                           0.261    46.949
n17070.in[0] (.names)                                            1.014    47.963
n17070.out[0] (.names)                                           0.261    48.224
n17071.in[0] (.names)                                            1.014    49.238
n17071.out[0] (.names)                                           0.261    49.499
n17072.in[0] (.names)                                            1.014    50.513
n17072.out[0] (.names)                                           0.261    50.774
n15528.in[1] (.names)                                            1.014    51.787
n15528.out[0] (.names)                                           0.261    52.048
n16870.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16870.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n4532.Q[0] (.latch clocked by pclk)
Endpoint  : n15529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4532.clk[0] (.latch)                                            1.014     1.014
n4532.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7392.in[1] (.names)                                             1.014     2.070
n7392.out[0] (.names)                                            0.261     2.331
n7276.in[2] (.names)                                             1.014     3.344
n7276.out[0] (.names)                                            0.261     3.605
n7397.in[1] (.names)                                             1.014     4.619
n7397.out[0] (.names)                                            0.261     4.880
n7398.in[0] (.names)                                             1.014     5.894
n7398.out[0] (.names)                                            0.261     6.155
n7435.in[1] (.names)                                             1.014     7.169
n7435.out[0] (.names)                                            0.261     7.430
n4139.in[0] (.names)                                             1.014     8.444
n4139.out[0] (.names)                                            0.261     8.705
n4136.in[0] (.names)                                             1.014     9.719
n4136.out[0] (.names)                                            0.261     9.980
n4140.in[0] (.names)                                             1.014    10.993
n4140.out[0] (.names)                                            0.261    11.254
n4143.in[2] (.names)                                             1.014    12.268
n4143.out[0] (.names)                                            0.261    12.529
n4144.in[0] (.names)                                             1.014    13.543
n4144.out[0] (.names)                                            0.261    13.804
n4145.in[0] (.names)                                             1.014    14.818
n4145.out[0] (.names)                                            0.261    15.079
n4160.in[0] (.names)                                             1.014    16.093
n4160.out[0] (.names)                                            0.261    16.354
n3179.in[0] (.names)                                             1.014    17.367
n3179.out[0] (.names)                                            0.261    17.628
n4018.in[1] (.names)                                             1.014    18.642
n4018.out[0] (.names)                                            0.261    18.903
n4019.in[1] (.names)                                             1.014    19.917
n4019.out[0] (.names)                                            0.261    20.178
n4027.in[0] (.names)                                             1.014    21.192
n4027.out[0] (.names)                                            0.261    21.453
n4020.in[0] (.names)                                             1.014    22.467
n4020.out[0] (.names)                                            0.261    22.728
n4023.in[0] (.names)                                             1.014    23.742
n4023.out[0] (.names)                                            0.261    24.003
n4032.in[2] (.names)                                             1.014    25.016
n4032.out[0] (.names)                                            0.261    25.277
n4058.in[1] (.names)                                             1.014    26.291
n4058.out[0] (.names)                                            0.261    26.552
n4039.in[1] (.names)                                             1.014    27.566
n4039.out[0] (.names)                                            0.261    27.827
n4040.in[0] (.names)                                             1.014    28.841
n4040.out[0] (.names)                                            0.261    29.102
n4041.in[0] (.names)                                             1.014    30.116
n4041.out[0] (.names)                                            0.261    30.377
n4037.in[0] (.names)                                             1.014    31.390
n4037.out[0] (.names)                                            0.261    31.651
n3574.in[0] (.names)                                             1.014    32.665
n3574.out[0] (.names)                                            0.261    32.926
n4046.in[0] (.names)                                             1.014    33.940
n4046.out[0] (.names)                                            0.261    34.201
n4047.in[0] (.names)                                             1.014    35.215
n4047.out[0] (.names)                                            0.261    35.476
n4049.in[0] (.names)                                             1.014    36.490
n4049.out[0] (.names)                                            0.261    36.751
n4050.in[0] (.names)                                             1.014    37.765
n4050.out[0] (.names)                                            0.261    38.026
n3271.in[0] (.names)                                             1.014    39.039
n3271.out[0] (.names)                                            0.261    39.300
n4053.in[0] (.names)                                             1.014    40.314
n4053.out[0] (.names)                                            0.261    40.575
n4051.in[1] (.names)                                             1.014    41.589
n4051.out[0] (.names)                                            0.261    41.850
n4052.in[0] (.names)                                             1.014    42.864
n4052.out[0] (.names)                                            0.261    43.125
n4423.in[0] (.names)                                             1.014    44.139
n4423.out[0] (.names)                                            0.261    44.400
n1967.in[0] (.names)                                             1.014    45.413
n1967.out[0] (.names)                                            0.261    45.674
n16788.in[1] (.names)                                            1.014    46.688
n16788.out[0] (.names)                                           0.261    46.949
n17070.in[0] (.names)                                            1.014    47.963
n17070.out[0] (.names)                                           0.261    48.224
n17071.in[0] (.names)                                            1.014    49.238
n17071.out[0] (.names)                                           0.261    49.499
n17072.in[0] (.names)                                            1.014    50.513
n17072.out[0] (.names)                                           0.261    50.774
n15528.in[1] (.names)                                            1.014    51.787
n15528.out[0] (.names)                                           0.261    52.048
n15529.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15529.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n5235.Q[0] (.latch clocked by pclk)
Endpoint  : n2464.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5235.clk[0] (.latch)                                            1.014     1.014
n5235.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4090.in[1] (.names)                                             1.014     2.070
n4090.out[0] (.names)                                            0.261     2.331
n4064.in[1] (.names)                                             1.014     3.344
n4064.out[0] (.names)                                            0.261     3.605
n4063.in[1] (.names)                                             1.014     4.619
n4063.out[0] (.names)                                            0.261     4.880
n4025.in[0] (.names)                                             1.014     5.894
n4025.out[0] (.names)                                            0.261     6.155
n4069.in[0] (.names)                                             1.014     7.169
n4069.out[0] (.names)                                            0.261     7.430
n4070.in[0] (.names)                                             1.014     8.444
n4070.out[0] (.names)                                            0.261     8.705
n4071.in[0] (.names)                                             1.014     9.719
n4071.out[0] (.names)                                            0.261     9.980
n2102.in[2] (.names)                                             1.014    10.993
n2102.out[0] (.names)                                            0.261    11.254
n6406.in[0] (.names)                                             1.014    12.268
n6406.out[0] (.names)                                            0.261    12.529
n6404.in[1] (.names)                                             1.014    13.543
n6404.out[0] (.names)                                            0.261    13.804
n6407.in[0] (.names)                                             1.014    14.818
n6407.out[0] (.names)                                            0.261    15.079
n6408.in[0] (.names)                                             1.014    16.093
n6408.out[0] (.names)                                            0.261    16.354
n6409.in[0] (.names)                                             1.014    17.367
n6409.out[0] (.names)                                            0.261    17.628
n6350.in[0] (.names)                                             1.014    18.642
n6350.out[0] (.names)                                            0.261    18.903
n6352.in[0] (.names)                                             1.014    19.917
n6352.out[0] (.names)                                            0.261    20.178
n2517.in[1] (.names)                                             1.014    21.192
n2517.out[0] (.names)                                            0.261    21.453
n4271.in[2] (.names)                                             1.014    22.467
n4271.out[0] (.names)                                            0.261    22.728
n4272.in[1] (.names)                                             1.014    23.742
n4272.out[0] (.names)                                            0.261    24.003
n4273.in[0] (.names)                                             1.014    25.016
n4273.out[0] (.names)                                            0.261    25.277
n4288.in[1] (.names)                                             1.014    26.291
n4288.out[0] (.names)                                            0.261    26.552
n4292.in[1] (.names)                                             1.014    27.566
n4292.out[0] (.names)                                            0.261    27.827
n4294.in[1] (.names)                                             1.014    28.841
n4294.out[0] (.names)                                            0.261    29.102
n4296.in[1] (.names)                                             1.014    30.116
n4296.out[0] (.names)                                            0.261    30.377
n4303.in[0] (.names)                                             1.014    31.390
n4303.out[0] (.names)                                            0.261    31.651
n4304.in[0] (.names)                                             1.014    32.665
n4304.out[0] (.names)                                            0.261    32.926
n4305.in[1] (.names)                                             1.014    33.940
n4305.out[0] (.names)                                            0.261    34.201
n4307.in[0] (.names)                                             1.014    35.215
n4307.out[0] (.names)                                            0.261    35.476
n4318.in[1] (.names)                                             1.014    36.490
n4318.out[0] (.names)                                            0.261    36.751
n4319.in[2] (.names)                                             1.014    37.765
n4319.out[0] (.names)                                            0.261    38.026
n4320.in[2] (.names)                                             1.014    39.039
n4320.out[0] (.names)                                            0.261    39.300
n4321.in[0] (.names)                                             1.014    40.314
n4321.out[0] (.names)                                            0.261    40.575
n4322.in[0] (.names)                                             1.014    41.589
n4322.out[0] (.names)                                            0.261    41.850
n4327.in[0] (.names)                                             1.014    42.864
n4327.out[0] (.names)                                            0.261    43.125
n4328.in[2] (.names)                                             1.014    44.139
n4328.out[0] (.names)                                            0.261    44.400
n4330.in[1] (.names)                                             1.014    45.413
n4330.out[0] (.names)                                            0.261    45.674
n3184.in[0] (.names)                                             1.014    46.688
n3184.out[0] (.names)                                            0.261    46.949
n4332.in[1] (.names)                                             1.014    47.963
n4332.out[0] (.names)                                            0.261    48.224
n3241.in[0] (.names)                                             1.014    49.238
n3241.out[0] (.names)                                            0.261    49.499
n2460.in[0] (.names)                                             1.014    50.513
n2460.out[0] (.names)                                            0.261    50.774
n3223.in[0] (.names)                                             1.014    51.787
n3223.out[0] (.names)                                            0.261    52.048
n2464.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2464.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n10631.Q[0] (.latch clocked by pclk)
Endpoint  : n2208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10631.clk[0] (.latch)                                           1.014     1.014
n10631.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16249.in[0] (.names)                                            1.014     2.070
n16249.out[0] (.names)                                           0.261     2.331
n16251.in[1] (.names)                                            1.014     3.344
n16251.out[0] (.names)                                           0.261     3.605
n16252.in[1] (.names)                                            1.014     4.619
n16252.out[0] (.names)                                           0.261     4.880
n16253.in[0] (.names)                                            1.014     5.894
n16253.out[0] (.names)                                           0.261     6.155
n16254.in[0] (.names)                                            1.014     7.169
n16254.out[0] (.names)                                           0.261     7.430
n16056.in[0] (.names)                                            1.014     8.444
n16056.out[0] (.names)                                           0.261     8.705
n16201.in[0] (.names)                                            1.014     9.719
n16201.out[0] (.names)                                           0.261     9.980
n16202.in[2] (.names)                                            1.014    10.993
n16202.out[0] (.names)                                           0.261    11.254
n16204.in[0] (.names)                                            1.014    12.268
n16204.out[0] (.names)                                           0.261    12.529
n16173.in[0] (.names)                                            1.014    13.543
n16173.out[0] (.names)                                           0.261    13.804
n16035.in[2] (.names)                                            1.014    14.818
n16035.out[0] (.names)                                           0.261    15.079
n16036.in[0] (.names)                                            1.014    16.093
n16036.out[0] (.names)                                           0.261    16.354
n16038.in[0] (.names)                                            1.014    17.367
n16038.out[0] (.names)                                           0.261    17.628
n16050.in[1] (.names)                                            1.014    18.642
n16050.out[0] (.names)                                           0.261    18.903
n16057.in[0] (.names)                                            1.014    19.917
n16057.out[0] (.names)                                           0.261    20.178
n16059.in[0] (.names)                                            1.014    21.192
n16059.out[0] (.names)                                           0.261    21.453
n16060.in[1] (.names)                                            1.014    22.467
n16060.out[0] (.names)                                           0.261    22.728
n16088.in[2] (.names)                                            1.014    23.742
n16088.out[0] (.names)                                           0.261    24.003
n16093.in[2] (.names)                                            1.014    25.016
n16093.out[0] (.names)                                           0.261    25.277
n16094.in[1] (.names)                                            1.014    26.291
n16094.out[0] (.names)                                           0.261    26.552
n16133.in[1] (.names)                                            1.014    27.566
n16133.out[0] (.names)                                           0.261    27.827
n16136.in[0] (.names)                                            1.014    28.841
n16136.out[0] (.names)                                           0.261    29.102
n15578.in[1] (.names)                                            1.014    30.116
n15578.out[0] (.names)                                           0.261    30.377
n16507.in[1] (.names)                                            1.014    31.390
n16507.out[0] (.names)                                           0.261    31.651
n16508.in[1] (.names)                                            1.014    32.665
n16508.out[0] (.names)                                           0.261    32.926
n16509.in[2] (.names)                                            1.014    33.940
n16509.out[0] (.names)                                           0.261    34.201
n16511.in[0] (.names)                                            1.014    35.215
n16511.out[0] (.names)                                           0.261    35.476
n15591.in[1] (.names)                                            1.014    36.490
n15591.out[0] (.names)                                           0.261    36.751
n16513.in[0] (.names)                                            1.014    37.765
n16513.out[0] (.names)                                           0.261    38.026
n16521.in[2] (.names)                                            1.014    39.039
n16521.out[0] (.names)                                           0.261    39.300
n2018.in[0] (.names)                                             1.014    40.314
n2018.out[0] (.names)                                            0.261    40.575
n16525.in[0] (.names)                                            1.014    41.589
n16525.out[0] (.names)                                           0.261    41.850
n16504.in[0] (.names)                                            1.014    42.864
n16504.out[0] (.names)                                           0.261    43.125
n16526.in[1] (.names)                                            1.014    44.139
n16526.out[0] (.names)                                           0.261    44.400
n16535.in[1] (.names)                                            1.014    45.413
n16535.out[0] (.names)                                           0.261    45.674
n16536.in[0] (.names)                                            1.014    46.688
n16536.out[0] (.names)                                           0.261    46.949
n16519.in[1] (.names)                                            1.014    47.963
n16519.out[0] (.names)                                           0.261    48.224
n16538.in[1] (.names)                                            1.014    49.238
n16538.out[0] (.names)                                           0.261    49.499
n2063.in[1] (.names)                                             1.014    50.513
n2063.out[0] (.names)                                            0.261    50.774
n2847.in[1] (.names)                                             1.014    51.787
n2847.out[0] (.names)                                            0.261    52.048
n2208.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2208.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
