{"Source Block": ["oh/elink/hdl/erx_cfg.v@86:96@HdlStmAssign", "   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n\n   //read/write decode\n   assign ecfg_write  = mi_en &  mi_we;\n   assign ecfg_read   = mi_en & ~mi_we;   \n\n   //Config write enables\n   assign rx_cfg_write      = ecfg_write & (mi_addr[RFAW+1:2]==`ERX_CFG);\n   assign rx_offset_write   = ecfg_write & (mi_addr[RFAW+1:2]==`ERX_OFFSET);\n"], "Clone Blocks": [["oh/elink/hdl/etx_cfg.v@80:90", "   /*****************************/\n   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n\n   //read/write decode\n   assign ecfg_write  = mi_en &  mi_we;\n   assign ecfg_read   = mi_en & ~mi_we;   \n\n   //Config write enables \n   assign tx_version_write  = ecfg_write & (mi_addr[RFAW+1:2]==`E_VERSION);\n   assign tx_cfg_write      = ecfg_write & (mi_addr[RFAW+1:2]==`ETX_CFG);\n"], ["oh/elink/hdl/erx_cfg.v@87:97", "   /*ADDRESS DECODE LOGIC       */\n   /*****************************/\n\n   //read/write decode\n   assign ecfg_write  = mi_en &  mi_we;\n   assign ecfg_read   = mi_en & ~mi_we;   \n\n   //Config write enables\n   assign rx_cfg_write      = ecfg_write & (mi_addr[RFAW+1:2]==`ERX_CFG);\n   assign rx_offset_write   = ecfg_write & (mi_addr[RFAW+1:2]==`ERX_OFFSET);\n   assign rx_idelay0_write  = ecfg_write & (mi_addr[RFAW+1:2]==`ERX_IDELAY0);\n"]], "Diff Content": {"Delete": [[91, "   assign ecfg_write  = mi_en &  mi_we;\n"]], "Add": []}}