Class               | Category      | Extension     | IsaSet        | BaseCode    | Mod       | Reg       | Pattern                                                                                             | Operands
 | BZHI                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VNP not64 VL128  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                              | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | BZHI                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VNP W0 mode64 VL128  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                          | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | BZHI                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VNP not64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                     | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | BZHI                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VNP W0 mode64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | BZHI                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VNP W1 VL128 mode64  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                          | REG0=VGPR64_R():w:q  MEM0:r:q REG1=VGPR64_N():r:q
 | BZHI                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VNP W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                  | REG0=VGPR64_R():w:q REG1=VGPR64_B():r:q REG2=VGPR64_N():r:q
 | MULX                 | BMI2           | BMI2           |                | f6           | 0b11       | rrr        | VV1 0xF6 VF2 V0F38 not64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                      | REG0=VGPR32_R():w:d REG1=VGPR32_N():w:d REG2=VGPR32_B():r:d REG3=XED_REG_EDX:r:SUPP
 | MULX                 | BMI2           | BMI2           |                | f6           | 0b11       | rrr        | VV1 0xF6 VF2 V0F38 W0 mode64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                  | REG0=VGPR32_R():w:d REG1=VGPR32_N():w:d REG2=VGPR32_B():r:d REG3=XED_REG_EDX:r:SUPP
 | MULX                 | BMI2           | BMI2           |                | f6           | mm         | rrr        | VV1 0xF6 VF2 V0F38 not64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                               | REG0=VGPR32_R():w:d REG1=VGPR32_N():w:d MEM0:r:d  REG2=XED_REG_EDX:r:SUPP
 | MULX                 | BMI2           | BMI2           |                | f6           | mm         | rrr        | VV1 0xF6 VF2 V0F38 W0 mode64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR32_R():w:d REG1=VGPR32_N():w:d MEM0:r:d  REG2=XED_REG_EDX:r:SUPP
 | MULX                 | BMI2           | BMI2           |                | f6           | 0b11       | rrr        | VV1 0xF6 VF2 V0F38 W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                  | REG0=VGPR64_R():w:q REG1=VGPR64_N():w:q REG2=VGPR64_B():r:q REG3=XED_REG_RDX:r:SUPP
 | MULX                 | BMI2           | BMI2           |                | f6           | mm         | rrr        | VV1 0xF6 VF2 V0F38 W1 VL128 mode64  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                          | REG0=VGPR64_R():w:q REG1=VGPR64_N():w:q MEM0:r:q REG2=XED_REG_RDX:r:SUPP
 | PDEP                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VF2 not64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                               | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d MEM0:r:d
 | PDEP                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VF2 W0 mode64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d MEM0:r:d
 | PDEP                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VF2 not64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                      | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d REG2=VGPR32_B():r:d
 | PDEP                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VF2 W0 mode64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                  | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d REG2=VGPR32_B():r:d
 | PDEP                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VF2 W1 VL128 mode64 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR64_R():w:q REG1=VGPR64_N():r:q MEM0:r:q
 | PDEP                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VF2 W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                  | REG0=VGPR64_R():w:q REG1=VGPR64_N():r:q REG2=VGPR64_B():r:q
 | PEXT                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VF3 not64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                               | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d MEM0:r:d
 | PEXT                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VF3 W0 mode64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d MEM0:r:d
 | PEXT                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VF3 not64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                      | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d REG2=VGPR32_B():r:d
 | PEXT                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VF3 W0 mode64 VL128 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                  | REG0=VGPR32_R():w:d REG1=VGPR32_N():r:d REG2=VGPR32_B():r:d
 | PEXT                 | BMI2           | BMI2           |                | f5           | mm         | rrr        | VV1 0xF5 V0F38 VF3 W1 VL128 mode64 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR64_R():w:q REG1=VGPR64_N():r:q MEM0:r:q
 | PEXT                 | BMI2           | BMI2           |                | f5           | 0b11       | rrr        | VV1 0xF5 V0F38 VF3 W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                  | REG0=VGPR64_R():w:q REG1=VGPR64_N():r:q REG2=VGPR64_B():r:q
 | RORX                 | BMI2           | BMI2           |                | f0           | 0b11       | rrr        | VV1 0xF0 VF2 V0F3A not64 VL128 NOVSR MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()                       | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d IMM0:r:b
 | RORX                 | BMI2           | BMI2           |                | f0           | 0b11       | rrr        | VV1 0xF0 VF2 V0F3A W0 mode64 VL128 NOVSR MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()                   | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d IMM0:r:b
 | RORX                 | BMI2           | BMI2           |                | f0           | mm         | rrr        | VV1 0xF0 VF2 V0F3A not64 VL128 NOVSR MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM() UIMM8()                | REG0=VGPR32_R():w:d MEM0:r:d IMM0:r:b
 | RORX                 | BMI2           | BMI2           |                | f0           | mm         | rrr        | VV1 0xF0 VF2 V0F3A W0 mode64 VL128 NOVSR MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM() UIMM8()            | REG0=VGPR32_R():w:d MEM0:r:d IMM0:r:b
 | RORX                 | BMI2           | BMI2           |                | f0           | 0b11       | rrr        | VV1 0xF0 VF2 V0F3A W1 VL128 NOVSR mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()                   | REG0=VGPR64_R():w:q REG1=VGPR64_B():r:q IMM0:r:b
 | RORX                 | BMI2           | BMI2           |                | f0           | mm         | rrr        | VV1 0xF0 VF2 V0F3A W1 VL128 NOVSR mode64 MOD[mm] MOD!=3 REG[rrr] RM[nnn]  MODRM() UIMM8()            | REG0=VGPR64_R():w:q MEM0:r:q IMM0:r:b
 | SARX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 VF3 not64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                               | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | SARX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 VF3 W0 mode64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | SARX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 VF3 not64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                     | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | SARX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 VF3 W0 mode64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | SARX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 VF3  W1 VL128 mode64  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                         | REG0=VGPR64_R():w:q MEM0:r:q REG1=VGPR64_N():r:q
 | SARX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 VF3  W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR64_R():w:q REG1=VGPR64_B():r:q  REG2=VGPR64_N():r:q
 | SHLX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 V66 not64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                               | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | SHLX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 V66 W0 mode64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | SHLX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 V66 not64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                     | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | SHLX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 V66 W0 mode64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | SHLX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 V66  W1 VL128 mode64  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                         | REG0=VGPR64_R():w:q MEM0:r:q REG1=VGPR64_N():r:q
 | SHLX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 V66  W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR64_R():w:q REG1=VGPR64_B():r:q  REG2=VGPR64_N():r:q
 | SHRX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 VF2 not64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                               | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | SHRX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 VF2 W0 mode64 VL128 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                           | REG0=VGPR32_R():w:d MEM0:r:d REG1=VGPR32_N():r:d
 | SHRX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 VF2 not64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                     | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | SHRX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 VF2 W0 mode64 VL128  MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR32_R():w:d REG1=VGPR32_B():r:d REG2=VGPR32_N():r:d
 | SHRX                 | BMI2           | BMI2           |                | f7           | mm         | rrr        | VV1 0xF7 V0F38 VF2  W1 VL128 mode64  MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()                         | REG0=VGPR64_R():w:q MEM0:r:q REG1=VGPR64_N():r:q
 | SHRX                 | BMI2           | BMI2           |                | f7           | 0b11       | rrr        | VV1 0xF7 V0F38 VF2  W1 VL128 mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]                                 | REG0=VGPR64_R():w:q REG1=VGPR64_B():r:q  REG2=VGPR64_N():r:q
