// Seed: 2495389972
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply1 id_3;
  always @(negedge id_1 or negedge id_1 / id_2) @(negedge 1 or posedge 1) id_3 = 1;
endmodule
module module_1 (
    input wand id_0
    , id_10,
    output tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    output wire id_7,
    input tri id_8
);
  uwire id_11 = 1'b0;
  and (id_2, id_11, id_5, id_4, id_3, id_8, id_0, id_10);
  module_0(
      id_11, id_11
  );
  wire id_12;
endmodule
