$date
	Mon Dec 15 18:19:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! sout $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ pin [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & pin [3:0] $end
$var wire 1 % rst $end
$var reg 4 ' shift_reg [3:0] $end
$var reg 1 ! sout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
1%
b0 $
0#
0"
x!
$end
#5
b1011 $
b1011 &
1#
0%
#10
b1011 '
1"
#20
0"
#25
0#
#30
b110 '
1!
1"
#40
0"
#50
b1100 '
0!
1"
#60
0"
#70
b1000 '
1!
1"
#80
0"
#90
b0 '
1"
#100
0"
#105
