
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010b8 <.init>:
  4010b8:	stp	x29, x30, [sp, #-16]!
  4010bc:	mov	x29, sp
  4010c0:	bl	401420 <tigetstr@plt+0x60>
  4010c4:	ldp	x29, x30, [sp], #16
  4010c8:	ret

Disassembly of section .plt:

00000000004010d0 <strlen@plt-0x20>:
  4010d0:	stp	x16, x30, [sp, #-16]!
  4010d4:	adrp	x16, 413000 <tigetstr@plt+0x11c40>
  4010d8:	ldr	x17, [x16, #4088]
  4010dc:	add	x16, x16, #0xff8
  4010e0:	br	x17
  4010e4:	nop
  4010e8:	nop
  4010ec:	nop

00000000004010f0 <strlen@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4010f4:	ldr	x17, [x16]
  4010f8:	add	x16, x16, #0x0
  4010fc:	br	x17

0000000000401100 <fputs@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401104:	ldr	x17, [x16, #8]
  401108:	add	x16, x16, #0x8
  40110c:	br	x17

0000000000401110 <exit@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401114:	ldr	x17, [x16, #16]
  401118:	add	x16, x16, #0x10
  40111c:	br	x17

0000000000401120 <setupterm@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401124:	ldr	x17, [x16, #24]
  401128:	add	x16, x16, #0x18
  40112c:	br	x17

0000000000401130 <tputs@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401134:	ldr	x17, [x16, #32]
  401138:	add	x16, x16, #0x20
  40113c:	br	x17

0000000000401140 <putp@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401144:	ldr	x17, [x16, #40]
  401148:	add	x16, x16, #0x28
  40114c:	br	x17

0000000000401150 <putc@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401154:	ldr	x17, [x16, #48]
  401158:	add	x16, x16, #0x30
  40115c:	br	x17

0000000000401160 <fputc@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401164:	ldr	x17, [x16, #56]
  401168:	add	x16, x16, #0x38
  40116c:	br	x17

0000000000401170 <curses_version@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401174:	ldr	x17, [x16, #64]
  401178:	add	x16, x16, #0x40
  40117c:	br	x17

0000000000401180 <tcgetattr@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401184:	ldr	x17, [x16, #72]
  401188:	add	x16, x16, #0x48
  40118c:	br	x17

0000000000401190 <fileno@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401194:	ldr	x17, [x16, #80]
  401198:	add	x16, x16, #0x50
  40119c:	br	x17

00000000004011a0 <fclose@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011a4:	ldr	x17, [x16, #88]
  4011a8:	add	x16, x16, #0x58
  4011ac:	br	x17

00000000004011b0 <fopen@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011b4:	ldr	x17, [x16, #96]
  4011b8:	add	x16, x16, #0x60
  4011bc:	br	x17

00000000004011c0 <open@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011c4:	ldr	x17, [x16, #104]
  4011c8:	add	x16, x16, #0x68
  4011cc:	br	x17

00000000004011d0 <tparm@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011d4:	ldr	x17, [x16, #112]
  4011d8:	add	x16, x16, #0x70
  4011dc:	br	x17

00000000004011e0 <strncmp@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011e4:	ldr	x17, [x16, #120]
  4011e8:	add	x16, x16, #0x78
  4011ec:	br	x17

00000000004011f0 <__libc_start_main@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4011f4:	ldr	x17, [x16, #128]
  4011f8:	add	x16, x16, #0x80
  4011fc:	br	x17

0000000000401200 <tigetflag@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401204:	ldr	x17, [x16, #136]
  401208:	add	x16, x16, #0x88
  40120c:	br	x17

0000000000401210 <memset@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401214:	ldr	x17, [x16, #144]
  401218:	add	x16, x16, #0x90
  40121c:	br	x17

0000000000401220 <_nc_tparm_analyze@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401224:	ldr	x17, [x16, #152]
  401228:	add	x16, x16, #0x98
  40122c:	br	x17

0000000000401230 <getopt@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401234:	ldr	x17, [x16, #160]
  401238:	add	x16, x16, #0xa0
  40123c:	br	x17

0000000000401240 <use_tioctl@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401244:	ldr	x17, [x16, #168]
  401248:	add	x16, x16, #0xa8
  40124c:	br	x17

0000000000401250 <system@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401254:	ldr	x17, [x16, #176]
  401258:	add	x16, x16, #0xb0
  40125c:	br	x17

0000000000401260 <strerror@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401264:	ldr	x17, [x16, #184]
  401268:	add	x16, x16, #0xb8
  40126c:	br	x17

0000000000401270 <__gmon_start__@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401274:	ldr	x17, [x16, #192]
  401278:	add	x16, x16, #0xc0
  40127c:	br	x17

0000000000401280 <abort@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401284:	ldr	x17, [x16, #200]
  401288:	add	x16, x16, #0xc8
  40128c:	br	x17

0000000000401290 <puts@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401294:	ldr	x17, [x16, #208]
  401298:	add	x16, x16, #0xd0
  40129c:	br	x17

00000000004012a0 <fread_unlocked@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012a4:	ldr	x17, [x16, #216]
  4012a8:	add	x16, x16, #0xd8
  4012ac:	br	x17

00000000004012b0 <strcmp@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012b4:	ldr	x17, [x16, #224]
  4012b8:	add	x16, x16, #0xe0
  4012bc:	br	x17

00000000004012c0 <__ctype_b_loc@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012c4:	ldr	x17, [x16, #232]
  4012c8:	add	x16, x16, #0xe8
  4012cc:	br	x17

00000000004012d0 <strtol@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012d4:	ldr	x17, [x16, #240]
  4012d8:	add	x16, x16, #0xf0
  4012dc:	br	x17

00000000004012e0 <longname@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012e4:	ldr	x17, [x16, #248]
  4012e8:	add	x16, x16, #0xf8
  4012ec:	br	x17

00000000004012f0 <_nc_rootname@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4012f4:	ldr	x17, [x16, #256]
  4012f8:	add	x16, x16, #0x100
  4012fc:	br	x17

0000000000401300 <fwrite@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401304:	ldr	x17, [x16, #264]
  401308:	add	x16, x16, #0x108
  40130c:	br	x17

0000000000401310 <fflush@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401314:	ldr	x17, [x16, #272]
  401318:	add	x16, x16, #0x110
  40131c:	br	x17

0000000000401320 <tcsetattr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401324:	ldr	x17, [x16, #280]
  401328:	add	x16, x16, #0x118
  40132c:	br	x17

0000000000401330 <use_env@plt>:
  401330:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401334:	ldr	x17, [x16, #288]
  401338:	add	x16, x16, #0x120
  40133c:	br	x17

0000000000401340 <vfprintf@plt>:
  401340:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401344:	ldr	x17, [x16, #296]
  401348:	add	x16, x16, #0x128
  40134c:	br	x17

0000000000401350 <printf@plt>:
  401350:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401354:	ldr	x17, [x16, #304]
  401358:	add	x16, x16, #0x130
  40135c:	br	x17

0000000000401360 <__errno_location@plt>:
  401360:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401364:	ldr	x17, [x16, #312]
  401368:	add	x16, x16, #0x138
  40136c:	br	x17

0000000000401370 <getenv@plt>:
  401370:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401374:	ldr	x17, [x16, #320]
  401378:	add	x16, x16, #0x140
  40137c:	br	x17

0000000000401380 <tigetnum@plt>:
  401380:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401384:	ldr	x17, [x16, #328]
  401388:	add	x16, x16, #0x148
  40138c:	br	x17

0000000000401390 <fprintf@plt>:
  401390:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  401394:	ldr	x17, [x16, #336]
  401398:	add	x16, x16, #0x150
  40139c:	br	x17

00000000004013a0 <fgets@plt>:
  4013a0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013a4:	ldr	x17, [x16, #344]
  4013a8:	add	x16, x16, #0x158
  4013ac:	br	x17

00000000004013b0 <ioctl@plt>:
  4013b0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013b4:	ldr	x17, [x16, #352]
  4013b8:	add	x16, x16, #0x160
  4013bc:	br	x17

00000000004013c0 <tigetstr@plt>:
  4013c0:	adrp	x16, 414000 <tigetstr@plt+0x12c40>
  4013c4:	ldr	x17, [x16, #360]
  4013c8:	add	x16, x16, #0x168
  4013cc:	br	x17

Disassembly of section .text:

00000000004013d0 <.text>:
  4013d0:	mov	x29, #0x0                   	// #0
  4013d4:	mov	x30, #0x0                   	// #0
  4013d8:	mov	x5, x0
  4013dc:	ldr	x1, [sp]
  4013e0:	add	x2, sp, #0x8
  4013e4:	mov	x6, sp
  4013e8:	movz	x0, #0x0, lsl #48
  4013ec:	movk	x0, #0x0, lsl #32
  4013f0:	movk	x0, #0x40, lsl #16
  4013f4:	movk	x0, #0x14dc
  4013f8:	movz	x3, #0x0, lsl #48
  4013fc:	movk	x3, #0x0, lsl #32
  401400:	movk	x3, #0x40, lsl #16
  401404:	movk	x3, #0x2e58
  401408:	movz	x4, #0x0, lsl #48
  40140c:	movk	x4, #0x0, lsl #32
  401410:	movk	x4, #0x40, lsl #16
  401414:	movk	x4, #0x2ed8
  401418:	bl	4011f0 <__libc_start_main@plt>
  40141c:	bl	401280 <abort@plt>
  401420:	adrp	x0, 413000 <tigetstr@plt+0x11c40>
  401424:	ldr	x0, [x0, #4048]
  401428:	cbz	x0, 401430 <tigetstr@plt+0x70>
  40142c:	b	401270 <__gmon_start__@plt>
  401430:	ret
  401434:	nop
  401438:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  40143c:	add	x0, x0, #0x1a0
  401440:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401444:	add	x1, x1, #0x1a0
  401448:	cmp	x1, x0
  40144c:	b.eq	401464 <tigetstr@plt+0xa4>  // b.none
  401450:	adrp	x1, 402000 <tigetstr@plt+0xc40>
  401454:	ldr	x1, [x1, #3832]
  401458:	cbz	x1, 401464 <tigetstr@plt+0xa4>
  40145c:	mov	x16, x1
  401460:	br	x16
  401464:	ret
  401468:	adrp	x0, 414000 <tigetstr@plt+0x12c40>
  40146c:	add	x0, x0, #0x1a0
  401470:	adrp	x1, 414000 <tigetstr@plt+0x12c40>
  401474:	add	x1, x1, #0x1a0
  401478:	sub	x1, x1, x0
  40147c:	lsr	x2, x1, #63
  401480:	add	x1, x2, x1, asr #3
  401484:	cmp	xzr, x1, asr #1
  401488:	asr	x1, x1, #1
  40148c:	b.eq	4014a4 <tigetstr@plt+0xe4>  // b.none
  401490:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  401494:	ldr	x2, [x2, #3840]
  401498:	cbz	x2, 4014a4 <tigetstr@plt+0xe4>
  40149c:	mov	x16, x2
  4014a0:	br	x16
  4014a4:	ret
  4014a8:	stp	x29, x30, [sp, #-32]!
  4014ac:	mov	x29, sp
  4014b0:	str	x19, [sp, #16]
  4014b4:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  4014b8:	ldrb	w0, [x19, #416]
  4014bc:	cbnz	w0, 4014cc <tigetstr@plt+0x10c>
  4014c0:	bl	401438 <tigetstr@plt+0x78>
  4014c4:	mov	w0, #0x1                   	// #1
  4014c8:	strb	w0, [x19, #416]
  4014cc:	ldr	x19, [sp, #16]
  4014d0:	ldp	x29, x30, [sp], #32
  4014d4:	ret
  4014d8:	b	401468 <tigetstr@plt+0xa8>
  4014dc:	stp	x29, x30, [sp, #-96]!
  4014e0:	stp	x28, x27, [sp, #16]
  4014e4:	stp	x26, x25, [sp, #32]
  4014e8:	stp	x24, x23, [sp, #48]
  4014ec:	stp	x22, x21, [sp, #64]
  4014f0:	stp	x20, x19, [sp, #80]
  4014f4:	mov	x29, sp
  4014f8:	sub	sp, sp, #0x2, lsl #12
  4014fc:	sub	sp, sp, #0xd0
  401500:	ldr	x8, [x1]
  401504:	mov	w19, w0
  401508:	mov	x20, x1
  40150c:	mov	x0, x8
  401510:	bl	4012f0 <_nc_rootname@plt>
  401514:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401518:	add	x1, x1, #0xbb
  40151c:	mov	x21, x0
  401520:	bl	402be4 <tigetstr@plt+0x1824>
  401524:	adrp	x25, 414000 <tigetstr@plt+0x12c40>
  401528:	adrp	x22, 414000 <tigetstr@plt+0x12c40>
  40152c:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401530:	and	w8, w0, #0x1
  401534:	add	x25, x25, #0x1a8
  401538:	add	x22, x22, #0x188
  40153c:	tst	w0, #0x1
  401540:	add	x1, x1, #0xb5
  401544:	mov	x0, x21
  401548:	strb	w8, [x25, #8]
  40154c:	csel	x23, x22, x21, ne  // ne = any
  401550:	bl	402be4 <tigetstr@plt+0x1824>
  401554:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401558:	and	w8, w0, #0x1
  40155c:	add	x9, x22, #0x5
  401560:	tst	w0, #0x1
  401564:	add	x1, x1, #0xfd
  401568:	mov	x0, x21
  40156c:	strb	w8, [x25, #4]
  401570:	csel	x23, x9, x23, ne  // ne = any
  401574:	bl	402be4 <tigetstr@plt+0x1824>
  401578:	and	w8, w0, #0x1
  40157c:	add	x9, x22, #0xb
  401580:	tst	w0, #0x1
  401584:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  401588:	strb	w8, [x25]
  40158c:	csel	x8, x9, x23, ne  // ne = any
  401590:	add	x0, x0, #0xaa
  401594:	str	x8, [x25, #16]
  401598:	bl	401370 <getenv@plt>
  40159c:	adrp	x27, 413000 <tigetstr@plt+0x11c40>
  4015a0:	ldr	x27, [x27, #4016]
  4015a4:	adrp	x22, 403000 <tigetstr@plt+0x1c40>
  4015a8:	adrp	x26, 402000 <tigetstr@plt+0xc40>
  4015ac:	mov	x21, x0
  4015b0:	mov	w23, wzr
  4015b4:	mov	w24, #0x1                   	// #1
  4015b8:	add	x22, x22, #0xaf
  4015bc:	add	x26, x26, #0xf08
  4015c0:	b	4015c8 <tigetstr@plt+0x208>
  4015c4:	mov	w24, wzr
  4015c8:	mov	w8, w23
  4015cc:	mov	w0, w19
  4015d0:	mov	x1, x20
  4015d4:	mov	x2, x22
  4015d8:	mov	w23, w8
  4015dc:	bl	401230 <getopt@plt>
  4015e0:	sub	w8, w0, #0x53
  4015e4:	cmp	w8, #0x25
  4015e8:	b.hi	401618 <tigetstr@plt+0x258>  // b.pmore
  4015ec:	adr	x9, 4015c4 <tigetstr@plt+0x204>
  4015f0:	ldrb	w10, [x26, x8]
  4015f4:	add	x9, x9, x10, lsl #2
  4015f8:	mov	w8, #0x1                   	// #1
  4015fc:	br	x9
  401600:	mov	w0, wzr
  401604:	bl	401330 <use_env@plt>
  401608:	mov	w0, #0x1                   	// #1
  40160c:	bl	401240 <use_tioctl@plt>
  401610:	ldr	x21, [x27]
  401614:	b	4015c8 <tigetstr@plt+0x208>
  401618:	cmn	w0, #0x1
  40161c:	b.ne	401760 <tigetstr@plt+0x3a0>  // b.any
  401620:	adrp	x27, 413000 <tigetstr@plt+0x11c40>
  401624:	ldrb	w8, [x25]
  401628:	ldrb	w9, [x25, #4]
  40162c:	ldrb	w10, [x25, #8]
  401630:	ldr	x27, [x27, #4024]
  401634:	orr	w8, w9, w8
  401638:	orr	w9, w10, w9
  40163c:	ldr	w25, [x27]
  401640:	orr	w26, w10, w8
  401644:	tst	w9, #0xff
  401648:	sxtw	x28, w25
  40164c:	b.ne	401670 <tigetstr@plt+0x2b0>  // b.any
  401650:	cmp	w25, w19
  401654:	b.ge	4016b8 <tigetstr@plt+0x2f8>  // b.tcont
  401658:	ldr	x22, [x20, x28, lsl #3]
  40165c:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401660:	add	x1, x1, #0xb5
  401664:	mov	x0, x22
  401668:	bl	4012b0 <strcmp@plt>
  40166c:	cbnz	w0, 401724 <tigetstr@plt+0x364>
  401670:	mov	w1, #0x1                   	// #1
  401674:	tst	w26, #0xff
  401678:	b.eq	4016c4 <tigetstr@plt+0x304>  // b.none
  40167c:	adrp	x9, 414000 <tigetstr@plt+0x12c40>
  401680:	ldr	x9, [x9, #440]
  401684:	sub	w8, w25, #0x1
  401688:	add	x10, x20, w8, sxtw #3
  40168c:	cmp	w25, w19
  401690:	csel	x22, x10, x20, lt  // lt = tstop
  401694:	str	w8, [x27]
  401698:	csel	w25, w8, wzr, lt  // lt = tstop
  40169c:	str	x9, [x22]
  4016a0:	cbnz	x21, 4016cc <tigetstr@plt+0x30c>
  4016a4:	b	4016d4 <tigetstr@plt+0x314>
  4016a8:	bl	401170 <curses_version@plt>
  4016ac:	bl	401290 <puts@plt>
  4016b0:	mov	w0, wzr
  4016b4:	bl	401110 <exit@plt>
  4016b8:	mov	w1, wzr
  4016bc:	tst	w26, #0xff
  4016c0:	b.ne	40167c <tigetstr@plt+0x2bc>  // b.any
  4016c4:	add	x22, x20, x28, lsl #3
  4016c8:	cbz	x21, 4016d4 <tigetstr@plt+0x314>
  4016cc:	ldrb	w8, [x21]
  4016d0:	cbnz	w8, 4016e4 <tigetstr@plt+0x324>
  4016d4:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4016d8:	add	x1, x1, #0xc0
  4016dc:	mov	w0, #0x2                   	// #2
  4016e0:	bl	4018a4 <tigetstr@plt+0x4e4>
  4016e4:	add	x0, sp, #0x88
  4016e8:	bl	402c50 <tigetstr@plt+0x1890>
  4016ec:	mov	w20, w0
  4016f0:	sub	x2, x29, #0xc
  4016f4:	mov	x0, x21
  4016f8:	mov	w1, w20
  4016fc:	bl	401120 <setupterm@plt>
  401700:	cbz	w0, 401748 <tigetstr@plt+0x388>
  401704:	ldur	w8, [x29, #-12]
  401708:	cmp	w8, #0x0
  40170c:	b.gt	401748 <tigetstr@plt+0x388>
  401710:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401714:	add	x1, x1, #0xe7
  401718:	mov	w0, #0x3                   	// #3
  40171c:	mov	x2, x21
  401720:	bl	4018a4 <tigetstr@plt+0x4e4>
  401724:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401728:	add	x1, x1, #0xbb
  40172c:	mov	x0, x22
  401730:	bl	4012b0 <strcmp@plt>
  401734:	cmp	w0, #0x0
  401738:	cset	w1, eq  // eq = none
  40173c:	tst	w26, #0xff
  401740:	b.ne	40167c <tigetstr@plt+0x2bc>  // b.any
  401744:	b	4016c4 <tigetstr@plt+0x304>
  401748:	tbz	w24, #0, 401764 <tigetstr@plt+0x3a4>
  40174c:	tst	w26, #0xff
  401750:	sub	w3, w19, w25
  401754:	b.ne	401840 <tigetstr@plt+0x480>  // b.any
  401758:	cmp	w3, #0x0
  40175c:	b.gt	401840 <tigetstr@plt+0x480>
  401760:	bl	401858 <tigetstr@plt+0x498>
  401764:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  401768:	ldr	x21, [x21, #4040]
  40176c:	add	x0, sp, #0xc4
  401770:	mov	w1, #0x2000                	// #8192
  401774:	add	x22, sp, #0xc4
  401778:	ldr	x2, [x21]
  40177c:	bl	4013a0 <fgets@plt>
  401780:	mov	w19, wzr
  401784:	cbz	x0, 401838 <tigetstr@plt+0x478>
  401788:	add	x24, sp, #0x8
  40178c:	mov	w25, #0x5                   	// #5
  401790:	ldrb	w26, [sp, #196]
  401794:	cbnz	w26, 4017a0 <tigetstr@plt+0x3e0>
  401798:	str	xzr, [sp, #8]
  40179c:	b	401824 <tigetstr@plt+0x464>
  4017a0:	bl	4012c0 <__ctype_b_loc@plt>
  4017a4:	mov	x8, xzr
  4017a8:	mov	w3, wzr
  4017ac:	ldr	x9, [x0]
  4017b0:	and	x10, x26, #0xff
  4017b4:	ldrh	w10, [x9, x10, lsl #1]
  4017b8:	add	x9, x22, x8
  4017bc:	tbnz	w10, #13, 4017e8 <tigetstr@plt+0x428>
  4017c0:	cbz	x8, 4017d0 <tigetstr@plt+0x410>
  4017c4:	add	x10, x22, x8
  4017c8:	ldurb	w10, [x10, #-1]
  4017cc:	cbnz	w10, 4017ec <tigetstr@plt+0x42c>
  4017d0:	add	w10, w3, #0x1
  4017d4:	cmp	w3, #0xd
  4017d8:	str	x9, [x24, w3, sxtw #3]
  4017dc:	mov	w3, w10
  4017e0:	b.gt	4017fc <tigetstr@plt+0x43c>
  4017e4:	b	4017ec <tigetstr@plt+0x42c>
  4017e8:	strb	wzr, [x9]
  4017ec:	add	x9, x22, x8
  4017f0:	ldrb	w26, [x9, #1]
  4017f4:	add	x8, x8, #0x1
  4017f8:	cbnz	w26, 4017ac <tigetstr@plt+0x3ec>
  4017fc:	str	xzr, [x24, w3, sxtw #3]
  401800:	cbz	w3, 401824 <tigetstr@plt+0x464>
  401804:	and	w2, w23, #0x1
  401808:	add	x1, sp, #0x88
  40180c:	add	x4, sp, #0x8
  401810:	mov	w0, w20
  401814:	bl	401950 <tigetstr@plt+0x590>
  401818:	cbz	w0, 401824 <tigetstr@plt+0x464>
  40181c:	cmp	w19, #0x0
  401820:	csinc	w19, w25, w19, eq  // eq = none
  401824:	ldr	x2, [x21]
  401828:	add	x0, sp, #0xc4
  40182c:	mov	w1, #0x2000                	// #8192
  401830:	bl	4013a0 <fgets@plt>
  401834:	cbnz	x0, 401790 <tigetstr@plt+0x3d0>
  401838:	mov	w0, w19
  40183c:	bl	401110 <exit@plt>
  401840:	and	w2, w23, #0x1
  401844:	add	x1, sp, #0x88
  401848:	mov	w0, w20
  40184c:	mov	x4, x22
  401850:	bl	401950 <tigetstr@plt+0x590>
  401854:	bl	401110 <exit@plt>
  401858:	stp	x29, x30, [sp, #-32]!
  40185c:	str	x19, [sp, #16]
  401860:	adrp	x19, 413000 <tigetstr@plt+0x11c40>
  401864:	ldr	x19, [x19, #4008]
  401868:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  40186c:	ldr	x2, [x8, #440]
  401870:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401874:	ldr	x0, [x19]
  401878:	add	x1, x1, #0x103
  40187c:	mov	x29, sp
  401880:	bl	401390 <fprintf@plt>
  401884:	ldr	x3, [x19]
  401888:	adrp	x0, 402000 <tigetstr@plt+0xc40>
  40188c:	add	x0, x0, #0xf2e
  401890:	mov	w1, #0x176                 	// #374
  401894:	mov	w2, #0x1                   	// #1
  401898:	bl	401300 <fwrite@plt>
  40189c:	mov	w0, #0x2                   	// #2
  4018a0:	bl	401110 <exit@plt>
  4018a4:	sub	sp, sp, #0x120
  4018a8:	stp	x29, x30, [sp, #240]
  4018ac:	add	x29, sp, #0xf0
  4018b0:	stp	x28, x21, [sp, #256]
  4018b4:	stp	x20, x19, [sp, #272]
  4018b8:	stp	x2, x3, [x29, #-112]
  4018bc:	stp	x4, x5, [x29, #-96]
  4018c0:	stp	x6, x7, [x29, #-80]
  4018c4:	stp	q1, q2, [sp, #16]
  4018c8:	stp	q3, q4, [sp, #48]
  4018cc:	str	q0, [sp]
  4018d0:	stp	q5, q6, [sp, #80]
  4018d4:	str	q7, [sp, #112]
  4018d8:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  4018dc:	ldr	x21, [x21, #4008]
  4018e0:	adrp	x11, 414000 <tigetstr@plt+0x12c40>
  4018e4:	mov	w20, w0
  4018e8:	ldr	x2, [x11, #440]
  4018ec:	ldr	x0, [x21]
  4018f0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4018f4:	mov	x9, sp
  4018f8:	mov	x19, x1
  4018fc:	movk	x8, #0xff80, lsl #32
  401900:	sub	x10, x29, #0x70
  401904:	add	x9, x9, #0x80
  401908:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  40190c:	add	x10, x10, #0x30
  401910:	stp	x9, x8, [x29, #-16]
  401914:	add	x8, x29, #0x30
  401918:	add	x1, x1, #0x122
  40191c:	stp	x8, x10, [x29, #-32]
  401920:	bl	401390 <fprintf@plt>
  401924:	ldp	q0, q1, [x29, #-32]
  401928:	ldr	x0, [x21]
  40192c:	sub	x2, x29, #0x40
  401930:	mov	x1, x19
  401934:	stp	q0, q1, [x29, #-64]
  401938:	bl	401340 <vfprintf@plt>
  40193c:	ldr	x1, [x21]
  401940:	mov	w0, #0xa                   	// #10
  401944:	bl	401160 <fputc@plt>
  401948:	mov	w0, w20
  40194c:	bl	401110 <exit@plt>
  401950:	sub	sp, sp, #0x170
  401954:	stp	x29, x30, [sp, #272]
  401958:	stp	x28, x27, [sp, #288]
  40195c:	stp	x26, x25, [sp, #304]
  401960:	stp	x24, x23, [sp, #320]
  401964:	stp	x22, x21, [sp, #336]
  401968:	stp	x20, x19, [sp, #352]
  40196c:	ldr	x22, [x4]
  401970:	adrp	x25, 414000 <tigetstr@plt+0x12c40>
  401974:	add	x25, x25, #0x188
  401978:	mov	x19, x1
  40197c:	mov	w23, w0
  401980:	mov	x0, x22
  401984:	mov	x1, x25
  401988:	add	x29, sp, #0x110
  40198c:	mov	x21, x4
  401990:	mov	w20, w3
  401994:	mov	w24, w2
  401998:	bl	402be4 <tigetstr@plt+0x1824>
  40199c:	adrp	x27, 414000 <tigetstr@plt+0x12c40>
  4019a0:	add	x26, x25, #0x5
  4019a4:	and	w8, w0, #0x1
  4019a8:	add	x27, x27, #0x1a8
  4019ac:	tst	w0, #0x1
  4019b0:	mov	x0, x22
  4019b4:	mov	x1, x26
  4019b8:	strb	w8, [x27, #8]
  4019bc:	csel	x28, x25, x22, ne  // ne = any
  4019c0:	bl	402be4 <tigetstr@plt+0x1824>
  4019c4:	add	x25, x25, #0xb
  4019c8:	and	w8, w0, #0x1
  4019cc:	tst	w0, #0x1
  4019d0:	mov	x0, x22
  4019d4:	mov	x1, x25
  4019d8:	strb	w8, [x27, #4]
  4019dc:	csel	x26, x26, x28, ne  // ne = any
  4019e0:	bl	402be4 <tigetstr@plt+0x1824>
  4019e4:	ldrb	w8, [x27, #4]
  4019e8:	ldrb	w9, [x27, #8]
  4019ec:	tst	w0, #0x1
  4019f0:	and	w10, w0, #0x1
  4019f4:	csel	x22, x25, x26, ne  // ne = any
  4019f8:	orr	w9, w9, w8
  4019fc:	tst	w9, #0xff
  401a00:	strb	w10, [x27]
  401a04:	b.eq	401a34 <tigetstr@plt+0x674>  // b.none
  401a08:	adrp	x9, 413000 <tigetstr@plt+0x11c40>
  401a0c:	ldr	x9, [x9, #4032]
  401a10:	ldr	x0, [x9]
  401a14:	cbz	w8, 401a78 <tigetstr@plt+0x6b8>
  401a18:	mov	w1, #0x1                   	// #1
  401a1c:	mov	w2, wzr
  401a20:	bl	402720 <tigetstr@plt+0x1360>
  401a24:	mov	w0, w23
  401a28:	mov	x1, x19
  401a2c:	bl	401e08 <tigetstr@plt+0xa48>
  401a30:	b	401a84 <tigetstr@plt+0x6c4>
  401a34:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401a38:	add	x1, x1, #0x127
  401a3c:	mov	x0, x22
  401a40:	bl	4012b0 <strcmp@plt>
  401a44:	cbz	w0, 401b00 <tigetstr@plt+0x740>
  401a48:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401a4c:	add	x1, x1, #0xfd
  401a50:	mov	x0, x22
  401a54:	bl	4012b0 <strcmp@plt>
  401a58:	cbz	w0, 401b18 <tigetstr@plt+0x758>
  401a5c:	mov	x0, x22
  401a60:	bl	401200 <tigetflag@plt>
  401a64:	cmn	w0, #0x1
  401a68:	b.eq	401b30 <tigetstr@plt+0x770>  // b.none
  401a6c:	cmp	w0, #0x0
  401a70:	cset	w0, eq  // eq = none
  401a74:	b	401ae0 <tigetstr@plt+0x720>
  401a78:	mov	w2, #0x1                   	// #1
  401a7c:	mov	w1, wzr
  401a80:	bl	402720 <tigetstr@plt+0x1360>
  401a84:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  401a88:	ldr	x8, [x8, #4064]
  401a8c:	mov	w0, w23
  401a90:	ldr	x8, [x8]
  401a94:	ldr	x2, [x8, #24]
  401a98:	add	x1, x2, #0x4
  401a9c:	bl	402904 <tigetstr@plt+0x1544>
  401aa0:	mov	w1, #0xffffffff            	// #-1
  401aa4:	mov	w2, #0xffffffff            	// #-1
  401aa8:	mov	w3, #0xffffffff            	// #-1
  401aac:	mov	x0, x19
  401ab0:	bl	401f48 <tigetstr@plt+0xb88>
  401ab4:	mov	x0, x19
  401ab8:	bl	402018 <tigetstr@plt+0xc58>
  401abc:	sub	x1, x29, #0x60
  401ac0:	mov	w0, w23
  401ac4:	bl	40208c <tigetstr@plt+0xccc>
  401ac8:	tbz	w0, #0, 401ad0 <tigetstr@plt+0x710>
  401acc:	bl	402740 <tigetstr@plt+0x1380>
  401ad0:	sub	x0, x29, #0x60
  401ad4:	mov	x1, x19
  401ad8:	bl	402dd8 <tigetstr@plt+0x1a18>
  401adc:	mov	w0, wzr
  401ae0:	ldp	x20, x19, [sp, #352]
  401ae4:	ldp	x22, x21, [sp, #336]
  401ae8:	ldp	x24, x23, [sp, #320]
  401aec:	ldp	x26, x25, [sp, #304]
  401af0:	ldp	x28, x27, [sp, #288]
  401af4:	ldp	x29, x30, [sp, #272]
  401af8:	add	sp, sp, #0x170
  401afc:	ret
  401b00:	bl	4012e0 <longname@plt>
  401b04:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  401b08:	ldr	x8, [x8, #4032]
  401b0c:	ldr	x1, [x8]
  401b10:	bl	401100 <fputs@plt>
  401b14:	b	401adc <tigetstr@plt+0x71c>
  401b18:	and	w0, w24, #0x1
  401b1c:	bl	401d6c <tigetstr@plt+0x9ac>
  401b20:	cmn	w0, #0x1
  401b24:	cset	w8, eq  // eq = none
  401b28:	lsl	w0, w8, #1
  401b2c:	b	401ae0 <tigetstr@plt+0x720>
  401b30:	mov	x0, x22
  401b34:	bl	401380 <tigetnum@plt>
  401b38:	cmn	w0, #0x2
  401b3c:	b.ne	401c2c <tigetstr@plt+0x86c>  // b.any
  401b40:	mov	x0, x22
  401b44:	bl	4013c0 <tigetstr@plt>
  401b48:	cbz	x0, 401c40 <tigetstr@plt+0x880>
  401b4c:	mov	x19, x0
  401b50:	cmn	x0, #0x1
  401b54:	b.eq	401d58 <tigetstr@plt+0x998>  // b.none
  401b58:	cmp	w20, #0x2
  401b5c:	b.lt	401d4c <tigetstr@plt+0x98c>  // b.tstop
  401b60:	mov	w23, w20
  401b64:	mov	w24, #0x1                   	// #1
  401b68:	add	x25, sp, #0x60
  401b6c:	sub	x26, x29, #0x60
  401b70:	str	xzr, [sp, #24]
  401b74:	lsl	x27, x24, #3
  401b78:	ldr	x0, [x21, x27]
  401b7c:	add	x1, sp, #0x18
  401b80:	mov	w2, wzr
  401b84:	str	x0, [x25, x27]
  401b88:	bl	4012d0 <strtol@plt>
  401b8c:	ldr	x8, [sp, #24]
  401b90:	str	x0, [x26, x27]
  401b94:	cbz	x8, 401ba0 <tigetstr@plt+0x7e0>
  401b98:	ldrb	w8, [x8]
  401b9c:	cbz	w8, 401ba4 <tigetstr@plt+0x7e4>
  401ba0:	str	xzr, [x26, x24, lsl #3]
  401ba4:	add	x8, x24, #0x1
  401ba8:	cmp	x8, x23
  401bac:	b.cs	401bbc <tigetstr@plt+0x7fc>  // b.hs, b.nlast
  401bb0:	cmp	x24, #0x8
  401bb4:	mov	x24, x8
  401bb8:	b.cc	401b70 <tigetstr@plt+0x7b0>  // b.lo, b.ul, b.last
  401bbc:	cmp	w20, #0x9
  401bc0:	b.gt	401c00 <tigetstr@plt+0x840>
  401bc4:	lsl	x21, x23, #3
  401bc8:	sub	x8, x29, #0x60
  401bcc:	mov	w9, #0x9                   	// #9
  401bd0:	add	x0, x8, x21
  401bd4:	sub	w8, w9, w20
  401bd8:	lsl	x8, x8, #3
  401bdc:	add	x20, x8, #0x8
  401be0:	mov	w1, wzr
  401be4:	mov	x2, x20
  401be8:	bl	401210 <memset@plt>
  401bec:	add	x8, sp, #0x60
  401bf0:	add	x0, x8, x21
  401bf4:	mov	w1, wzr
  401bf8:	mov	x2, x20
  401bfc:	bl	401210 <memset@plt>
  401c00:	mov	x0, x22
  401c04:	bl	402a14 <tigetstr@plt+0x1654>
  401c08:	cmp	w0, #0x2
  401c0c:	b.eq	401c48 <tigetstr@plt+0x888>  // b.none
  401c10:	cmp	w0, #0x1
  401c14:	b.ne	401c5c <tigetstr@plt+0x89c>  // b.any
  401c18:	ldur	x1, [x29, #-88]
  401c1c:	ldr	x2, [sp, #112]
  401c20:	mov	x0, x19
  401c24:	bl	4011d0 <tparm@plt>
  401c28:	b	401d48 <tigetstr@plt+0x988>
  401c2c:	mov	w1, w0
  401c30:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  401c34:	add	x0, x0, #0x130
  401c38:	bl	401350 <printf@plt>
  401c3c:	b	401adc <tigetstr@plt+0x71c>
  401c40:	mov	w0, #0x1                   	// #1
  401c44:	b	401ae0 <tigetstr@plt+0x720>
  401c48:	ldur	x1, [x29, #-88]
  401c4c:	ldp	x2, x3, [sp, #112]
  401c50:	mov	x0, x19
  401c54:	bl	4011d0 <tparm@plt>
  401c58:	b	401d48 <tigetstr@plt+0x988>
  401c5c:	add	x1, sp, #0x18
  401c60:	sub	x2, x29, #0xc
  401c64:	mov	x0, x19
  401c68:	bl	401220 <_nc_tparm_analyze@plt>
  401c6c:	ldp	x10, x11, [sp, #24]
  401c70:	ldp	x12, x13, [sp, #40]
  401c74:	add	x8, sp, #0x60
  401c78:	sub	x9, x29, #0x60
  401c7c:	ldp	x14, x15, [sp, #56]
  401c80:	add	x0, x8, #0x8
  401c84:	cmp	x10, #0x0
  401c88:	add	x10, x9, #0x8
  401c8c:	csel	x10, x10, x0, eq  // eq = none
  401c90:	add	x0, x8, #0x10
  401c94:	cmp	x11, #0x0
  401c98:	add	x11, x9, #0x10
  401c9c:	ldp	x16, x17, [sp, #72]
  401ca0:	csel	x11, x11, x0, eq  // eq = none
  401ca4:	add	x0, x8, #0x18
  401ca8:	cmp	x12, #0x0
  401cac:	add	x12, x9, #0x18
  401cb0:	csel	x12, x12, x0, eq  // eq = none
  401cb4:	add	x0, x8, #0x20
  401cb8:	cmp	x13, #0x0
  401cbc:	add	x13, x9, #0x20
  401cc0:	ldr	x18, [sp, #88]
  401cc4:	csel	x13, x13, x0, eq  // eq = none
  401cc8:	add	x0, x8, #0x28
  401ccc:	cmp	x14, #0x0
  401cd0:	add	x14, x9, #0x28
  401cd4:	csel	x14, x14, x0, eq  // eq = none
  401cd8:	add	x0, x8, #0x30
  401cdc:	cmp	x15, #0x0
  401ce0:	add	x15, x9, #0x30
  401ce4:	csel	x15, x15, x0, eq  // eq = none
  401ce8:	add	x0, x8, #0x38
  401cec:	cmp	x16, #0x0
  401cf0:	add	x16, x9, #0x38
  401cf4:	csel	x16, x16, x0, eq  // eq = none
  401cf8:	add	x0, x8, #0x40
  401cfc:	cmp	x17, #0x0
  401d00:	add	x17, x9, #0x40
  401d04:	add	x8, x8, #0x48
  401d08:	add	x9, x9, #0x48
  401d0c:	ldr	x1, [x10]
  401d10:	csel	x10, x17, x0, eq  // eq = none
  401d14:	cmp	x18, #0x0
  401d18:	csel	x8, x9, x8, eq  // eq = none
  401d1c:	ldr	x2, [x11]
  401d20:	ldr	x3, [x12]
  401d24:	ldr	x4, [x13]
  401d28:	ldr	x5, [x14]
  401d2c:	ldr	x6, [x15]
  401d30:	ldr	x7, [x16]
  401d34:	ldr	x10, [x10]
  401d38:	ldr	x8, [x8]
  401d3c:	mov	x0, x19
  401d40:	stp	x10, x8, [sp]
  401d44:	bl	4011d0 <tparm@plt>
  401d48:	mov	x19, x0
  401d4c:	mov	x0, x19
  401d50:	bl	401140 <putp@plt>
  401d54:	b	401adc <tigetstr@plt+0x71c>
  401d58:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  401d5c:	add	x1, x1, #0x134
  401d60:	mov	w0, #0x4                   	// #4
  401d64:	mov	x2, x22
  401d68:	bl	4018a4 <tigetstr@plt+0x4e4>
  401d6c:	stp	x29, x30, [sp, #-48]!
  401d70:	str	x21, [sp, #16]
  401d74:	stp	x20, x19, [sp, #32]
  401d78:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  401d7c:	ldr	x21, [x21, #4064]
  401d80:	mov	w20, w0
  401d84:	adrp	x2, 401000 <strlen@plt-0xf0>
  401d88:	add	x2, x2, #0xdf8
  401d8c:	ldr	x8, [x21]
  401d90:	mov	x29, sp
  401d94:	ldp	x9, x8, [x8, #24]
  401d98:	ldrsh	w9, [x9, #4]
  401d9c:	ldr	x0, [x8, #40]
  401da0:	cmp	w9, #0x1
  401da4:	csinc	w1, w9, wzr, gt
  401da8:	bl	401130 <tputs@plt>
  401dac:	mov	w19, w0
  401db0:	tbnz	w20, #0, 401de4 <tigetstr@plt+0xa24>
  401db4:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  401db8:	add	x0, x0, #0x155
  401dbc:	bl	4013c0 <tigetstr@plt>
  401dc0:	cbz	x0, 401de4 <tigetstr@plt+0xa24>
  401dc4:	ldr	x8, [x21]
  401dc8:	adrp	x2, 401000 <strlen@plt-0xf0>
  401dcc:	add	x2, x2, #0xdf8
  401dd0:	ldr	x8, [x8, #24]
  401dd4:	ldrsh	w8, [x8, #4]
  401dd8:	cmp	w8, #0x1
  401ddc:	csinc	w1, w8, wzr, gt
  401de0:	bl	401130 <tputs@plt>
  401de4:	mov	w0, w19
  401de8:	ldp	x20, x19, [sp, #32]
  401dec:	ldr	x21, [sp, #16]
  401df0:	ldp	x29, x30, [sp], #48
  401df4:	ret
  401df8:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  401dfc:	ldr	x8, [x8, #4032]
  401e00:	ldr	x1, [x8]
  401e04:	b	401150 <putc@plt>
  401e08:	stp	x29, x30, [sp, #-32]!
  401e0c:	stp	x20, x19, [sp, #16]
  401e10:	mov	x29, sp
  401e14:	mov	x19, x1
  401e18:	mov	w20, w0
  401e1c:	bl	401180 <tcgetattr@plt>
  401e20:	adrp	x8, 403000 <tigetstr@plt+0x1c40>
  401e24:	ldr	q0, [x19]
  401e28:	ldr	q1, [x8, #352]
  401e2c:	ldrb	w8, [x19, #30]
  401e30:	adrp	x10, 403000 <tigetstr@plt+0x1c40>
  401e34:	mov	w9, #0xf                   	// #15
  401e38:	and	v0.16b, v0.16b, v1.16b
  401e3c:	ldr	q1, [x10, #368]
  401e40:	ldrb	w10, [x19, #21]
  401e44:	cmp	w8, #0x0
  401e48:	csel	w8, w9, w8, eq  // eq = none
  401e4c:	strb	w8, [x19, #30]
  401e50:	ldrb	w8, [x19, #19]
  401e54:	mov	w9, #0x4                   	// #4
  401e58:	cmp	w10, #0x0
  401e5c:	csel	w9, w9, w10, eq  // eq = none
  401e60:	mov	w10, #0x7f                  	// #127
  401e64:	strb	w9, [x19, #21]
  401e68:	ldrb	w9, [x19, #17]
  401e6c:	cmp	w8, #0x0
  401e70:	csel	w8, w10, w8, eq  // eq = none
  401e74:	strb	w8, [x19, #19]
  401e78:	ldrb	w8, [x19, #20]
  401e7c:	mov	w10, #0x3                   	// #3
  401e80:	cmp	w9, #0x0
  401e84:	csel	w9, w10, w9, eq  // eq = none
  401e88:	mov	w10, #0x15                  	// #21
  401e8c:	strb	w9, [x19, #17]
  401e90:	ldrb	w9, [x19, #32]
  401e94:	cmp	w8, #0x0
  401e98:	csel	w8, w10, w8, eq  // eq = none
  401e9c:	strb	w8, [x19, #20]
  401ea0:	ldrb	w8, [x19, #18]
  401ea4:	mov	w10, #0x16                  	// #22
  401ea8:	cmp	w9, #0x0
  401eac:	csel	w9, w10, w9, eq  // eq = none
  401eb0:	mov	w10, #0x1c                  	// #28
  401eb4:	strb	w9, [x19, #32]
  401eb8:	ldrb	w9, [x19, #29]
  401ebc:	cmp	w8, #0x0
  401ec0:	csel	w8, w10, w8, eq  // eq = none
  401ec4:	strb	w8, [x19, #18]
  401ec8:	ldrb	w8, [x19, #25]
  401ecc:	mov	w10, #0x12                  	// #18
  401ed0:	cmp	w9, #0x0
  401ed4:	csel	w9, w10, w9, eq  // eq = none
  401ed8:	mov	w10, #0x11                  	// #17
  401edc:	strb	w9, [x19, #29]
  401ee0:	ldrb	w9, [x19, #26]
  401ee4:	cmp	w8, #0x0
  401ee8:	csel	w8, w10, w8, eq  // eq = none
  401eec:	strb	w8, [x19, #25]
  401ef0:	ldrb	w8, [x19, #27]
  401ef4:	mov	w10, #0x13                  	// #19
  401ef8:	cmp	w9, #0x0
  401efc:	csel	w9, w10, w9, eq  // eq = none
  401f00:	strb	w9, [x19, #26]
  401f04:	mov	w9, #0x1a                  	// #26
  401f08:	cmp	w8, #0x0
  401f0c:	csel	w8, w9, w8, eq  // eq = none
  401f10:	ldrb	w9, [x19, #31]
  401f14:	strb	w8, [x19, #27]
  401f18:	mov	w8, #0x17                  	// #23
  401f1c:	orr	v0.16b, v0.16b, v1.16b
  401f20:	cmp	w9, #0x0
  401f24:	csel	w8, w8, w9, eq  // eq = none
  401f28:	strb	w8, [x19, #31]
  401f2c:	str	q0, [x19]
  401f30:	mov	w0, w20
  401f34:	mov	x2, x19
  401f38:	ldp	x20, x19, [sp, #16]
  401f3c:	mov	w1, #0x1                   	// #1
  401f40:	ldp	x29, x30, [sp], #32
  401f44:	b	401320 <tcsetattr@plt>
  401f48:	stp	x29, x30, [sp, #-48]!
  401f4c:	stp	x22, x21, [sp, #16]
  401f50:	stp	x20, x19, [sp, #32]
  401f54:	mov	w19, w3
  401f58:	mov	w21, w2
  401f5c:	mov	x20, x0
  401f60:	mov	x29, sp
  401f64:	tbz	w1, #31, 401f70 <tigetstr@plt+0xbb0>
  401f68:	ldrb	w8, [x20, #19]
  401f6c:	cbnz	w8, 401fa8 <tigetstr@plt+0xbe8>
  401f70:	tbz	w1, #31, 401fa4 <tigetstr@plt+0xbe4>
  401f74:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  401f78:	ldr	x8, [x8, #4064]
  401f7c:	ldr	x8, [x8]
  401f80:	ldr	x9, [x8, #16]
  401f84:	ldrb	w9, [x9, #15]
  401f88:	cbz	w9, 401fa0 <tigetstr@plt+0xbe0>
  401f8c:	ldr	x8, [x8, #32]
  401f90:	ldr	x22, [x8, #440]
  401f94:	add	x8, x22, #0x1
  401f98:	cmp	x8, #0x2
  401f9c:	b.cs	402000 <tigetstr@plt+0xc40>  // b.hs, b.nlast
  401fa0:	mov	w1, #0x7f                  	// #127
  401fa4:	strb	w1, [x20, #19]
  401fa8:	tbz	w21, #31, 401fb4 <tigetstr@plt+0xbf4>
  401fac:	ldrb	w8, [x20, #17]
  401fb0:	cbnz	w8, 401fc4 <tigetstr@plt+0xc04>
  401fb4:	cmp	w21, #0x0
  401fb8:	mov	w8, #0x3                   	// #3
  401fbc:	csel	w8, w21, w8, ge  // ge = tcont
  401fc0:	strb	w8, [x20, #17]
  401fc4:	tbz	w19, #31, 401fe0 <tigetstr@plt+0xc20>
  401fc8:	ldrb	w8, [x20, #20]
  401fcc:	cbz	w8, 401fe0 <tigetstr@plt+0xc20>
  401fd0:	ldp	x20, x19, [sp, #32]
  401fd4:	ldp	x22, x21, [sp, #16]
  401fd8:	ldp	x29, x30, [sp], #48
  401fdc:	ret
  401fe0:	cmp	w19, #0x0
  401fe4:	mov	w8, #0x15                  	// #21
  401fe8:	csel	w8, w19, w8, ge  // ge = tcont
  401fec:	strb	w8, [x20, #20]
  401ff0:	ldp	x20, x19, [sp, #32]
  401ff4:	ldp	x22, x21, [sp, #16]
  401ff8:	ldp	x29, x30, [sp], #48
  401ffc:	ret
  402000:	mov	x0, x22
  402004:	bl	4010f0 <strlen@plt>
  402008:	cmp	x0, #0x1
  40200c:	b.ne	401fa0 <tigetstr@plt+0xbe0>  // b.any
  402010:	ldrb	w1, [x22]
  402014:	b	401fa4 <tigetstr@plt+0xbe4>
  402018:	ldp	w9, w8, [x0]
  40201c:	ldr	w10, [x0, #12]
  402020:	orr	w11, w8, #0x4
  402024:	orr	w12, w9, #0x100
  402028:	stp	w12, w11, [x0]
  40202c:	orr	w11, w10, #0x8
  402030:	str	w11, [x0, #12]
  402034:	adrp	x11, 413000 <tigetstr@plt+0x11c40>
  402038:	ldr	x11, [x11, #4064]
  40203c:	ldr	x11, [x11]
  402040:	ldr	x11, [x11, #32]
  402044:	ldr	x11, [x11, #824]
  402048:	add	x12, x11, #0x1
  40204c:	cmp	x12, #0x2
  402050:	b.cs	402060 <tigetstr@plt+0xca0>  // b.hs, b.nlast
  402054:	orr	w8, w10, #0x38
  402058:	str	w8, [x0, #12]
  40205c:	ret
  402060:	ldrb	w12, [x11]
  402064:	cmp	w12, #0xa
  402068:	b.ne	402054 <tigetstr@plt+0xc94>  // b.any
  40206c:	ldrb	w11, [x11, #1]
  402070:	cbnz	w11, 402054 <tigetstr@plt+0xc94>
  402074:	and	w8, w8, #0xfffffffb
  402078:	and	w9, w9, #0xfffffeff
  40207c:	stp	w9, w8, [x0]
  402080:	orr	w8, w10, #0x38
  402084:	str	w8, [x0, #12]
  402088:	ret
  40208c:	stp	x29, x30, [sp, #-96]!
  402090:	stp	x28, x27, [sp, #16]
  402094:	stp	x26, x25, [sp, #32]
  402098:	stp	x24, x23, [sp, #48]
  40209c:	stp	x22, x21, [sp, #64]
  4020a0:	stp	x20, x19, [sp, #80]
  4020a4:	mov	x29, sp
  4020a8:	sub	sp, sp, #0x2, lsl #12
  4020ac:	sub	sp, sp, #0x10
  4020b0:	cbz	x1, 4020d4 <tigetstr@plt+0xd14>
  4020b4:	ldr	w8, [x1, #4]
  4020b8:	mov	w9, #0x182c                	// #6188
  4020bc:	mov	x2, x1
  4020c0:	ands	w8, w8, w9
  4020c4:	b.eq	4020d4 <tigetstr@plt+0xd14>  // b.none
  4020c8:	mov	w1, #0x1                   	// #1
  4020cc:	str	w8, [x2, #4]
  4020d0:	bl	401320 <tcsetattr@plt>
  4020d4:	adrp	x9, 414000 <tigetstr@plt+0x12c40>
  4020d8:	add	x9, x9, #0x1c0
  4020dc:	ldrb	w8, [x9]
  4020e0:	ldrb	w9, [x9, #4]
  4020e4:	orr	w9, w9, w8
  4020e8:	tst	w9, #0xff
  4020ec:	b.eq	402124 <tigetstr@plt+0xd64>  // b.none
  4020f0:	adrp	x23, 413000 <tigetstr@plt+0x11c40>
  4020f4:	ldr	x23, [x23, #4064]
  4020f8:	adrp	x24, 414000 <tigetstr@plt+0x12c40>
  4020fc:	ldr	x9, [x23]
  402100:	ldr	x9, [x9, #32]
  402104:	ldr	x0, [x9, #1104]
  402108:	add	x9, x0, #0x1
  40210c:	cmp	x9, #0x2
  402110:	b.cs	40212c <tigetstr@plt+0xd6c>  // b.hs, b.nlast
  402114:	ldr	x9, [x23]
  402118:	ldr	x9, [x9, #32]
  40211c:	cbnz	w8, 402140 <tigetstr@plt+0xd80>
  402120:	b	402148 <tigetstr@plt+0xd88>
  402124:	mov	w0, wzr
  402128:	b	4025b0 <tigetstr@plt+0x11f0>
  40212c:	bl	401250 <system@plt>
  402130:	ldrb	w8, [x24, #448]
  402134:	ldr	x9, [x23]
  402138:	ldr	x9, [x9, #32]
  40213c:	cbz	w8, 402148 <tigetstr@plt+0xd88>
  402140:	ldr	x0, [x9, #976]
  402144:	cbnz	x0, 40214c <tigetstr@plt+0xd8c>
  402148:	ldr	x0, [x9, #384]
  40214c:	add	x9, x0, #0x1
  402150:	cmp	x9, #0x2
  402154:	b.cs	40216c <tigetstr@plt+0xdac>  // b.hs, b.nlast
  402158:	mov	w19, wzr
  40215c:	ldr	x9, [x23]
  402160:	ldr	x10, [x9, #32]
  402164:	cbnz	w8, 402190 <tigetstr@plt+0xdd0>
  402168:	b	402198 <tigetstr@plt+0xdd8>
  40216c:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402170:	add	x2, x2, #0x714
  402174:	mov	w1, wzr
  402178:	bl	401130 <tputs@plt>
  40217c:	ldrb	w8, [x24, #448]
  402180:	mov	w19, #0x1                   	// #1
  402184:	ldr	x9, [x23]
  402188:	ldr	x10, [x9, #32]
  40218c:	cbz	w8, 402198 <tigetstr@plt+0xdd8>
  402190:	ldr	x0, [x10, #984]
  402194:	cbnz	x0, 40219c <tigetstr@plt+0xddc>
  402198:	ldr	x0, [x10, #392]
  40219c:	add	x8, x0, #0x1
  4021a0:	cmp	x8, #0x2
  4021a4:	b.cs	4021b0 <tigetstr@plt+0xdf0>  // b.hs, b.nlast
  4021a8:	mov	w10, wzr
  4021ac:	b	4021c8 <tigetstr@plt+0xe08>
  4021b0:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  4021b4:	add	x2, x2, #0x714
  4021b8:	mov	w1, wzr
  4021bc:	bl	401130 <tputs@plt>
  4021c0:	ldr	x9, [x23]
  4021c4:	mov	w10, #0x1                   	// #1
  4021c8:	ldr	x8, [x9, #32]
  4021cc:	ldr	x0, [x8, #2160]
  4021d0:	add	x11, x0, #0x1
  4021d4:	cmp	x11, #0x2
  4021d8:	b.cs	402430 <tigetstr@plt+0x1070>  // b.hs, b.nlast
  4021dc:	ldr	x0, [x8, #2944]
  4021e0:	orr	w25, w19, w10
  4021e4:	add	x11, x0, #0x1
  4021e8:	cmp	x11, #0x2
  4021ec:	b.cs	402254 <tigetstr@plt+0xe94>  // b.hs, b.nlast
  4021f0:	ldr	x0, [x8, #2736]
  4021f4:	add	x9, x0, #0x1
  4021f8:	cmp	x9, #0x2
  4021fc:	b.cc	402210 <tigetstr@plt+0xe50>  // b.lo, b.ul, b.last
  402200:	ldr	x9, [x8, #2744]
  402204:	add	x9, x9, #0x1
  402208:	cmp	x9, #0x2
  40220c:	b.cs	40229c <tigetstr@plt+0xedc>  // b.hs, b.nlast
  402210:	ldr	x9, [x8, #2168]
  402214:	add	x9, x9, #0x1
  402218:	cmp	x9, #0x2
  40221c:	b.cc	402444 <tigetstr@plt+0x1084>  // b.lo, b.ul, b.last
  402220:	ldr	x9, [x8, #2176]
  402224:	add	x9, x9, #0x1
  402228:	cmp	x9, #0x2
  40222c:	b.cc	402444 <tigetstr@plt+0x1084>  // b.lo, b.ul, b.last
  402230:	ldr	x0, [x8, #16]
  402234:	add	x8, x0, #0x1
  402238:	cmp	x8, #0x2
  40223c:	b.cs	40231c <tigetstr@plt+0xf5c>  // b.hs, b.nlast
  402240:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  402244:	ldr	x1, [x8, #456]
  402248:	mov	w0, #0xd                   	// #13
  40224c:	bl	401150 <putc@plt>
  402250:	b	40232c <tigetstr@plt+0xf6c>
  402254:	ldr	x8, [x9, #24]
  402258:	mov	x1, xzr
  40225c:	ldrsh	x8, [x8]
  402260:	sub	x2, x8, #0x1
  402264:	bl	4011d0 <tparm@plt>
  402268:	add	x8, x0, #0x1
  40226c:	cmp	x8, #0x2
  402270:	b.cs	402280 <tigetstr@plt+0xec0>  // b.hs, b.nlast
  402274:	mov	w8, wzr
  402278:	orr	w25, w25, wzr
  40227c:	b	402444 <tigetstr@plt+0x1084>
  402280:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402284:	add	x2, x2, #0x714
  402288:	mov	w1, wzr
  40228c:	bl	401130 <tputs@plt>
  402290:	mov	w8, #0x1                   	// #1
  402294:	orr	w25, w25, w8
  402298:	b	402444 <tigetstr@plt+0x1084>
  40229c:	mov	x1, xzr
  4022a0:	bl	4011d0 <tparm@plt>
  4022a4:	add	x8, x0, #0x1
  4022a8:	cmp	x8, #0x2
  4022ac:	b.cs	4022b8 <tigetstr@plt+0xef8>  // b.hs, b.nlast
  4022b0:	mov	w8, wzr
  4022b4:	b	4022cc <tigetstr@plt+0xf0c>
  4022b8:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  4022bc:	add	x2, x2, #0x714
  4022c0:	mov	w1, wzr
  4022c4:	bl	401130 <tputs@plt>
  4022c8:	mov	w8, #0x1                   	// #1
  4022cc:	ldr	x9, [x23]
  4022d0:	orr	w19, w25, w8
  4022d4:	ldp	x10, x9, [x9, #24]
  4022d8:	ldrsh	x10, [x10]
  4022dc:	ldr	x0, [x9, #2744]
  4022e0:	sub	x1, x10, #0x1
  4022e4:	bl	4011d0 <tparm@plt>
  4022e8:	add	x8, x0, #0x1
  4022ec:	cmp	x8, #0x2
  4022f0:	b.cs	402300 <tigetstr@plt+0xf40>  // b.hs, b.nlast
  4022f4:	mov	w8, wzr
  4022f8:	orr	w25, w19, wzr
  4022fc:	b	402444 <tigetstr@plt+0x1084>
  402300:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402304:	add	x2, x2, #0x714
  402308:	mov	w1, wzr
  40230c:	bl	401130 <tputs@plt>
  402310:	mov	w8, #0x1                   	// #1
  402314:	orr	w25, w19, w8
  402318:	b	402444 <tigetstr@plt+0x1084>
  40231c:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402320:	add	x2, x2, #0x714
  402324:	mov	w1, wzr
  402328:	bl	401130 <tputs@plt>
  40232c:	ldr	x8, [x23]
  402330:	ldr	x9, [x8, #32]
  402334:	ldr	x0, [x9, #2168]
  402338:	add	x10, x0, #0x1
  40233c:	cmp	x10, #0x2
  402340:	b.cc	40235c <tigetstr@plt+0xf9c>  // b.lo, b.ul, b.last
  402344:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402348:	add	x2, x2, #0x714
  40234c:	mov	w1, wzr
  402350:	bl	401130 <tputs@plt>
  402354:	ldr	x8, [x23]
  402358:	ldr	x9, [x8, #32]
  40235c:	ldr	x0, [x9, #896]
  402360:	add	x9, x0, #0x1
  402364:	cmp	x9, #0x2
  402368:	b.cs	4023b0 <tigetstr@plt+0xff0>  // b.hs, b.nlast
  40236c:	ldr	x8, [x8, #24]
  402370:	ldrsh	w8, [x8]
  402374:	cmp	w8, #0x2
  402378:	b.lt	4023dc <tigetstr@plt+0x101c>  // b.tstop
  40237c:	mov	w19, wzr
  402380:	adrp	x20, 414000 <tigetstr@plt+0x12c40>
  402384:	ldr	x1, [x20, #456]
  402388:	mov	w0, #0x20                  	// #32
  40238c:	bl	401150 <putc@plt>
  402390:	ldr	x8, [x23]
  402394:	add	w19, w19, #0x1
  402398:	ldr	x8, [x8, #24]
  40239c:	ldrsh	w8, [x8]
  4023a0:	sub	w8, w8, #0x1
  4023a4:	cmp	w19, w8
  4023a8:	b.lt	402384 <tigetstr@plt+0xfc4>  // b.tstop
  4023ac:	b	4023dc <tigetstr@plt+0x101c>
  4023b0:	ldr	x8, [x8, #24]
  4023b4:	ldrsh	x8, [x8]
  4023b8:	sub	x1, x8, #0x1
  4023bc:	bl	4011d0 <tparm@plt>
  4023c0:	add	x8, x0, #0x1
  4023c4:	cmp	x8, #0x2
  4023c8:	b.cc	4023dc <tigetstr@plt+0x101c>  // b.lo, b.ul, b.last
  4023cc:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  4023d0:	add	x2, x2, #0x714
  4023d4:	mov	w1, wzr
  4023d8:	bl	401130 <tputs@plt>
  4023dc:	ldr	x8, [x23]
  4023e0:	ldr	x8, [x8, #32]
  4023e4:	ldr	x0, [x8, #2176]
  4023e8:	add	x9, x0, #0x1
  4023ec:	cmp	x9, #0x2
  4023f0:	b.cc	40240c <tigetstr@plt+0x104c>  // b.lo, b.ul, b.last
  4023f4:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  4023f8:	add	x2, x2, #0x714
  4023fc:	mov	w1, wzr
  402400:	bl	401130 <tputs@plt>
  402404:	ldr	x8, [x23]
  402408:	ldr	x8, [x8, #32]
  40240c:	ldr	x0, [x8, #16]
  402410:	add	x8, x0, #0x1
  402414:	cmp	x8, #0x2
  402418:	b.cs	402430 <tigetstr@plt+0x1070>  // b.hs, b.nlast
  40241c:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  402420:	ldr	x1, [x8, #456]
  402424:	mov	w0, #0xd                   	// #13
  402428:	bl	401150 <putc@plt>
  40242c:	b	402440 <tigetstr@plt+0x1080>
  402430:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402434:	add	x2, x2, #0x714
  402438:	mov	w1, wzr
  40243c:	bl	401130 <tputs@plt>
  402440:	mov	w25, #0x1                   	// #1
  402444:	ldr	x9, [x23]
  402448:	mov	w26, wzr
  40244c:	ldr	x8, [x9, #24]
  402450:	ldrsh	w10, [x8, #2]
  402454:	cmp	w10, #0x8
  402458:	b.eq	4024a0 <tigetstr@plt+0x10e0>  // b.none
  40245c:	tbnz	w10, #31, 4024a0 <tigetstr@plt+0x10e0>
  402460:	ldr	x9, [x9, #32]
  402464:	ldr	x10, [x9, #1056]
  402468:	add	x10, x10, #0x1
  40246c:	cmp	x10, #0x2
  402470:	b.cs	40248c <tigetstr@plt+0x10cc>  // b.hs, b.nlast
  402474:	mov	w26, wzr
  402478:	ldr	x9, [x23]
  40247c:	ldrb	w8, [x24, #448]
  402480:	ldr	x9, [x9, #32]
  402484:	cbnz	w8, 4024b0 <tigetstr@plt+0x10f0>
  402488:	b	4024b8 <tigetstr@plt+0x10f8>
  40248c:	ldr	x10, [x9, #32]
  402490:	add	x10, x10, #0x1
  402494:	cmp	x10, #0x2
  402498:	b.cs	4025d4 <tigetstr@plt+0x1214>  // b.hs, b.nlast
  40249c:	mov	w26, wzr
  4024a0:	ldr	x9, [x23]
  4024a4:	ldrb	w8, [x24, #448]
  4024a8:	ldr	x9, [x9, #32]
  4024ac:	cbz	w8, 4024b8 <tigetstr@plt+0x10f8>
  4024b0:	ldr	x19, [x9, #1000]
  4024b4:	cbnz	x19, 4024c0 <tigetstr@plt+0x1100>
  4024b8:	ldr	x19, [x9, #408]
  4024bc:	cbz	x19, 402560 <tigetstr@plt+0x11a0>
  4024c0:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4024c4:	add	x1, x1, #0x101
  4024c8:	mov	x0, x19
  4024cc:	add	x20, sp, #0x8
  4024d0:	bl	4011b0 <fopen@plt>
  4024d4:	cbz	x0, 40270c <tigetstr@plt+0x134c>
  4024d8:	mov	x21, x0
  4024dc:	mov	w1, #0x1                   	// #1
  4024e0:	mov	w2, #0x2000                	// #8192
  4024e4:	mov	x0, x20
  4024e8:	mov	x3, x21
  4024ec:	bl	4012a0 <fread_unlocked@plt>
  4024f0:	cbz	x0, 40253c <tigetstr@plt+0x117c>
  4024f4:	mov	x22, x0
  4024f8:	adrp	x28, 414000 <tigetstr@plt+0x12c40>
  4024fc:	ldr	x3, [x28, #456]
  402500:	mov	w1, #0x1                   	// #1
  402504:	mov	x0, x20
  402508:	mov	x2, x22
  40250c:	bl	401300 <fwrite@plt>
  402510:	cmp	x0, x22
  402514:	b.ne	40270c <tigetstr@plt+0x134c>  // b.any
  402518:	mov	w1, #0x1                   	// #1
  40251c:	mov	w2, #0x2000                	// #8192
  402520:	mov	x0, x20
  402524:	mov	x3, x21
  402528:	mov	w27, #0x1                   	// #1
  40252c:	bl	4012a0 <fread_unlocked@plt>
  402530:	mov	x22, x0
  402534:	cbnz	x0, 4024fc <tigetstr@plt+0x113c>
  402538:	b	402540 <tigetstr@plt+0x1180>
  40253c:	mov	w27, wzr
  402540:	mov	x0, x21
  402544:	bl	4011a0 <fclose@plt>
  402548:	ldrb	w8, [x24, #448]
  40254c:	ldr	x9, [x23]
  402550:	ldr	x10, [x9, #32]
  402554:	orr	w9, w25, w26
  402558:	cbnz	w8, 402574 <tigetstr@plt+0x11b4>
  40255c:	b	40257c <tigetstr@plt+0x11bc>
  402560:	mov	w27, wzr
  402564:	ldr	x9, [x23]
  402568:	ldr	x10, [x9, #32]
  40256c:	orr	w9, w25, w26
  402570:	cbz	w8, 40257c <tigetstr@plt+0x11bc>
  402574:	ldr	x0, [x10, #992]
  402578:	cbnz	x0, 402580 <tigetstr@plt+0x11c0>
  40257c:	ldr	x0, [x10, #400]
  402580:	add	x8, x0, #0x1
  402584:	cmp	x8, #0x2
  402588:	orr	w19, w9, w27
  40258c:	b.cs	402598 <tigetstr@plt+0x11d8>  // b.hs, b.nlast
  402590:	mov	w8, wzr
  402594:	b	4025ac <tigetstr@plt+0x11ec>
  402598:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  40259c:	add	x2, x2, #0x714
  4025a0:	mov	w1, wzr
  4025a4:	bl	401130 <tputs@plt>
  4025a8:	mov	w8, #0x1                   	// #1
  4025ac:	orr	w0, w19, w8
  4025b0:	add	sp, sp, #0x2, lsl #12
  4025b4:	add	sp, sp, #0x10
  4025b8:	ldp	x20, x19, [sp, #80]
  4025bc:	ldp	x22, x21, [sp, #64]
  4025c0:	ldp	x24, x23, [sp, #48]
  4025c4:	ldp	x26, x25, [sp, #32]
  4025c8:	ldp	x28, x27, [sp, #16]
  4025cc:	ldp	x29, x30, [sp], #96
  4025d0:	ret
  4025d4:	ldr	x0, [x9, #16]
  4025d8:	ldrsh	w22, [x8]
  4025dc:	add	x8, x0, #0x1
  4025e0:	cmp	x8, #0x2
  4025e4:	b.cs	4025fc <tigetstr@plt+0x123c>  // b.hs, b.nlast
  4025e8:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  4025ec:	ldr	x1, [x8, #456]
  4025f0:	mov	w0, #0xd                   	// #13
  4025f4:	bl	401150 <putc@plt>
  4025f8:	b	40260c <tigetstr@plt+0x124c>
  4025fc:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402600:	add	x2, x2, #0x714
  402604:	mov	w1, wzr
  402608:	bl	401130 <tputs@plt>
  40260c:	ldr	x8, [x23]
  402610:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  402614:	add	x2, x2, #0x714
  402618:	mov	w1, wzr
  40261c:	ldr	x8, [x8, #32]
  402620:	ldr	x0, [x8, #32]
  402624:	bl	401130 <tputs@plt>
  402628:	ldr	x8, [x23]
  40262c:	ldr	x10, [x8, #24]
  402630:	ldrsh	w9, [x10, #2]
  402634:	cmp	w9, #0x2
  402638:	b.lt	4026f4 <tigetstr@plt+0x1334>  // b.tstop
  40263c:	and	w26, w9, #0xffff
  402640:	cmp	w26, w22
  402644:	b.le	402650 <tigetstr@plt+0x1290>
  402648:	strh	w22, [x10, #2]
  40264c:	b	4026bc <tigetstr@plt+0x12fc>
  402650:	cmp	w9, w22
  402654:	b.ge	4026bc <tigetstr@plt+0x12fc>  // b.tcont
  402658:	adrp	x19, 403000 <tigetstr@plt+0x1c40>
  40265c:	adrp	x20, 403000 <tigetstr@plt+0x1c40>
  402660:	adrp	x21, 402000 <tigetstr@plt+0xc40>
  402664:	adrp	x27, 414000 <tigetstr@plt+0x12c40>
  402668:	add	x19, x19, #0x195
  40266c:	add	x20, x20, #0x125
  402670:	add	x21, x21, #0x714
  402674:	ldr	x0, [x27, #456]
  402678:	sxth	w2, w9
  40267c:	mov	x1, x19
  402680:	mov	x3, x20
  402684:	bl	401390 <fprintf@plt>
  402688:	ldr	x8, [x23]
  40268c:	mov	w1, wzr
  402690:	mov	x2, x21
  402694:	ldr	x8, [x8, #32]
  402698:	ldr	x0, [x8, #1056]
  40269c:	bl	401130 <tputs@plt>
  4026a0:	ldr	x8, [x23]
  4026a4:	ldr	x9, [x8, #24]
  4026a8:	ldrsh	w9, [x9, #2]
  4026ac:	add	w26, w26, w9
  4026b0:	cmp	w26, w22
  4026b4:	and	w9, w9, #0xffff
  4026b8:	b.lt	402674 <tigetstr@plt+0x12b4>  // b.tstop
  4026bc:	ldr	x8, [x8, #32]
  4026c0:	ldr	x0, [x8, #16]
  4026c4:	add	x8, x0, #0x1
  4026c8:	cmp	x8, #0x2
  4026cc:	b.cs	4026e4 <tigetstr@plt+0x1324>  // b.hs, b.nlast
  4026d0:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  4026d4:	ldr	x1, [x8, #456]
  4026d8:	mov	w0, #0xd                   	// #13
  4026dc:	bl	401150 <putc@plt>
  4026e0:	b	4026f4 <tigetstr@plt+0x1334>
  4026e4:	adrp	x2, 402000 <tigetstr@plt+0xc40>
  4026e8:	add	x2, x2, #0x714
  4026ec:	mov	w1, wzr
  4026f0:	bl	401130 <tputs@plt>
  4026f4:	mov	w26, #0x1                   	// #1
  4026f8:	ldr	x9, [x23]
  4026fc:	ldrb	w8, [x24, #448]
  402700:	ldr	x9, [x9, #32]
  402704:	cbnz	w8, 4024b0 <tigetstr@plt+0x10f0>
  402708:	b	4024b8 <tigetstr@plt+0x10f8>
  40270c:	mov	x0, x19
  402710:	bl	402998 <tigetstr@plt+0x15d8>
  402714:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  402718:	ldr	x1, [x8, #456]
  40271c:	b	401150 <putc@plt>
  402720:	adrp	x10, 414000 <tigetstr@plt+0x12c40>
  402724:	and	w8, w1, #0x1
  402728:	and	w9, w2, #0x1
  40272c:	add	x10, x10, #0x1c0
  402730:	str	x0, [x10, #8]
  402734:	strb	w8, [x10]
  402738:	strb	w9, [x10, #4]
  40273c:	ret
  402740:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  402744:	ldr	x0, [x8, #456]
  402748:	cbz	x0, 402750 <tigetstr@plt+0x1390>
  40274c:	b	401310 <fflush@plt>
  402750:	ret
  402754:	stp	x29, x30, [sp, #-32]!
  402758:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  40275c:	add	x2, x2, #0x180
  402760:	mov	w3, #0x2                   	// #2
  402764:	mov	w4, #0x7f                  	// #127
  402768:	stp	x20, x19, [sp, #16]
  40276c:	mov	x29, sp
  402770:	mov	x19, x1
  402774:	mov	x20, x0
  402778:	bl	4027bc <tigetstr@plt+0x13fc>
  40277c:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  402780:	add	x2, x2, #0x186
  402784:	mov	w3, #0x3                   	// #3
  402788:	mov	w4, #0x15                  	// #21
  40278c:	mov	x0, x20
  402790:	mov	x1, x19
  402794:	bl	4027bc <tigetstr@plt+0x13fc>
  402798:	mov	x0, x20
  40279c:	mov	x1, x19
  4027a0:	ldp	x20, x19, [sp, #16]
  4027a4:	adrp	x2, 403000 <tigetstr@plt+0x1c40>
  4027a8:	add	x2, x2, #0x18b
  4027ac:	mov	w4, #0x3                   	// #3
  4027b0:	mov	w3, wzr
  4027b4:	ldp	x29, x30, [sp], #32
  4027b8:	b	4027bc <tigetstr@plt+0x13fc>
  4027bc:	stp	x29, x30, [sp, #-32]!
  4027c0:	sxtw	x8, w3
  4027c4:	stp	x20, x19, [sp, #16]
  4027c8:	add	x9, x1, x8
  4027cc:	add	x8, x0, x8
  4027d0:	ldrb	w19, [x9, #17]
  4027d4:	ldrb	w8, [x8, #17]
  4027d8:	mov	x29, sp
  4027dc:	cmp	w8, w19
  4027e0:	b.ne	4027f8 <tigetstr@plt+0x1438>  // b.any
  4027e4:	cmp	w8, w4
  4027e8:	b.ne	4027f8 <tigetstr@plt+0x1438>  // b.any
  4027ec:	ldp	x20, x19, [sp, #16]
  4027f0:	ldp	x29, x30, [sp], #32
  4027f4:	ret
  4027f8:	adrp	x20, 413000 <tigetstr@plt+0x11c40>
  4027fc:	ldr	x20, [x20, #4008]
  402800:	adrp	x9, 403000 <tigetstr@plt+0x1c40>
  402804:	adrp	x10, 403000 <tigetstr@plt+0x1c40>
  402808:	add	x9, x9, #0x1af
  40280c:	ldr	x0, [x20]
  402810:	add	x10, x10, #0x1ac
  402814:	cmp	w8, w19
  402818:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  40281c:	csel	x3, x10, x9, eq  // eq = none
  402820:	add	x1, x1, #0x1a5
  402824:	bl	401390 <fprintf@plt>
  402828:	cmp	w19, #0x7f
  40282c:	b.eq	402854 <tigetstr@plt+0x1494>  // b.none
  402830:	cbnz	w19, 402874 <tigetstr@plt+0x14b4>
  402834:	ldr	x3, [x20]
  402838:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  40283c:	add	x0, x0, #0x1b6
  402840:	mov	w1, #0x7                   	// #7
  402844:	ldp	x20, x19, [sp, #16]
  402848:	mov	w2, #0x1                   	// #1
  40284c:	ldp	x29, x30, [sp], #32
  402850:	b	401300 <fwrite@plt>
  402854:	ldr	x3, [x20]
  402858:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  40285c:	add	x0, x0, #0x1be
  402860:	mov	w1, #0x8                   	// #8
  402864:	ldp	x20, x19, [sp, #16]
  402868:	mov	w2, #0x1                   	// #1
  40286c:	ldp	x29, x30, [sp], #32
  402870:	b	401300 <fwrite@plt>
  402874:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  402878:	ldr	x8, [x8, #4064]
  40287c:	ldr	x8, [x8]
  402880:	ldr	x8, [x8, #32]
  402884:	ldr	x8, [x8, #440]
  402888:	cbz	x8, 4028c0 <tigetstr@plt+0x1500>
  40288c:	ldrb	w9, [x8]
  402890:	cmp	w19, w9
  402894:	b.ne	4028c0 <tigetstr@plt+0x1500>  // b.any
  402898:	ldrb	w8, [x8, #1]
  40289c:	cbnz	w8, 4028c0 <tigetstr@plt+0x1500>
  4028a0:	ldr	x3, [x20]
  4028a4:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  4028a8:	add	x0, x0, #0x1c7
  4028ac:	mov	w1, #0xb                   	// #11
  4028b0:	ldp	x20, x19, [sp, #16]
  4028b4:	mov	w2, #0x1                   	// #1
  4028b8:	ldp	x29, x30, [sp], #32
  4028bc:	b	401300 <fwrite@plt>
  4028c0:	cmp	w19, #0x1f
  4028c4:	b.hi	4028e8 <tigetstr@plt+0x1528>  // b.pmore
  4028c8:	ldr	x0, [x20]
  4028cc:	eor	w2, w19, #0x40
  4028d0:	ldp	x20, x19, [sp, #16]
  4028d4:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4028d8:	add	x1, x1, #0x1d3
  4028dc:	mov	w3, w2
  4028e0:	ldp	x29, x30, [sp], #32
  4028e4:	b	401390 <fprintf@plt>
  4028e8:	ldr	x0, [x20]
  4028ec:	mov	w2, w19
  4028f0:	ldp	x20, x19, [sp, #16]
  4028f4:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4028f8:	add	x1, x1, #0x1e6
  4028fc:	ldp	x29, x30, [sp], #32
  402900:	b	401390 <fprintf@plt>
  402904:	stp	x29, x30, [sp, #-48]!
  402908:	mov	x29, sp
  40290c:	str	x21, [sp, #16]
  402910:	stp	x20, x19, [sp, #32]
  402914:	mov	x20, x2
  402918:	mov	x21, x1
  40291c:	add	x2, x29, #0x18
  402920:	mov	w1, #0x5413                	// #21523
  402924:	mov	w19, w0
  402928:	bl	4013b0 <ioctl@plt>
  40292c:	ldrh	w9, [x29, #24]
  402930:	ldrh	w8, [x29, #26]
  402934:	cbz	w9, 402954 <tigetstr@plt+0x1594>
  402938:	cbz	w8, 402944 <tigetstr@plt+0x1584>
  40293c:	strh	w9, [x21]
  402940:	strh	w8, [x20]
  402944:	ldp	x20, x19, [sp, #32]
  402948:	ldr	x21, [sp, #16]
  40294c:	ldp	x29, x30, [sp], #48
  402950:	ret
  402954:	cbnz	w8, 402944 <tigetstr@plt+0x1584>
  402958:	ldrsh	w8, [x21]
  40295c:	cmp	w8, #0x1
  402960:	b.lt	402944 <tigetstr@plt+0x1584>  // b.tstop
  402964:	ldrsh	w9, [x20]
  402968:	cmp	w9, #0x1
  40296c:	b.lt	402944 <tigetstr@plt+0x1584>  // b.tstop
  402970:	add	x2, x29, #0x18
  402974:	mov	w1, #0x5414                	// #21524
  402978:	mov	w0, w19
  40297c:	strh	w8, [x29, #24]
  402980:	strh	w9, [x29, #26]
  402984:	bl	4013b0 <ioctl@plt>
  402988:	ldp	x20, x19, [sp, #32]
  40298c:	ldr	x21, [sp, #16]
  402990:	ldp	x29, x30, [sp], #48
  402994:	ret
  402998:	stp	x29, x30, [sp, #-48]!
  40299c:	stp	x22, x21, [sp, #16]
  4029a0:	stp	x20, x19, [sp, #32]
  4029a4:	mov	x29, sp
  4029a8:	mov	x19, x0
  4029ac:	bl	401360 <__errno_location@plt>
  4029b0:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  4029b4:	adrp	x9, 413000 <tigetstr@plt+0x11c40>
  4029b8:	ldr	w20, [x0]
  4029bc:	ldr	x8, [x8, #4008]
  4029c0:	ldr	x9, [x9, #4056]
  4029c4:	mov	w0, w20
  4029c8:	ldr	x21, [x8]
  4029cc:	ldr	x22, [x9]
  4029d0:	bl	401260 <strerror@plt>
  4029d4:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  4029d8:	mov	x4, x0
  4029dc:	add	x1, x1, #0x199
  4029e0:	mov	x0, x21
  4029e4:	mov	x2, x22
  4029e8:	mov	x3, x19
  4029ec:	bl	401390 <fprintf@plt>
  4029f0:	bl	402db0 <tigetstr@plt+0x19f0>
  4029f4:	adrp	x19, 414000 <tigetstr@plt+0x12c40>
  4029f8:	ldr	x1, [x19, #456]
  4029fc:	mov	w0, #0xa                   	// #10
  402a00:	bl	401160 <fputc@plt>
  402a04:	ldr	x0, [x19, #456]
  402a08:	bl	401310 <fflush@plt>
  402a0c:	add	w0, w20, #0x4
  402a10:	bl	401110 <exit@plt>
  402a14:	stp	x29, x30, [sp, #-32]!
  402a18:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402a1c:	add	x1, x1, #0x1f0
  402a20:	str	x19, [sp, #16]
  402a24:	mov	x29, sp
  402a28:	mov	x19, x0
  402a2c:	bl	4012b0 <strcmp@plt>
  402a30:	cbz	w0, 402b54 <tigetstr@plt+0x1794>
  402a34:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402a38:	add	x1, x1, #0x200
  402a3c:	mov	x0, x19
  402a40:	bl	4012b0 <strcmp@plt>
  402a44:	cbz	w0, 402b5c <tigetstr@plt+0x179c>
  402a48:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402a4c:	add	x1, x1, #0x210
  402a50:	mov	x0, x19
  402a54:	bl	4012b0 <strcmp@plt>
  402a58:	cbz	w0, 402b64 <tigetstr@plt+0x17a4>
  402a5c:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402a60:	add	x1, x1, #0x220
  402a64:	mov	x0, x19
  402a68:	bl	4012b0 <strcmp@plt>
  402a6c:	cbz	w0, 402b6c <tigetstr@plt+0x17ac>
  402a70:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402a74:	add	x1, x1, #0x230
  402a78:	mov	x0, x19
  402a7c:	bl	4012b0 <strcmp@plt>
  402a80:	cbz	w0, 402b74 <tigetstr@plt+0x17b4>
  402a84:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402a88:	add	x1, x1, #0x240
  402a8c:	mov	x0, x19
  402a90:	bl	4012b0 <strcmp@plt>
  402a94:	cbz	w0, 402b7c <tigetstr@plt+0x17bc>
  402a98:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402a9c:	add	x1, x1, #0x250
  402aa0:	mov	x0, x19
  402aa4:	bl	4012b0 <strcmp@plt>
  402aa8:	cbz	w0, 402b84 <tigetstr@plt+0x17c4>
  402aac:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402ab0:	add	x1, x1, #0x260
  402ab4:	mov	x0, x19
  402ab8:	bl	4012b0 <strcmp@plt>
  402abc:	cbz	w0, 402b8c <tigetstr@plt+0x17cc>
  402ac0:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402ac4:	add	x1, x1, #0x270
  402ac8:	mov	x0, x19
  402acc:	bl	4012b0 <strcmp@plt>
  402ad0:	cbz	w0, 402b94 <tigetstr@plt+0x17d4>
  402ad4:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402ad8:	add	x1, x1, #0x280
  402adc:	mov	x0, x19
  402ae0:	bl	4012b0 <strcmp@plt>
  402ae4:	cbz	w0, 402b9c <tigetstr@plt+0x17dc>
  402ae8:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402aec:	add	x1, x1, #0x290
  402af0:	mov	x0, x19
  402af4:	bl	4012b0 <strcmp@plt>
  402af8:	cbz	w0, 402ba4 <tigetstr@plt+0x17e4>
  402afc:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402b00:	add	x1, x1, #0x2a0
  402b04:	mov	x0, x19
  402b08:	bl	4012b0 <strcmp@plt>
  402b0c:	cbz	w0, 402bac <tigetstr@plt+0x17ec>
  402b10:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402b14:	add	x1, x1, #0x2b0
  402b18:	mov	x0, x19
  402b1c:	bl	4012b0 <strcmp@plt>
  402b20:	cbz	w0, 402bb4 <tigetstr@plt+0x17f4>
  402b24:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402b28:	add	x1, x1, #0x2c0
  402b2c:	mov	x0, x19
  402b30:	bl	4012b0 <strcmp@plt>
  402b34:	cbz	w0, 402bbc <tigetstr@plt+0x17fc>
  402b38:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402b3c:	add	x1, x1, #0x2d0
  402b40:	mov	x0, x19
  402b44:	bl	4012b0 <strcmp@plt>
  402b48:	cbz	w0, 402bc4 <tigetstr@plt+0x1804>
  402b4c:	mov	w0, wzr
  402b50:	b	402bd8 <tigetstr@plt+0x1818>
  402b54:	mov	x8, xzr
  402b58:	b	402bc8 <tigetstr@plt+0x1808>
  402b5c:	mov	w8, #0x1                   	// #1
  402b60:	b	402bc8 <tigetstr@plt+0x1808>
  402b64:	mov	w8, #0x2                   	// #2
  402b68:	b	402bc8 <tigetstr@plt+0x1808>
  402b6c:	mov	w8, #0x3                   	// #3
  402b70:	b	402bc8 <tigetstr@plt+0x1808>
  402b74:	mov	w8, #0x4                   	// #4
  402b78:	b	402bc8 <tigetstr@plt+0x1808>
  402b7c:	mov	w8, #0x5                   	// #5
  402b80:	b	402bc8 <tigetstr@plt+0x1808>
  402b84:	mov	w8, #0x6                   	// #6
  402b88:	b	402bc8 <tigetstr@plt+0x1808>
  402b8c:	mov	w8, #0x7                   	// #7
  402b90:	b	402bc8 <tigetstr@plt+0x1808>
  402b94:	mov	w8, #0x8                   	// #8
  402b98:	b	402bc8 <tigetstr@plt+0x1808>
  402b9c:	mov	w8, #0x9                   	// #9
  402ba0:	b	402bc8 <tigetstr@plt+0x1808>
  402ba4:	mov	w8, #0xa                   	// #10
  402ba8:	b	402bc8 <tigetstr@plt+0x1808>
  402bac:	mov	w8, #0xb                   	// #11
  402bb0:	b	402bc8 <tigetstr@plt+0x1808>
  402bb4:	mov	w8, #0xc                   	// #12
  402bb8:	b	402bc8 <tigetstr@plt+0x1808>
  402bbc:	mov	w8, #0xd                   	// #13
  402bc0:	b	402bc8 <tigetstr@plt+0x1808>
  402bc4:	mov	w8, #0xe                   	// #14
  402bc8:	adrp	x9, 403000 <tigetstr@plt+0x1c40>
  402bcc:	lsl	x8, x8, #4
  402bd0:	add	x9, x9, #0x1ec
  402bd4:	ldr	w0, [x9, x8]
  402bd8:	ldr	x19, [sp, #16]
  402bdc:	ldp	x29, x30, [sp], #32
  402be0:	ret
  402be4:	stp	x29, x30, [sp, #-48]!
  402be8:	str	x21, [sp, #16]
  402bec:	stp	x20, x19, [sp, #32]
  402bf0:	mov	x29, sp
  402bf4:	mov	x19, x1
  402bf8:	mov	x20, x0
  402bfc:	bl	4010f0 <strlen@plt>
  402c00:	mov	x21, x0
  402c04:	mov	x0, x19
  402c08:	bl	4010f0 <strlen@plt>
  402c0c:	cmp	x21, x0
  402c10:	b.ne	402c3c <tigetstr@plt+0x187c>  // b.any
  402c14:	mov	x0, x20
  402c18:	mov	x1, x19
  402c1c:	mov	x2, x21
  402c20:	bl	4011e0 <strncmp@plt>
  402c24:	cmp	w0, #0x0
  402c28:	cset	w0, eq  // eq = none
  402c2c:	ldp	x20, x19, [sp, #32]
  402c30:	ldr	x21, [sp, #16]
  402c34:	ldp	x29, x30, [sp], #48
  402c38:	ret
  402c3c:	mov	w0, wzr
  402c40:	ldp	x20, x19, [sp, #32]
  402c44:	ldr	x21, [sp, #16]
  402c48:	ldp	x29, x30, [sp], #48
  402c4c:	ret
  402c50:	stp	x29, x30, [sp, #-48]!
  402c54:	stp	x20, x19, [sp, #32]
  402c58:	mov	x19, x0
  402c5c:	str	x21, [sp, #16]
  402c60:	mov	w20, w1
  402c64:	adrp	x21, 414000 <tigetstr@plt+0x12c40>
  402c68:	mov	w8, #0x2                   	// #2
  402c6c:	mov	w0, #0x2                   	// #2
  402c70:	mov	x1, x19
  402c74:	mov	x29, sp
  402c78:	str	w8, [x21, #468]
  402c7c:	bl	401180 <tcgetattr@plt>
  402c80:	tbz	w0, #31, 402cb0 <tigetstr@plt+0x18f0>
  402c84:	mov	w8, #0x1                   	// #1
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	mov	x1, x19
  402c90:	str	w8, [x21, #468]
  402c94:	bl	401180 <tcgetattr@plt>
  402c98:	tbz	w0, #31, 402cb0 <tigetstr@plt+0x18f0>
  402c9c:	mov	w0, wzr
  402ca0:	mov	x1, x19
  402ca4:	str	wzr, [x21, #468]
  402ca8:	bl	401180 <tcgetattr@plt>
  402cac:	tbnz	w0, #31, 402cf0 <tigetstr@plt+0x1930>
  402cb0:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  402cb4:	add	x8, x8, #0x1d0
  402cb8:	mov	w9, #0x1                   	// #1
  402cbc:	strb	w9, [x8]
  402cc0:	ldp	q3, q0, [x19, #16]
  402cc4:	ldur	q1, [x19, #44]
  402cc8:	ldr	q2, [x19]
  402ccc:	ldr	w0, [x8, #4]
  402cd0:	stur	q3, [x8, #24]
  402cd4:	stur	q1, [x8, #52]
  402cd8:	stur	q0, [x8, #40]
  402cdc:	stur	q2, [x8, #8]
  402ce0:	ldp	x20, x19, [sp, #32]
  402ce4:	ldr	x21, [sp, #16]
  402ce8:	ldp	x29, x30, [sp], #48
  402cec:	ret
  402cf0:	adrp	x0, 403000 <tigetstr@plt+0x1c40>
  402cf4:	add	x0, x0, #0x2dc
  402cf8:	mov	w1, #0x2                   	// #2
  402cfc:	bl	4011c0 <open@plt>
  402d00:	str	w0, [x21, #468]
  402d04:	tbnz	w0, #31, 402d14 <tigetstr@plt+0x1954>
  402d08:	mov	x1, x19
  402d0c:	bl	401180 <tcgetattr@plt>
  402d10:	tbz	w0, #31, 402cb0 <tigetstr@plt+0x18f0>
  402d14:	tbnz	w20, #0, 402d3c <tigetstr@plt+0x197c>
  402d18:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  402d1c:	ldr	x8, [x8, #4032]
  402d20:	ldr	x0, [x8]
  402d24:	bl	401190 <fileno@plt>
  402d28:	str	w0, [x21, #468]
  402d2c:	ldp	x20, x19, [sp, #32]
  402d30:	ldr	x21, [sp, #16]
  402d34:	ldp	x29, x30, [sp], #48
  402d38:	ret
  402d3c:	bl	402d40 <tigetstr@plt+0x1980>
  402d40:	stp	x29, x30, [sp, #-48]!
  402d44:	stp	x22, x21, [sp, #16]
  402d48:	stp	x20, x19, [sp, #32]
  402d4c:	mov	x29, sp
  402d50:	bl	401360 <__errno_location@plt>
  402d54:	adrp	x22, 413000 <tigetstr@plt+0x11c40>
  402d58:	adrp	x8, 413000 <tigetstr@plt+0x11c40>
  402d5c:	ldr	w19, [x0]
  402d60:	ldr	x22, [x22, #4008]
  402d64:	ldr	x8, [x8, #4056]
  402d68:	mov	w0, w19
  402d6c:	ldr	x20, [x22]
  402d70:	ldr	x21, [x8]
  402d74:	bl	401260 <strerror@plt>
  402d78:	adrp	x1, 403000 <tigetstr@plt+0x1c40>
  402d7c:	adrp	x3, 403000 <tigetstr@plt+0x1c40>
  402d80:	mov	x4, x0
  402d84:	add	x1, x1, #0x199
  402d88:	add	x3, x3, #0x2e5
  402d8c:	mov	x0, x20
  402d90:	mov	x2, x21
  402d94:	bl	401390 <fprintf@plt>
  402d98:	bl	402db0 <tigetstr@plt+0x19f0>
  402d9c:	ldr	x1, [x22]
  402da0:	mov	w0, #0xa                   	// #10
  402da4:	bl	401160 <fputc@plt>
  402da8:	add	w0, w19, #0x4
  402dac:	bl	401110 <exit@plt>
  402db0:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  402db4:	ldrb	w8, [x8, #464]
  402db8:	cmp	w8, #0x1
  402dbc:	b.ne	402dd4 <tigetstr@plt+0x1a14>  // b.any
  402dc0:	adrp	x2, 414000 <tigetstr@plt+0x12c40>
  402dc4:	add	x2, x2, #0x1d4
  402dc8:	ldr	w0, [x2], #4
  402dcc:	mov	w1, #0x1                   	// #1
  402dd0:	b	401320 <tcsetattr@plt>
  402dd4:	ret
  402dd8:	ldp	x8, x9, [x1]
  402ddc:	ldp	x10, x11, [x0]
  402de0:	ldp	x12, x13, [x1, #16]
  402de4:	ldp	x14, x15, [x0, #16]
  402de8:	ldp	x16, x17, [x1, #32]
  402dec:	eor	x8, x8, x10
  402df0:	ldp	x10, x18, [x0, #32]
  402df4:	eor	x9, x9, x11
  402df8:	ldr	x11, [x1, #48]
  402dfc:	eor	x12, x12, x14
  402e00:	ldr	x14, [x0, #48]
  402e04:	eor	x13, x13, x15
  402e08:	ldr	w15, [x1, #56]
  402e0c:	ldr	w0, [x0, #56]
  402e10:	eor	x10, x16, x10
  402e14:	eor	x16, x17, x18
  402e18:	eor	x11, x11, x14
  402e1c:	eor	w14, w15, w0
  402e20:	orr	x8, x8, x9
  402e24:	orr	x9, x12, x13
  402e28:	orr	x10, x10, x16
  402e2c:	orr	x11, x11, x14
  402e30:	orr	x8, x8, x9
  402e34:	orr	x9, x10, x11
  402e38:	orr	x8, x8, x9
  402e3c:	cbz	x8, 402e54 <tigetstr@plt+0x1a94>
  402e40:	adrp	x8, 414000 <tigetstr@plt+0x12c40>
  402e44:	ldr	w0, [x8, #468]
  402e48:	mov	x2, x1
  402e4c:	mov	w1, #0x1                   	// #1
  402e50:	b	401320 <tcsetattr@plt>
  402e54:	ret
  402e58:	stp	x29, x30, [sp, #-64]!
  402e5c:	mov	x29, sp
  402e60:	stp	x19, x20, [sp, #16]
  402e64:	adrp	x20, 413000 <tigetstr@plt+0x11c40>
  402e68:	add	x20, x20, #0xda8
  402e6c:	stp	x21, x22, [sp, #32]
  402e70:	adrp	x21, 413000 <tigetstr@plt+0x11c40>
  402e74:	add	x21, x21, #0xda0
  402e78:	sub	x20, x20, x21
  402e7c:	mov	w22, w0
  402e80:	stp	x23, x24, [sp, #48]
  402e84:	mov	x23, x1
  402e88:	mov	x24, x2
  402e8c:	bl	4010b8 <strlen@plt-0x38>
  402e90:	cmp	xzr, x20, asr #3
  402e94:	b.eq	402ec0 <tigetstr@plt+0x1b00>  // b.none
  402e98:	asr	x20, x20, #3
  402e9c:	mov	x19, #0x0                   	// #0
  402ea0:	ldr	x3, [x21, x19, lsl #3]
  402ea4:	mov	x2, x24
  402ea8:	add	x19, x19, #0x1
  402eac:	mov	x1, x23
  402eb0:	mov	w0, w22
  402eb4:	blr	x3
  402eb8:	cmp	x20, x19
  402ebc:	b.ne	402ea0 <tigetstr@plt+0x1ae0>  // b.any
  402ec0:	ldp	x19, x20, [sp, #16]
  402ec4:	ldp	x21, x22, [sp, #32]
  402ec8:	ldp	x23, x24, [sp, #48]
  402ecc:	ldp	x29, x30, [sp], #64
  402ed0:	ret
  402ed4:	nop
  402ed8:	ret

Disassembly of section .fini:

0000000000402edc <.fini>:
  402edc:	stp	x29, x30, [sp, #-16]!
  402ee0:	mov	x29, sp
  402ee4:	ldp	x29, x30, [sp], #16
  402ee8:	ret
