xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Oct 07, 2024 at 00:00:07 EDT
xrun
	-f filelist.f
		+incdir+../../uvm-1.2/src
		../src/adder.v
		../src/add_if.sv
		../src/tb_top.sv
		../src/item.sv
		../src/sequence.sv
		../src/sequencer.sv
		../src/monitor.sv
		../src/driver.sv
		../src/agent.sv
		../src/scoreboard.sv
		../src/env.sv
		../src/base_test.sv
	-top tb_top
	-l compile.log
	+UVM_VERBOSITY=UVM_HIGH
	+define+UVM_NO_DPI

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_HIGH

file: ../src/tb_top.sv
	package worklib.uvm_pkg:sv
		errors: 0, warnings: 0
	module worklib.tb_top:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		uvm_pkg
		$unit_0x3c6ebe21
		tb_top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.uvm_pkg:sv <0x00da9bf8>
			streams:   6, words:  3460
		worklib.uvm_pkg:sv <0x7fa37969>
			streams:   6, words:  3120
		worklib.uvm_pkg:sv <0x6b6d5dca>
			streams:   5, words:  2530
		worklib.uvm_pkg:sv <0x1bb8c5a0>
			streams:  25, words: 17704
		worklib.uvm_pkg:sv <0x456821a4>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x09dfbde2>
			streams:  21, words: 50699
		worklib.uvm_pkg:sv <0x3a8148dd>
			streams:   7, words:  1927
		worklib.uvm_pkg:sv <0x6b737163>
			streams:  24, words: 21122
		worklib.uvm_pkg:sv <0x0ab27717>
			streams:  24, words: 20136
		worklib.uvm_pkg:sv <0x7cc5effa>
			streams:  20, words: 19997
		worklib.uvm_pkg:sv <0x375ff495>
			streams:  11, words:  4048
		worklib.uvm_pkg:sv <0x44f16e42>
			streams:  23, words: 29213
		worklib.uvm_pkg:sv <0x06a55d1e>
			streams:   7, words:  2431
		worklib.uvm_pkg:sv <0x6fcbb4c0>
			streams:  12, words: 15194
		worklib.uvm_pkg:sv <0x2ea6b5f3>
			streams:  23, words: 25684
		worklib.uvm_pkg:sv <0x54e172c6>
			streams:  22, words: 54191
		worklib.uvm_pkg:sv <0x36eeb8db>
			streams:  25, words: 33930
		worklib.uvm_pkg:sv <0x7a27420f>
			streams:  24, words: 48334
		worklib.uvm_pkg:sv <0x749d392a>
			streams:  25, words: 36856
		worklib.uvm_pkg:sv <0x5374b4ef>
			streams:  23, words: 55402
		worklib.uvm_pkg:sv <0x5c9ef5ef>
			streams:  25, words: 38934
		worklib.uvm_pkg:sv <0x7f29d516>
			streams:  23, words: 60636
		worklib.uvm_pkg:sv <0x4e82f306>
			streams:  25, words: 43323
		worklib.uvm_pkg:sv <0x2f28872d>
			streams:  23, words: 53324
		worklib.uvm_pkg:sv <0x12f11654>
			streams:  23, words: 56302
		worklib.uvm_pkg:sv <0x7df9f5ab>
			streams:  25, words: 35997
		worklib.uvm_pkg:sv <0x5c19c5b0>
			streams:  23, words: 52732
		worklib.uvm_pkg:sv <0x22e59f1b>
			streams:  25, words: 73635
		worklib.uvm_pkg:sv <0x47c655c2>
			streams:  54, words: 80128
		worklib.uvm_pkg:sv <0x1829ffe7>
			streams:  21, words: 19145
		worklib.uvm_pkg:sv <0x3df92f63>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x6f79b4dc>
			streams:  22, words: 20898
		worklib.uvm_pkg:sv <0x16883ca1>
			streams:  22, words: 21455
		worklib.uvm_pkg:sv <0x5bb85a4d>
			streams:  18, words: 16228
		worklib.uvm_pkg:sv <0x135235b1>
			streams:  48, words: 42589
		worklib.uvm_pkg:sv <0x10da4958>
			streams: 114, words: 137642
		worklib.uvm_pkg:sv <0x1ac820d3>
			streams:  22, words: 30115
		worklib.uvm_pkg:sv <0x6b19d8aa>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x59adf614>
			streams:  30, words: 31331
		worklib.uvm_pkg:sv <0x650ce7b2>
			streams:   7, words:  3064
		worklib.uvm_pkg:sv <0x5a58f822>
			streams: 160, words: 177740
		worklib.uvm_pkg:sv <0x72cfcd32>
			streams:  22, words: 16864
		worklib.tb_top:sv <0x60e994da>
			streams:  63, words: 80417
		worklib.\$unit_0x3c6ebe21 :compilation_unit <0x4c7dc535>
			streams:   0, words:     0
		worklib.uvm_pkg:sv <0x1ba85435>
			streams: 4571, words: 7128431
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       2       2
		Interfaces:                    1       1
		Verilog packages:              1       1
		Registers:                 15323   10703
		Scalar wires:                  2       -
		Vectored wires:                4       -
		Named events:                  2       9
		Always blocks:                 1       1
		Initial blocks:              311     154
		Parallel blocks:              24      25
		Pseudo assignments:            5       5
		Assertions:                    2       2
		Compilation units:             1       1
		SV Class declarations:       217     333
		SV Class specializations:    423     423
	Writing initial simulation snapshot: worklib.tb_top:sv
Loading snapshot worklib.tb_top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
UVM_INFO ../../uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO ../../uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO ../src/sequence.sv(11) @ 5: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 5: uvm_test_top.env_o.agt.drv [driver] ip1 = 22, ip2 = 14
UVM_INFO ../src/monitor.sv(26) @ 6: uvm_test_top.env_o.agt.mon [monitor] ip1 = 22, ip2 = 14
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/scoreboard.sv(29) @ 10: uvm_test_top.env_o.sb [scoreboard] Matched: ip1 = 22, ip2 = 14, out = 36
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/sequence.sv(11) @ 10: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 10: uvm_test_top.env_o.agt.drv [driver] ip1 = 92, ip2 = 70
UVM_INFO ../src/monitor.sv(26) @ 14: uvm_test_top.env_o.agt.mon [monitor] ip1 = 92, ip2 = 70
UVM_INFO ../src/sequence.sv(11) @ 15: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 15: uvm_test_top.env_o.agt.drv [driver] ip1 = 4, ip2 = 62
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/scoreboard.sv(29) @ 18: uvm_test_top.env_o.sb [scoreboard] Matched: ip1 = 92, ip2 = 70, out = 162
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/sequence.sv(11) @ 20: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 20: uvm_test_top.env_o.agt.drv [driver] ip1 = 57, ip2 = 60
UVM_INFO ../src/monitor.sv(26) @ 22: uvm_test_top.env_o.agt.mon [monitor] ip1 = 57, ip2 = 60
UVM_INFO ../src/sequence.sv(11) @ 25: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 25: uvm_test_top.env_o.agt.drv [driver] ip1 = 47, ip2 = 1
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/scoreboard.sv(29) @ 26: uvm_test_top.env_o.sb [scoreboard] Matched: ip1 = 57, ip2 = 60, out = 117
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/monitor.sv(26) @ 30: uvm_test_top.env_o.agt.mon [monitor] ip1 = 47, ip2 = 1
UVM_INFO ../src/sequence.sv(11) @ 30: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 30: uvm_test_top.env_o.agt.drv [driver] ip1 = 74, ip2 = 84
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/scoreboard.sv(29) @ 34: uvm_test_top.env_o.sb [scoreboard] Matched: ip1 = 47, ip2 = 1, out = 48
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/sequence.sv(11) @ 35: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 35: uvm_test_top.env_o.agt.drv [driver] ip1 = 42, ip2 = 70
UVM_INFO ../src/monitor.sv(26) @ 38: uvm_test_top.env_o.agt.mon [monitor] ip1 = 42, ip2 = 70
UVM_INFO ../src/sequence.sv(11) @ 40: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 40: uvm_test_top.env_o.agt.drv [driver] ip1 = 48, ip2 = 36
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/scoreboard.sv(29) @ 42: uvm_test_top.env_o.sb [scoreboard] Matched: ip1 = 42, ip2 = 70, out = 112
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/sequence.sv(11) @ 45: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 45: uvm_test_top.env_o.agt.drv [driver] ip1 = 91, ip2 = 40
UVM_INFO ../src/monitor.sv(26) @ 46: uvm_test_top.env_o.agt.mon [monitor] ip1 = 91, ip2 = 40
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/scoreboard.sv(29) @ 50: uvm_test_top.env_o.sb [scoreboard] Matched: ip1 = 91, ip2 = 40, out = 131
----------------------------------------------------------------------------------------------------------
UVM_INFO ../src/sequence.sv(11) @ 50: uvm_test_top.env_o.agt.seqr@@bseq [base_seq] Base seq: Inside Body
UVM_INFO ../src/driver.sv(20) @ 50: uvm_test_top.env_o.agt.drv [driver] ip1 = 75, ip2 = 55
UVM_INFO ../src/base_test.sv(24) @ 50: uvm_test_top [base_test] End of testcase
UVM_INFO ../../uvm-1.2/src/base/uvm_objection.svh(1271) @ 50: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ../../uvm-1.2/src/base/uvm_report_server.svh(847) @ 50: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   37
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[base_seq]    10
[base_test]     1
[driver]    10
[monitor]     6
[scoreboard]     6

Simulation complete via $finish(1) at time 50 NS + 68
/home/admin/Desktop/uvm-1.2/src/base/uvm_root.svh:517     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Oct 07, 2024 at 00:00:11 EDT  (total: 00:00:04)
