Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]
ASU. 2008. ASU Nanoscale Integration and Modeling Group. http://www.ptm.asu.edu.
Mehmet Basoglu , Michael Orshansky , Mattan Erez, NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840898]
Berkeley. 2007. Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/∼alanmi/abc/.
Bhardwaj, S., Wenping, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference. IEEE Computer Society Press, Los Alamitos, CA, 189--192.
Bhunia, S. and Mukhopadhyay, S. 2010. Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer, New York, NY.
David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-Aware Clustered Power Gating, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.1, p.1-25, November 2010[doi>10.1145/1870109.1870112]
Xiaoming Chen , Yu Wang , Yu Cao , Yuchun Ma , Huazhong Yang, Variation-aware supply voltage assignment for minimizing circuit degradation and leakage, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594244]
Michael DeBole , Ramakrishnan Krishnan , Varsha Balakrishnan , Wenping Wang , Hong Luo , Yu Wang , Yuan Xie , Yu Cao , N. Vijaykrishnan, New-age: a negative bias temperature instability-estimation framework for microarchitectural components, International Journal of Parallel Programming, v.37 n.4, p.417-431, August 2009[doi>10.1007/s10766-009-0104-y]
Gupta, S. and Sapatnekar, S. S. 2012. GNOMO: Greater-than-NOMinal V<sub>dd</sub> operation for BTI mitigation. In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE Press, 271--276.
Howard, J., Dighe, S., Vangal, S., Ruhl, G., Borkar, N., Jain, S., Erraguntla, V., Konow, M., Riepen, M., Gries, M., Droege, G., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., and Van Der Wijngaart, R. 2011. A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J. Solid-State Circ. 46, 1, 173--183.
Ravindra Jejurikar , Cristiano Pereira , Rajesh Gupta, Leakage aware dynamic voltage scaling for real-time embedded systems, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996650]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Ulya R. Karpuzcu , Brian Greskamp , Josep Torrellas, The BubbleWrap many-core: popping cores for sequential acceleration, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669169]
Nam Sung Kim , Krisztian Flautner , David Blaauw , Trevor Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.167-184, February 2004[doi>10.1109/TVLSL.2003.821550]
A J KleinOsowski , David J. Lilja, MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research, IEEE Computer Architecture Letters, v.1 n.1, p.7-7, January 2002[doi>10.1109/L-CA.2002.8]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.603-614, April 2011[doi>10.1109/TVLSI.2009.2036628]
Lin Li , Youtao Zhang , Jun Yang , Jianhua Zhao, Proactive NBTI mitigation for busy functional units in out-of-order microprocessors, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Yan Meng , Timothy Sherwood , Ryan Kastner, Exploring the limits of leakage power reduction in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.221-246, September 2005[doi>10.1145/1089008.1089009]
Evelyn Mintarno , Joëlle Skaf , Rui Zheng , Jyothi Velamala , Yu Cao , Stephen Boyd , Robert W. Dutton , Subhasish Mitra, Optimized self-tuning for circuit aging, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Mitra, S., Brelsford, K., Kim, Y. M., Lee, H.-H. K., and Li, Y. 2011. Robust system design to overcome CMOS reliability challenges. IEEE J. Emerg. Select. Topics Circ. Syst. 1, 1, 30--41.
Jeonghee Shin , Victor Zyuban , Pradip Bose , Timothy M. Pinkston, A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.353-362, June 21-25, 2008[doi>10.1109/ISCA.2008.30]
Taniya Siddiqua , Sudhanva Gurumurthi, A multi-level approach to reduce the impact of NBTI on processor functional units, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785498]
SimplesScalar LLC. 2003. http://www.simplescalar.com.
SPEC. 2000. CPU utility programs. http://www.spec.org/cpu2000/Docs/utility.html.
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Lifetime Reliability: Toward an Architectural Solution, IEEE Micro, v.25 n.3, p.70-80, May 2005[doi>10.1109/MM.2005.54]
Abhishek Tiwari , Josep Torrellas, Facelift: Hiding and slowing down aging in multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.129-140, November 08-12, 2008[doi>10.1109/MICRO.2008.4771785]
Wang, W., Reddy, V., Krishnan, A., Vattikonda, R., Krishnan, S., and Cao, Y. 2007. Compact modeling and simulation of circuit reliability for 65-nm CMOS technology. IEEE Trans. Device Mater. Reliab. 7, 4, 509--517.
Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-Aware NBTI Modeling and the Impact of Standby Leakage Reduction Techniques on Circuit Performance Degradation, IEEE Transactions on Dependable and Secure Computing, v.8 n.5, p.756-769, September 2011[doi>10.1109/TDSC.2010.41]
Yong Zhan , Sanjay V. Kumar , Sachin S. Sapatnekar, Thermally Aware Design, Foundations and Trends in Electronic Design Automation, v.2 n.3, p.255-370, March 2008[doi>10.1561/1500000007]
Lide Zhang , Robert P. Dick, Scheduled voltage scaling for increasing lifetime in the presence of NBTI, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
