vhdl work "x7seg.vhd"
verilog work "toplevel.vf"
