begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/******************************************************************* *                                                                  * *    File: CIFPLOT/draw.c                                          * *    Written by Dan Fitzpatrick                                    * *    copyright 1980 -- Regents of the University of California     * *                                                                  * ********************************************************************/
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"defs.h"
end_include

begin_include
include|#
directive|include
file|"globals.h"
end_include

begin_include
include|#
directive|include
file|"parser_defs.h"
end_include

begin_include
include|#
directive|include
file|"structs.h"
end_include

begin_include
include|#
directive|include
file|"out_structs.h"
end_include

begin_function_decl
name|IMPORT
name|nedge
modifier|*
name|AllocHolder
parameter_list|()
function_decl|;
end_function_decl

begin_function_decl
name|IMPORT
name|PutQueue
parameter_list|()
function_decl|;
end_function_decl

begin_function_decl
name|IMPORT
name|GetQueue
parameter_list|()
function_decl|;
end_function_decl

begin_function_decl
name|IMPORT
name|AddLine
parameter_list|()
function_decl|;
end_function_decl

begin_function_decl
name|IMPORT
name|Fill
parameter_list|()
function_decl|;
end_function_decl

begin_expr_stmt
name|SendDisplay
argument_list|(
name|a
argument_list|,
name|da
argument_list|,
name|b
argument_list|,
name|db
argument_list|,
name|l
argument_list|)
specifier|register
name|int
name|l
expr_stmt|;
end_expr_stmt

begin_decl_stmt
name|real
name|a
decl_stmt|,
name|b
decl_stmt|,
name|da
decl_stmt|,
name|db
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* SendDisplay sends the y positions a& b to be displayed on plot  * Each raster line the value of a& b change by da& db */
end_comment

begin_block
block|{
if|if
condition|(
name|a
operator|>
name|b
condition|)
name|Error
argument_list|(
literal|"Edge is backwards in SendEdge"
argument_list|,
name|INTERNAL
argument_list|)
expr_stmt|;
if|if
condition|(
name|a
operator|<
literal|0
condition|)
name|Error
argument_list|(
literal|"bad value in SendEdge"
argument_list|,
name|INTERNAL
argument_list|)
expr_stmt|;
if|if
condition|(
name|a
operator|==
name|b
operator|&&
name|da
operator|==
name|db
operator|&&
name|l
operator|!=
literal|0
condition|)
return|return;
comment|/* Ignore 0 width lines */
if|if
condition|(
name|EdgeHolder
index|[
name|l
index|]
operator|!=
name|NIL
condition|)
if|if
condition|(
name|a
operator|<
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|end
operator|||
operator|(
name|a
operator|==
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|end
operator|&&
name|da
operator|<=
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|dend
operator|)
condition|)
block|{
comment|/* If this run overlaps the last run combine them  	     * and return 	     * if not send out last run and create new run 	     * if equal do not combine since dy may diverge */
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|end
operator|=
name|b
expr_stmt|;
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|dend
operator|=
name|db
expr_stmt|;
return|return;
block|}
else|else
name|PutQueue
argument_list|(
name|EdgeHolder
index|[
name|l
index|]
argument_list|,
operator|&
operator|(
name|NEdgeQueue
index|[
name|l
index|]
operator|)
argument_list|)
expr_stmt|;
name|EdgeHolder
index|[
name|l
index|]
operator|=
name|AllocHolder
argument_list|()
expr_stmt|;
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|start
operator|=
name|a
expr_stmt|;
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|end
operator|=
name|b
expr_stmt|;
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|dstart
operator|=
name|da
expr_stmt|;
name|EdgeHolder
index|[
name|l
index|]
operator|->
name|dend
operator|=
name|db
expr_stmt|;
block|}
end_block

begin_macro
name|FinnishLine
argument_list|(
argument|l
argument_list|,
argument|xcurrent
argument_list|)
end_macro

begin_decl_stmt
name|int
name|l
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Causes last holder to be put on queue, calls AddLine */
end_comment

begin_block
block|{
if|if
condition|(
name|EdgeHolder
index|[
name|l
index|]
operator|!=
name|NIL
condition|)
name|PutQueue
argument_list|(
name|EdgeHolder
index|[
name|l
index|]
argument_list|,
operator|&
operator|(
name|NEdgeQueue
index|[
name|l
index|]
operator|)
argument_list|)
expr_stmt|;
name|EdgeHolder
index|[
name|l
index|]
operator|=
name|NIL
expr_stmt|;
name|AddLine
argument_list|(
name|l
argument_list|,
name|xcurrent
argument_list|)
expr_stmt|;
block|}
end_block

begin_comment
comment|/* Draw(i,xcurrent) register int i,xcurrent; {     register nedge *e;      return;     /* Fill between edges; compute outlines if outline is true      * and the pattern is not black. (If the pattern is black      * outlines do not appear anyway.)	*/
end_comment

begin_comment
comment|/*     if(outline&& Pats[i][ModCount] != 0xFFFFFFFF) 	for(e=(nedge *) NecEdgeQueue[i].QStart; e!=NIL; e=e->Link) { 	    if(e->dstart> 0.0) 		Fill(xcurrent,(int) e->start,(int) (e->start + e->dstart),0xFFFFFFFF); 	      else 		Fill(xcurrent,(int) (e->start + e->dstart),(int) e->start,0xFFFFFFFF); 	    if(e->dend> 0.0) 		Fill(xcurrent,(int) e->end+1,(int) (e->end + e->dend)+1,0xFFFFFFFF); 	      else 		Fill(xcurrent,(int) (e->end + e->dend)+1,(int) e->end+1,0xFFFFFFFF); 	    e->start += e->dstart; e->end += e->dend; 	    Fill(xcurrent,(int) e->start, (int) e->end,Pats[i][ModCount]); 	    }       else 	for(e=(nedge *) NecEdgeQueue[i].QStart; e!=NIL; e=e->Link) 	    Fill(xcurrent,(int) (e->start+= e->dstart), (int) (e->end+= e->dend)+1,Pats[i][ModCount]);     }     */
end_comment

begin_macro
name|OutputTrap
argument_list|(
argument|layer
argument_list|,
argument|xcurrent
argument_list|)
end_macro

begin_decl_stmt
name|int
name|layer
decl_stmt|,
name|xcurrent
decl_stmt|;
end_decl_stmt

begin_block
block|{
specifier|register
name|nedge
modifier|*
name|e
decl_stmt|;
specifier|register
name|real
name|diff
decl_stmt|;
if|if
condition|(
name|extractor
condition|)
block|{
name|ExtractorOutput
argument_list|(
name|xcurrent
argument_list|)
expr_stmt|;
return|return;
block|}
name|diff
operator|=
name|xcurrent
operator|-
name|xprev
index|[
name|layer
index|]
operator|-
literal|1
expr_stmt|;
for|for
control|(
name|e
operator|=
operator|(
name|nedge
operator|*
operator|)
name|NecEdgeQueue
index|[
name|layer
index|]
operator|.
name|QStart
init|;
name|e
operator|!=
name|NIL
condition|;
name|e
operator|=
name|e
operator|->
name|Link
control|)
block|{
name|FillTrap
argument_list|(
name|e
operator|->
name|start
argument_list|,
name|e
operator|->
name|end
argument_list|,
name|e
operator|->
name|dstart
argument_list|,
name|e
operator|->
name|dend
argument_list|,
name|xprev
index|[
name|layer
index|]
argument_list|,
name|xcurrent
argument_list|,
name|layer
argument_list|)
expr_stmt|;
name|e
operator|->
name|start
operator|+=
name|e
operator|->
name|dstart
operator|*
name|diff
expr_stmt|;
name|e
operator|->
name|end
operator|+=
name|e
operator|->
name|dend
operator|*
name|diff
expr_stmt|;
block|}
name|xprev
index|[
name|layer
index|]
operator|=
name|xcurrent
expr_stmt|;
block|}
end_block

end_unit

