Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 115136 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 115648 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 114684 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 115516 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 114620 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 114556 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 117628 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus c_CPU/ex_DataA<14 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 116924 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus c_CPU/ex_DataA<14 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus c_IOBridge/IOState<4 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   c_IOBridge/Msub_s_GraphicMemAddr_16_addsub0000_Madd_cy<10 : 7> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus s_Inst<15 : 0> on block THINPAD_top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 116668 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design DualRAM.ngc ...
WARNING:NetListWriters:298 - No output is written to DualRAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DualRAM.edif ...
ngc2edif: Total memory usage is 115452 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus c_CPU/ex_DataA<14 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus c_IOBridge/IOState<4 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   c_IOBridge/Msub_s_GraphicMemAddr_16_addsub0000_Madd_cy<10 : 7> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus s_Inst<15 : 0> on block THINPAD_top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 116604 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design DualRAM.ngc ...
WARNING:NetListWriters:298 - No output is written to DualRAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DualRAM.edif ...
ngc2edif: Total memory usage is 114620 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus c_CPU/ex_DataA<14 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus c_IOBridge/IOState<4 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   c_IOBridge/Msub_s_GraphicMemAddr_16_addsub0000_Madd_cy<10 : 7> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus s_Inst<15 : 11> on block THINPAD_top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 116668 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design THINPAD_top.ngc ...
WARNING:NetListWriters:298 - No output is written to THINPAD_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus c_CPU/ex_DataA<14 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus c_IOBridge/IOState<4 : 0> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   c_IOBridge/Msub_s_GraphicMemAddr_16_addsub0000_Madd_cy<10 : 7> on block
   THINPAD_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus s_Inst<15 : 11> on block THINPAD_top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file THINPAD_top.edif ...
ngc2edif: Total memory usage is 116348 kilobytes

Release 14.2 - ngc2edif P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design DualRAM.ngc ...
WARNING:NetListWriters:298 - No output is written to DualRAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DualRAM.edif ...
ngc2edif: Total memory usage is 114492 kilobytes

