## ğŸ’« About Me:
ğŸ”­ I'm currently working in the IC design field, specializing in Design Verification and RTL design.<br>ğŸ« Iâ€™m currently learning at University of Information Technology, VNU - HCM City.<br>ğŸ§‘â€ğŸ’» I'm also a Design Verification Engineer at Truechip Solutions.<br>ğŸ‘€ Iâ€™m interested in RTL, FPGA Design, Computer Architecture, DDR5 Architecture, RISC-V, etc.


## ğŸŒ Socials:
[![Instagram](https://img.shields.io/badge/Instagram-%23E4405F.svg?logo=Instagram&logoColor=white)](https://instagram.com/https://www.instagram.com/_2imlinkk/) [![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/https://www.linkedin.com/in/linkk-isme/) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:nguyenvanlinh0702.1922@gmail.com) 

# ğŸ’» Tech Stack:
![C](https://iili.io/3id3t19.png) ![C++](https://iili.io/3idHqCX.png) ![Python](https://iili.io/3iJyjDP.png) ![Verilog](https://iili.io/3iJDsFR.png) ![SystemVerilog](https://iili.io/3idAMR2.png) ![Arduino](https://iili.io/3id0oyG.png)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=so1taynguyen&theme=monokai&hide_border=false&include_all_commits=false&count_private=true)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=so1taynguyen&theme=monokai&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=so1taynguyen&theme=monokai&hide_border=false&include_all_commits=false&count_private=true&layout=compact)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=so1taynguyen&limit=5&theme=dark&combine_all_yearly_contributions=true)

---
[![](https://visitcount.itsvg.in/api?id=so1taynguyen&icon=0&color=0)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
