Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 576a5b2bdb524d3c829ed52025bd7595 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_rs232_behav xil_defaultlib.tb_rs232 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'RX_DATA' [D:/GitRepo/pipelined_CPU/IC_UART/IC_UART.srcs/sources_1/new/tb_rs232.v:107]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(UART_BPS=14'b10010110000...
Compiling module xil_defaultlib.uart_tx(UART_BPS=14'b10010110000...
Compiling module xil_defaultlib.rs232
Compiling module xil_defaultlib.tb_rs232
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_rs232_behav
