asim -O5 +access +r +m+lcd_test_tb lcd_test_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6608 kB (elbread=427 elab2=6042 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\retin\Desktop\My_Git\LCD_FPGA\simulation\activehdl\lcd_controller\src\wave.asdb
#  11:49, 07 January 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0142 lcd_test_tb.vhd (55): finish called.
# KERNEL: Time: 60 ms,  Iteration: 0,  Instance: /lcd_test_tb,  Process: sim.
# KERNEL: stopped at time: 60 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work lcd_controller -2008  $dsn/src/lcd_controller.vhd $dsn/src/ControllerTest_TOP.vhd $dsn/src/lcd_test.vhd $dsn/src/lcd_test_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_controller.vhd
# Compile Entity "lcd_controller"
# Compile Architecture "controller" of Entity "lcd_controller"
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/ControllerTest_TOP.vhd
# Compile Entity "ControllerTest_TOP"
# Compile Architecture "behavior" of Entity "ControllerTest_TOP"
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_test.vhd
# Compile Entity "lcd_test"
# Compile Architecture "Behavioral" of Entity "lcd_test"
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_test_tb.vhd
# Compile Entity "lcd_test_tb"
# Compile Architecture "tb" of Entity "lcd_test_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+lcd_test_tb lcd_test_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6608 kB (elbread=427 elab2=6042 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\retin\Desktop\My_Git\LCD_FPGA\simulation\activehdl\lcd_controller\src\wave.asdb
#  11:52, 07 January 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0142 lcd_test_tb.vhd (56): finish called.
# KERNEL: Time: 56100 us,  Iteration: 0,  Instance: /lcd_test_tb,  Process: sim.
# KERNEL: stopped at time: 56100 us
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work lcd_controller -2008  $dsn/src/lcd_controller.vhd $dsn/src/ControllerTest_TOP.vhd $dsn/src/lcd_test.vhd $dsn/src/lcd_test_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_controller.vhd
# Compile Entity "lcd_controller"
# Compile Architecture "controller" of Entity "lcd_controller"
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/ControllerTest_TOP.vhd
# Compile Entity "ControllerTest_TOP"
# Compile Architecture "behavior" of Entity "ControllerTest_TOP"
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_test.vhd
# Compile Entity "lcd_test"
# Compile Architecture "Behavioral" of Entity "lcd_test"
# File: C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/lcd_test_tb.vhd
# Compile Entity "lcd_test_tb"
# Compile Architecture "tb" of Entity "lcd_test_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+lcd_test_tb lcd_test_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6608 kB (elbread=427 elab2=6042 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\retin\Desktop\My_Git\LCD_FPGA\simulation\activehdl\lcd_controller\src\wave.asdb
#  11:54, 07 January 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/retin/Desktop/My_Git/LCD_FPGA/simulation/activehdl/lcd_controller/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0142 lcd_test_tb.vhd (56): finish called.
# KERNEL: Time: 59100 us,  Iteration: 0,  Instance: /lcd_test_tb,  Process: sim.
# KERNEL: stopped at time: 59100 us
# VSIM: Simulation has finished. There are no more test vectors to simulate.
