Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 12 16:24:02 2024
| Host         : 81591a5344ca running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_clock_timing_summary_routed.rpt -pb top_stopwatch_clock_timing_summary_routed.pb -rpx top_stopwatch_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    27          
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button0_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button1_detector/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_button2_detector/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.608        0.000                      0                  240        0.200        0.000                      0                  240        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.608        0.000                      0                  240        0.200        0.000                      0                  240        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 2.163ns (49.510%)  route 2.206ns (50.490%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.150    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y16         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     6.772    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.600 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.942 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.942    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.181 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3/O[2]
                         net (fo=1, routed)           1.003     9.184    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__3_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.335     9.519 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_2__0/O
                         net (fo=1, routed)           0.000     9.519    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[19]
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.118    15.127    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.087ns (25.569%)  route 3.164ns (74.431%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/Q
                         net (fo=2, routed)           1.003     6.574    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[3]
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.296     6.870 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7/O
                         net (fo=1, routed)           0.670     7.540    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.302     7.966    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.090 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          1.189     9.279    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.403 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.403    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[6]
    SLICE_X58Y16         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.511    14.852    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y16         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.031    15.122    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.117ns (26.090%)  route 3.164ns (73.910%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/Q
                         net (fo=2, routed)           1.003     6.574    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[3]
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.296     6.870 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7/O
                         net (fo=1, routed)           0.670     7.540    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.302     7.966    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.090 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          1.189     9.279    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.154     9.433 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.433    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[9]
    SLICE_X58Y16         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.511    14.852    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y16         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.075    15.166    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.087ns (26.192%)  route 3.063ns (73.808%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/Q
                         net (fo=2, routed)           1.003     6.574    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[3]
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.296     6.870 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7/O
                         net (fo=1, routed)           0.670     7.540    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.302     7.966    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.090 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          1.088     9.177    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.124     9.301 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.301    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[10]
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.077    15.086    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.087ns (26.205%)  route 3.061ns (73.795%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/Q
                         net (fo=2, routed)           1.003     6.574    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[3]
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.296     6.870 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7/O
                         net (fo=1, routed)           0.670     7.540    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.302     7.966    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.090 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          1.086     9.175    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.124     9.299 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.299    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[14]
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.081    15.090    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.111ns (26.616%)  route 3.063ns (73.384%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/Q
                         net (fo=2, routed)           1.003     6.574    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[3]
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.296     6.870 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7/O
                         net (fo=1, routed)           0.670     7.540    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.302     7.966    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.090 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          1.088     9.177    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.148     9.325 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.325    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[13]
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[13]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.118    15.127    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.113ns (26.664%)  route 3.061ns (73.336%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.630     5.151    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[3]/Q
                         net (fo=2, routed)           1.003     6.574    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[3]
    SLICE_X56Y17         LUT4 (Prop_lut4_I3_O)        0.296     6.870 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7/O
                         net (fo=1, routed)           0.670     7.540    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_7_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.664 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5/O
                         net (fo=1, routed)           0.302     7.966    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_5_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.090 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=20, routed)          1.086     9.175    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.150     9.325 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.325    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[17]
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.118    15.127    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.021ns (24.442%)  route 3.156ns (75.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.566     5.087    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/CLK
    SLICE_X56Y14         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 f  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[3]/Q
                         net (fo=10, routed)          1.157     6.722    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/w_min[3]
    SLICE_X55Y14         LUT6 (Prop_lut6_I2_O)        0.295     7.017 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_tick_reg_i_2__1/O
                         net (fo=2, routed)           0.977     7.994    U_button1_detector/time_counter_reg_reg[2]
    SLICE_X56Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.118 f  U_button1_detector/time_counter_reg[5]_i_3__0/O
                         net (fo=4, routed)           1.022     9.140    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[2]_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.264    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next__0[4]
    SLICE_X58Y14         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.854    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/CLK
    SLICE_X58Y14         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y14         FDCE (Setup_fdce_C_D)        0.031    15.110    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.919ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 2.016ns (50.168%)  route 2.003ns (49.832%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.150    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y16         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     6.772    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.600 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.067 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/O[2]
                         net (fo=1, routed)           0.800     8.867    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_5
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.302     9.169 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.169    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[15]
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.079    15.088    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.919    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 2.123ns (52.609%)  route 1.912ns (47.391%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.150    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y16         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[1]/Q
                         net (fo=2, routed)           1.203     6.772    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[1]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.600 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.600    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.714    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.828 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.828    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.141 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2/O[3]
                         net (fo=1, routed)           0.709     8.851    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next0_carry__2_n_4
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.335     9.186 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.186    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[16]
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.443    14.784    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.118    15.127    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.980%)  route 0.155ns (45.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/CLK
    SLICE_X55Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.155     1.741    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X54Y15         LUT5 (Prop_lut5_I1_O)        0.048     1.789 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next[3]
    SLICE_X54Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/CLK
    SLICE_X54Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.131     1.589    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/CLK
    SLICE_X55Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.155     1.741    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.786 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next[2]
    SLICE_X54Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/CLK
    SLICE_X54Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.120     1.578    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.562     1.445    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/CLK
    SLICE_X55Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.159     1.745    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/w_sec[1]
    SLICE_X54Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_next[4]
    SLICE_X54Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/CLK
    SLICE_X54Y15         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.121     1.579    U_top_clock/U_clock_datapath/U_time_counter_for_clock_sec/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.300%)  route 0.150ns (44.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.474    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X65Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/Q
                         net (fo=10, routed)          0.150     1.765    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/w_min[4]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.810 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[5]_i_2__3/O
                         net (fo=1, routed)           0.000     1.810    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[5]_i_2__3_n_0
    SLICE_X65Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.861     1.988    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X65Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X65Y14         FDCE (Hold_fdce_C_D)         0.092     1.581    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.484%)  route 0.155ns (45.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.474    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X65Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/Q
                         net (fo=10, routed)          0.155     1.771    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/w_min[4]
    SLICE_X65Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.816    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__4_n_0
    SLICE_X65Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.861     1.988    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X65Y14         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X65Y14         FDCE (Hold_fdce_C_D)         0.092     1.581    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.425%)  route 0.149ns (41.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.564     1.447    U_top_stopwatch/U_stopwatch_control_unit/CLK
    SLICE_X56Y15         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=35, routed)          0.149     1.760    U_top_stopwatch/U_stopwatch_control_unit/w_btn_clear
    SLICE_X56Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y15         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.831     1.958    U_top_stopwatch/U_stopwatch_control_unit/CLK
    SLICE_X56Y15         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X56Y15         FDPE (Hold_fdpe_C_D)         0.121     1.568    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.591     1.474    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X62Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/Q
                         net (fo=7, routed)           0.105     1.707    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/w_hour[2]
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.099     1.806 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2__0_n_0
    SLICE_X62Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.861     1.988    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X62Y13         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.092     1.566    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X62Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.107     1.706    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/w_sec[2]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.099     1.805 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.805    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1__3_n_0
    SLICE_X62Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.857     1.984    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X62Y18         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.092     1.563    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.637%)  route 0.153ns (40.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.589     1.472    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/CLK
    SLICE_X59Y16         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]/Q
                         net (fo=13, routed)          0.153     1.753    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[4]
    SLICE_X60Y16         LUT6 (Prop_lut6_I3_O)        0.098     1.851 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.851    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_next[5]
    SLICE_X60Y16         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.857     1.984    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/CLK
    SLICE_X60Y16         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.120     1.606    U_top_clock/U_clock_datapath/U_time_counter_for_clock_10ms/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.647%)  route 0.154ns (45.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.590     1.473    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/CLK
    SLICE_X58Y14         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/Q
                         net (fo=9, routed)           0.154     1.768    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/w_min[4]
    SLICE_X58Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_next__0[4]
    SLICE_X58Y14         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.859     1.986    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/CLK
    SLICE_X58Y14         FDCE                                         r  U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X58Y14         FDCE (Hold_fdce_C_D)         0.092     1.565    U_top_clock/U_clock_datapath/U_time_counter_for_clock_min/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   U_button0_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y9    U_button0_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y6    U_button0_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y8    U_button0_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y8    U_button0_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y8    U_button0_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y9    U_button0_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y9    U_button0_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y9    U_button0_detector/r_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_button0_detector/edge_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_button0_detector/edge_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    U_button0_detector/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    U_button0_detector/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y6    U_button0_detector/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y6    U_button0_detector/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_button0_detector/edge_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_button0_detector/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    U_button0_detector/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y9    U_button0_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y6    U_button0_detector/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y6    U_button0_detector/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y8    U_button0_detector/r_counter_reg[11]/C



