<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-sriox-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-sriox-defs.h</h1><a href="cvmx-sriox-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-sriox-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon sriox.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SRIOX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SRIOX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#aabba010bd5c313dc6106fc46707a637c" title="cvmx-sriox-defs.h">CVMX_SRIOX_ACC_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00062"></a>00062         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_ACC_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00063"></a>00063     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000148ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00064"></a>00064 }
<a name="l00065"></a>00065 <span class="preprocessor">#else</span>
<a name="l00066"></a><a class="code" href="cvmx-sriox-defs_8h.html#aabba010bd5c313dc6106fc46707a637c">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_ACC_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000148ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a36098d4e70a52c096afed224b8fbcf34">CVMX_SRIOX_ASMBLY_ID</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="keywordflow">if</span> (!(
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00075"></a>00075         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_ASMBLY_ID(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00076"></a>00076     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000200ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a><a class="code" href="cvmx-sriox-defs_8h.html#a36098d4e70a52c096afed224b8fbcf34">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_ASMBLY_ID(offset) (CVMX_ADD_IO_SEG(0x00011800C8000200ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ac045044707882f54f9d7c35df9b171e1">CVMX_SRIOX_ASMBLY_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <span class="keywordflow">if</span> (!(
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00088"></a>00088         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_ASMBLY_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00089"></a>00089     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000208ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00090"></a>00090 }
<a name="l00091"></a>00091 <span class="preprocessor">#else</span>
<a name="l00092"></a><a class="code" href="cvmx-sriox-defs_8h.html#ac045044707882f54f9d7c35df9b171e1">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_ASMBLY_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800C8000208ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a5b5a5b177b77cef4492df6a56309b590">CVMX_SRIOX_BELL_LOOKUPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00096"></a>00096 {
<a name="l00097"></a>00097     <span class="keywordflow">if</span> (!(
<a name="l00098"></a>00098           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00099"></a>00099         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_BELL_LOOKUPX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00100"></a>00100     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000500ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00101"></a>00101 }
<a name="l00102"></a>00102 <span class="preprocessor">#else</span>
<a name="l00103"></a><a class="code" href="cvmx-sriox-defs_8h.html#a5b5a5b177b77cef4492df6a56309b590">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_BELL_LOOKUPX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000500ull) + (((offset) &amp; 15) + ((block_id) &amp; 1) * 0x200000ull) * 8)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a186643ab34e29f5e2679f16a13367076">CVMX_SRIOX_BELL_RESP_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00107"></a>00107 {
<a name="l00108"></a>00108     <span class="keywordflow">if</span> (!(
<a name="l00109"></a>00109           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00110"></a>00110           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00111"></a>00111           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00112"></a>00112         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_BELL_RESP_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00113"></a>00113     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000310ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00114"></a>00114 }
<a name="l00115"></a>00115 <span class="preprocessor">#else</span>
<a name="l00116"></a><a class="code" href="cvmx-sriox-defs_8h.html#a186643ab34e29f5e2679f16a13367076">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_BELL_RESP_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000310ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a80026023f5ef8378ed7055c57bbbe19d">CVMX_SRIOX_BELL_SELECT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00120"></a>00120 {
<a name="l00121"></a>00121     <span class="keywordflow">if</span> (!(
<a name="l00122"></a>00122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00123"></a>00123         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_BELL_SELECT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00124"></a>00124     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000320ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00125"></a>00125 }
<a name="l00126"></a>00126 <span class="preprocessor">#else</span>
<a name="l00127"></a><a class="code" href="cvmx-sriox-defs_8h.html#a80026023f5ef8378ed7055c57bbbe19d">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_BELL_SELECT(offset) (CVMX_ADD_IO_SEG(0x00011800C8000320ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a65cc4ef5afba683d122f8683eb596fa8">CVMX_SRIOX_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00131"></a>00131 {
<a name="l00132"></a>00132     <span class="keywordflow">if</span> (!(
<a name="l00133"></a>00133           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00134"></a>00134           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00135"></a>00135           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00136"></a>00136         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00137"></a>00137     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000108ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00138"></a>00138 }
<a name="l00139"></a>00139 <span class="preprocessor">#else</span>
<a name="l00140"></a><a class="code" href="cvmx-sriox-defs_8h.html#a65cc4ef5afba683d122f8683eb596fa8">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000108ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#abc0dda355b44d4864f45f16948ec4744">CVMX_SRIOX_ECC_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00144"></a>00144 {
<a name="l00145"></a>00145     <span class="keywordflow">if</span> (!(
<a name="l00146"></a>00146           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00147"></a>00147         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_ECC_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00148"></a>00148     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000238ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00149"></a>00149 }
<a name="l00150"></a>00150 <span class="preprocessor">#else</span>
<a name="l00151"></a><a class="code" href="cvmx-sriox-defs_8h.html#abc0dda355b44d4864f45f16948ec4744">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_ECC_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000238ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a204b0900aecc3ed72f0718d2a82e4796">CVMX_SRIOX_ECC_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00155"></a>00155 {
<a name="l00156"></a>00156     <span class="keywordflow">if</span> (!(
<a name="l00157"></a>00157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00158"></a>00158         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_ECC_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00159"></a>00159     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000230ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00160"></a>00160 }
<a name="l00161"></a>00161 <span class="preprocessor">#else</span>
<a name="l00162"></a><a class="code" href="cvmx-sriox-defs_8h.html#a204b0900aecc3ed72f0718d2a82e4796">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_ECC_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000230ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a03e1447bf9c50bdacad21022f764aa26">CVMX_SRIOX_ECO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00166"></a>00166 {
<a name="l00167"></a>00167     <span class="keywordflow">if</span> (!(
<a name="l00168"></a>00168           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00169"></a>00169         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_ECO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00170"></a>00170     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80005F8ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00171"></a>00171 }
<a name="l00172"></a>00172 <span class="preprocessor">#else</span>
<a name="l00173"></a><a class="code" href="cvmx-sriox-defs_8h.html#a03e1447bf9c50bdacad21022f764aa26">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_ECO(offset) (CVMX_ADD_IO_SEG(0x00011800C80005F8ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#afbe52b33b8c5e60ac2181f16a0fd0a87">CVMX_SRIOX_IMSG_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00177"></a>00177 {
<a name="l00178"></a>00178     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00179"></a>00179         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00180"></a>00180             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00181"></a>00181                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000608ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00182"></a>00182             <span class="keywordflow">break</span>;
<a name="l00183"></a>00183         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00184"></a>00184             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00185"></a>00185                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000508ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00186"></a>00186             <span class="keywordflow">break</span>;
<a name="l00187"></a>00187         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00188"></a>00188             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00189"></a>00189                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000508ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00190"></a>00190             <span class="keywordflow">break</span>;
<a name="l00191"></a>00191     }
<a name="l00192"></a>00192     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_CTRL (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000608ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-sriox-defs_8h.html#afbe52b33b8c5e60ac2181f16a0fd0a87">00196</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#afbe52b33b8c5e60ac2181f16a0fd0a87">CVMX_SRIOX_IMSG_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00199"></a>00199         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00200"></a>00200             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000608ull) + (offset) * 0x1000000ull;
<a name="l00201"></a>00201         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00202"></a>00202             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000508ull) + (offset) * 0x1000000ull;
<a name="l00203"></a>00203         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00204"></a>00204             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000508ull) + (offset) * 0x1000000ull;
<a name="l00205"></a>00205     }
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000608ull) + (offset) * 0x1000000ull;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a7baca37f23ce7b5ce7f1c758ff019b10">CVMX_SRIOX_IMSG_INST_HDRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00213"></a>00213         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00214"></a>00214             <span class="keywordflow">if</span> (((offset &lt;= 255)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l00215"></a>00215                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000800ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00216"></a>00216             <span class="keywordflow">break</span>;
<a name="l00217"></a>00217         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00218"></a>00218             <span class="keywordflow">if</span> (((offset &lt;= 1)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))
<a name="l00219"></a>00219                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000510ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00220"></a>00220             <span class="keywordflow">break</span>;
<a name="l00221"></a>00221         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00222"></a>00222             <span class="keywordflow">if</span> (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))
<a name="l00223"></a>00223                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000510ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00224"></a>00224             <span class="keywordflow">break</span>;
<a name="l00225"></a>00225     }
<a name="l00226"></a>00226     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_INST_HDRX (%lu, %lu) not supported on this chip\n&quot;</span>, offset, block_id);
<a name="l00227"></a>00227     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000800ull) + (((offset) &amp; 255) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00228"></a>00228 }
<a name="l00229"></a>00229 <span class="preprocessor">#else</span>
<a name="l00230"></a><a class="code" href="cvmx-sriox-defs_8h.html#a7baca37f23ce7b5ce7f1c758ff019b10">00230</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a7baca37f23ce7b5ce7f1c758ff019b10">CVMX_SRIOX_IMSG_INST_HDRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00233"></a>00233         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00234"></a>00234             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000800ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00235"></a>00235         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00236"></a>00236             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000510ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00237"></a>00237         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00238"></a>00238             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000510ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00239"></a>00239     }
<a name="l00240"></a>00240     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000800ull) + ((offset) + (block_id) * 0x200000ull) * 8;
<a name="l00241"></a>00241 }
<a name="l00242"></a>00242 <span class="preprocessor">#endif</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a8c0feb36205ffd422f1e37a80990c842">CVMX_SRIOX_IMSG_PKINDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(
<a name="l00247"></a>00247           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00248"></a>00248         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_PKINDX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00249"></a>00249     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000620ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x200000ull) * 8;
<a name="l00250"></a>00250 }
<a name="l00251"></a>00251 <span class="preprocessor">#else</span>
<a name="l00252"></a><a class="code" href="cvmx-sriox-defs_8h.html#a8c0feb36205ffd422f1e37a80990c842">00252</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_IMSG_PKINDX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000620ull) + (((offset) &amp; 1) + ((block_id) &amp; 1) * 0x200000ull) * 8)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#aba240db6b8e70158ab8a5577b0d0e12c">CVMX_SRIOX_IMSG_PRT1_HDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(
<a name="l00258"></a>00258           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00259"></a>00259         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_PRT1_HDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00260"></a>00260     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000638ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00261"></a>00261 }
<a name="l00262"></a>00262 <span class="preprocessor">#else</span>
<a name="l00263"></a><a class="code" href="cvmx-sriox-defs_8h.html#aba240db6b8e70158ab8a5577b0d0e12c">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_IMSG_PRT1_HDR(offset) (CVMX_ADD_IO_SEG(0x00011800C8000638ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#acfc609225a0177eb40056160c08a064e">CVMX_SRIOX_IMSG_QOS_GRPX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3))))))
<a name="l00271"></a>00271         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_QOS_GRPX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00272"></a>00272     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000600ull) + (((offset) &amp; 31) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00273"></a>00273 }
<a name="l00274"></a>00274 <span class="preprocessor">#else</span>
<a name="l00275"></a><a class="code" href="cvmx-sriox-defs_8h.html#acfc609225a0177eb40056160c08a064e">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_IMSG_QOS_GRPX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000600ull) + (((offset) &amp; 31) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a9402f10eea8ad504db3127df8047cdc0">CVMX_SRIOX_IMSG_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00279"></a>00279 {
<a name="l00280"></a>00280     <span class="keywordflow">if</span> (!(
<a name="l00281"></a>00281           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 23)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00282"></a>00282           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 23)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00283"></a>00283           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 23)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00284"></a>00284         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_STATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00285"></a>00285     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000700ull) + (((offset) &amp; 31) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00286"></a>00286 }
<a name="l00287"></a>00287 <span class="preprocessor">#else</span>
<a name="l00288"></a><a class="code" href="cvmx-sriox-defs_8h.html#a9402f10eea8ad504db3127df8047cdc0">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_IMSG_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000700ull) + (((offset) &amp; 31) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a92348c24c1d5d465805caf65a176f671">CVMX_SRIOX_IMSG_VPORT_THR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00294"></a>00294         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00295"></a>00295             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00296"></a>00296                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000600ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00297"></a>00297             <span class="keywordflow">break</span>;
<a name="l00298"></a>00298         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00299"></a>00299             <span class="keywordflow">if</span> ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))
<a name="l00300"></a>00300                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000500ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00301"></a>00301             <span class="keywordflow">break</span>;
<a name="l00302"></a>00302         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00303"></a>00303             <span class="keywordflow">if</span> ((offset &lt;= 1))
<a name="l00304"></a>00304                 <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000500ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00305"></a>00305             <span class="keywordflow">break</span>;
<a name="l00306"></a>00306     }
<a name="l00307"></a>00307     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_VPORT_THR (offset = %lu) not supported on this chip\n&quot;</span>, offset);
<a name="l00308"></a>00308     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000600ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00309"></a>00309 }
<a name="l00310"></a>00310 <span class="preprocessor">#else</span>
<a name="l00311"></a><a class="code" href="cvmx-sriox-defs_8h.html#a92348c24c1d5d465805caf65a176f671">00311</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a92348c24c1d5d465805caf65a176f671">CVMX_SRIOX_IMSG_VPORT_THR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00312"></a>00312 {
<a name="l00313"></a>00313     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00314"></a>00314         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00315"></a>00315             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000600ull) + (offset) * 0x1000000ull;
<a name="l00316"></a>00316         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00317"></a>00317             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000500ull) + (offset) * 0x1000000ull;
<a name="l00318"></a>00318         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00319"></a>00319             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000500ull) + (offset) * 0x1000000ull;
<a name="l00320"></a>00320     }
<a name="l00321"></a>00321     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000600ull) + (offset) * 0x1000000ull;
<a name="l00322"></a>00322 }
<a name="l00323"></a>00323 <span class="preprocessor">#endif</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a251f44991d4281b6ff6535d763d93508">CVMX_SRIOX_IMSG_VPORT_THR2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327     <span class="keywordflow">if</span> (!(
<a name="l00328"></a>00328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3))))))
<a name="l00329"></a>00329         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IMSG_VPORT_THR2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00330"></a>00330     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000528ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00331"></a>00331 }
<a name="l00332"></a>00332 <span class="preprocessor">#else</span>
<a name="l00333"></a><a class="code" href="cvmx-sriox-defs_8h.html#a251f44991d4281b6ff6535d763d93508">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_IMSG_VPORT_THR2(offset) (CVMX_ADD_IO_SEG(0x00011800C8000528ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a00c32d40ef8785b5131d31de0928f347">CVMX_SRIOX_INT2_ENABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (!(
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3))))))
<a name="l00341"></a>00341         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT2_ENABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00342"></a>00342     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80003E0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00343"></a>00343 }
<a name="l00344"></a>00344 <span class="preprocessor">#else</span>
<a name="l00345"></a><a class="code" href="cvmx-sriox-defs_8h.html#a00c32d40ef8785b5131d31de0928f347">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT2_ENABLE(offset) (CVMX_ADD_IO_SEG(0x00011800C80003E0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ac46dd5ceb2f1ad0292a12c2a55c5981e">CVMX_SRIOX_INT2_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <span class="keywordflow">if</span> (!(
<a name="l00351"></a>00351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00352"></a>00352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3))))))
<a name="l00353"></a>00353         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT2_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00354"></a>00354     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80003E8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00355"></a>00355 }
<a name="l00356"></a>00356 <span class="preprocessor">#else</span>
<a name="l00357"></a><a class="code" href="cvmx-sriox-defs_8h.html#ac46dd5ceb2f1ad0292a12c2a55c5981e">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT2_REG(offset) (CVMX_ADD_IO_SEG(0x00011800C80003E8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ab0799a1a06fc8ed0771cbad3ab6bae09">CVMX_SRIOX_INT_ENABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00361"></a>00361 {
<a name="l00362"></a>00362     <span class="keywordflow">if</span> (!(
<a name="l00363"></a>00363           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00364"></a>00364           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3))))))
<a name="l00365"></a>00365         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT_ENABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00366"></a>00366     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000110ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00367"></a>00367 }
<a name="l00368"></a>00368 <span class="preprocessor">#else</span>
<a name="l00369"></a><a class="code" href="cvmx-sriox-defs_8h.html#ab0799a1a06fc8ed0771cbad3ab6bae09">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT_ENABLE(offset) (CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a7c06dff358f1aeb8353a326525743b05">CVMX_SRIOX_INT_INFO0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00373"></a>00373 {
<a name="l00374"></a>00374     <span class="keywordflow">if</span> (!(
<a name="l00375"></a>00375           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00376"></a>00376           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00377"></a>00377           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00378"></a>00378         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT_INFO0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00379"></a>00379     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000120ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00380"></a>00380 }
<a name="l00381"></a>00381 <span class="preprocessor">#else</span>
<a name="l00382"></a><a class="code" href="cvmx-sriox-defs_8h.html#a7c06dff358f1aeb8353a326525743b05">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT_INFO0(offset) (CVMX_ADD_IO_SEG(0x00011800C8000120ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a1b5f6e891a4c1f885d6f8f0dd2acdeb6">CVMX_SRIOX_INT_INFO1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00386"></a>00386 {
<a name="l00387"></a>00387     <span class="keywordflow">if</span> (!(
<a name="l00388"></a>00388           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00390"></a>00390           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00391"></a>00391         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT_INFO1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00392"></a>00392     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000128ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 <span class="preprocessor">#else</span>
<a name="l00395"></a><a class="code" href="cvmx-sriox-defs_8h.html#a1b5f6e891a4c1f885d6f8f0dd2acdeb6">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT_INFO1(offset) (CVMX_ADD_IO_SEG(0x00011800C8000128ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a4cbe580bfb1466aa28245f453023f998">CVMX_SRIOX_INT_INFO2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400     <span class="keywordflow">if</span> (!(
<a name="l00401"></a>00401           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00402"></a>00402           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00403"></a>00403           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00404"></a>00404         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT_INFO2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00405"></a>00405     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000130ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00406"></a>00406 }
<a name="l00407"></a>00407 <span class="preprocessor">#else</span>
<a name="l00408"></a><a class="code" href="cvmx-sriox-defs_8h.html#a4cbe580bfb1466aa28245f453023f998">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT_INFO2(offset) (CVMX_ADD_IO_SEG(0x00011800C8000130ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a2228cad85772a1246f1c2578cd9d702c">CVMX_SRIOX_INT_INFO3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00412"></a>00412 {
<a name="l00413"></a>00413     <span class="keywordflow">if</span> (!(
<a name="l00414"></a>00414           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00415"></a>00415           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00416"></a>00416           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00417"></a>00417         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT_INFO3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00418"></a>00418     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000138ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 <span class="preprocessor">#else</span>
<a name="l00421"></a><a class="code" href="cvmx-sriox-defs_8h.html#a2228cad85772a1246f1c2578cd9d702c">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT_INFO3(offset) (CVMX_ADD_IO_SEG(0x00011800C8000138ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#aaf4139cd07ae714e4820c0ca02bf5eb4">CVMX_SRIOX_INT_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00425"></a>00425 {
<a name="l00426"></a>00426     <span class="keywordflow">if</span> (!(
<a name="l00427"></a>00427           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00428"></a>00428           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00429"></a>00429           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00430"></a>00430         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00431"></a>00431     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000118ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00432"></a>00432 }
<a name="l00433"></a>00433 <span class="preprocessor">#else</span>
<a name="l00434"></a><a class="code" href="cvmx-sriox-defs_8h.html#aaf4139cd07ae714e4820c0ca02bf5eb4">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT_REG(offset) (CVMX_ADD_IO_SEG(0x00011800C8000118ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a8211995dd4e29edc901c0367dcf3f700">CVMX_SRIOX_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00438"></a>00438 {
<a name="l00439"></a>00439     <span class="keywordflow">if</span> (!(
<a name="l00440"></a>00440           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00441"></a>00441         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00442"></a>00442     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000110ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00443"></a>00443 }
<a name="l00444"></a>00444 <span class="preprocessor">#else</span>
<a name="l00445"></a><a class="code" href="cvmx-sriox-defs_8h.html#a8211995dd4e29edc901c0367dcf3f700">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x00011800C8000110ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ab5b99ce2162535b7ff155e25a136bf77">CVMX_SRIOX_IP_FEATURE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00449"></a>00449 {
<a name="l00450"></a>00450     <span class="keywordflow">if</span> (!(
<a name="l00451"></a>00451           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00452"></a>00452           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00453"></a>00453           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00454"></a>00454         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_IP_FEATURE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00455"></a>00455     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80003F8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00456"></a>00456 }
<a name="l00457"></a>00457 <span class="preprocessor">#else</span>
<a name="l00458"></a><a class="code" href="cvmx-sriox-defs_8h.html#ab5b99ce2162535b7ff155e25a136bf77">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_IP_FEATURE(offset) (CVMX_ADD_IO_SEG(0x00011800C80003F8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a0a53be808058f17e8f83982b1cdf12e0">CVMX_SRIOX_MAC_BUFFERS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00462"></a>00462 {
<a name="l00463"></a>00463     <span class="keywordflow">if</span> (!(
<a name="l00464"></a>00464           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00465"></a>00465           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_MAC_BUFFERS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000390ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-sriox-defs_8h.html#a0a53be808058f17e8f83982b1cdf12e0">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_MAC_BUFFERS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000390ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a1e1d60f2d584d5b771d2f3f314120c1b">CVMX_SRIOX_MAINT_OP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00478"></a>00478           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00479"></a>00479           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00480"></a>00480         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_MAINT_OP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00481"></a>00481     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000158ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00482"></a>00482 }
<a name="l00483"></a>00483 <span class="preprocessor">#else</span>
<a name="l00484"></a><a class="code" href="cvmx-sriox-defs_8h.html#a1e1d60f2d584d5b771d2f3f314120c1b">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_MAINT_OP(offset) (CVMX_ADD_IO_SEG(0x00011800C8000158ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a523611a8395a1734d61d5ef9ced9b468">CVMX_SRIOX_MAINT_RD_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00488"></a>00488 {
<a name="l00489"></a>00489     <span class="keywordflow">if</span> (!(
<a name="l00490"></a>00490           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00491"></a>00491           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00492"></a>00492           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00493"></a>00493         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_MAINT_RD_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00494"></a>00494     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000160ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00495"></a>00495 }
<a name="l00496"></a>00496 <span class="preprocessor">#else</span>
<a name="l00497"></a><a class="code" href="cvmx-sriox-defs_8h.html#a523611a8395a1734d61d5ef9ced9b468">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_MAINT_RD_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800C8000160ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#adec8c33c41a492228460a504693d1018">CVMX_SRIOX_MCE_TX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00501"></a>00501 {
<a name="l00502"></a>00502     <span class="keywordflow">if</span> (!(
<a name="l00503"></a>00503           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00504"></a>00504           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00505"></a>00505           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00506"></a>00506         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_MCE_TX_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00507"></a>00507     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000240ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00508"></a>00508 }
<a name="l00509"></a>00509 <span class="preprocessor">#else</span>
<a name="l00510"></a><a class="code" href="cvmx-sriox-defs_8h.html#adec8c33c41a492228460a504693d1018">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_MCE_TX_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000240ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a64e90365b0204762e85b0fccec2202ca">CVMX_SRIOX_MEM_OP_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00514"></a>00514 {
<a name="l00515"></a>00515     <span class="keywordflow">if</span> (!(
<a name="l00516"></a>00516           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00517"></a>00517           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00518"></a>00518           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00519"></a>00519         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_MEM_OP_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00520"></a>00520     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000168ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00521"></a>00521 }
<a name="l00522"></a>00522 <span class="preprocessor">#else</span>
<a name="l00523"></a><a class="code" href="cvmx-sriox-defs_8h.html#a64e90365b0204762e85b0fccec2202ca">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_MEM_OP_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000168ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a74fee846a91a623223a3e4958a3b3209">CVMX_SRIOX_OMSG_CTRLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00527"></a>00527 {
<a name="l00528"></a>00528     <span class="keywordflow">if</span> (!(
<a name="l00529"></a>00529           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00530"></a>00530           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00531"></a>00531           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00532"></a>00532         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_OMSG_CTRLX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00533"></a>00533     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000488ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64;
<a name="l00534"></a>00534 }
<a name="l00535"></a>00535 <span class="preprocessor">#else</span>
<a name="l00536"></a><a class="code" href="cvmx-sriox-defs_8h.html#a74fee846a91a623223a3e4958a3b3209">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_OMSG_CTRLX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000488ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64)</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a65b86ec46c82dadf2aa2116d8f815615">CVMX_SRIOX_OMSG_DONE_COUNTSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00540"></a>00540 {
<a name="l00541"></a>00541     <span class="keywordflow">if</span> (!(
<a name="l00542"></a>00542           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00544"></a>00544           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00545"></a>00545         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_OMSG_DONE_COUNTSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00546"></a>00546     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80004B0ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64;
<a name="l00547"></a>00547 }
<a name="l00548"></a>00548 <span class="preprocessor">#else</span>
<a name="l00549"></a><a class="code" href="cvmx-sriox-defs_8h.html#a65b86ec46c82dadf2aa2116d8f815615">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_OMSG_DONE_COUNTSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C80004B0ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64)</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a4e6427f63f525682102a79fb5f1c5ecb">CVMX_SRIOX_OMSG_FMP_MRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00553"></a>00553 {
<a name="l00554"></a>00554     <span class="keywordflow">if</span> (!(
<a name="l00555"></a>00555           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00556"></a>00556           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00557"></a>00557           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00558"></a>00558         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_OMSG_FMP_MRX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00559"></a>00559     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000498ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64;
<a name="l00560"></a>00560 }
<a name="l00561"></a>00561 <span class="preprocessor">#else</span>
<a name="l00562"></a><a class="code" href="cvmx-sriox-defs_8h.html#a4e6427f63f525682102a79fb5f1c5ecb">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_OMSG_FMP_MRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000498ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64)</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ac8bfc3fee303c6b44011480101f09d0f">CVMX_SRIOX_OMSG_NMP_MRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00566"></a>00566 {
<a name="l00567"></a>00567     <span class="keywordflow">if</span> (!(
<a name="l00568"></a>00568           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00569"></a>00569           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00570"></a>00570           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00571"></a>00571         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_OMSG_NMP_MRX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00572"></a>00572     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80004A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64;
<a name="l00573"></a>00573 }
<a name="l00574"></a>00574 <span class="preprocessor">#else</span>
<a name="l00575"></a><a class="code" href="cvmx-sriox-defs_8h.html#ac8bfc3fee303c6b44011480101f09d0f">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_OMSG_NMP_MRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C80004A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64)</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a2cc008b1a688de3d2d95e453f792d09e">CVMX_SRIOX_OMSG_PORTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00579"></a>00579 {
<a name="l00580"></a>00580     <span class="keywordflow">if</span> (!(
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00584"></a>00584         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_OMSG_PORTX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00585"></a>00585     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000480ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64;
<a name="l00586"></a>00586 }
<a name="l00587"></a>00587 <span class="preprocessor">#else</span>
<a name="l00588"></a><a class="code" href="cvmx-sriox-defs_8h.html#a2cc008b1a688de3d2d95e453f792d09e">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_OMSG_PORTX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000480ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64)</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a7451a47fb425c62dfd72fe3601247b99">CVMX_SRIOX_OMSG_SILO_THR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00592"></a>00592 {
<a name="l00593"></a>00593     <span class="keywordflow">if</span> (!(
<a name="l00594"></a>00594           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00595"></a>00595           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00596"></a>00596           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00597"></a>00597         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_OMSG_SILO_THR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00598"></a>00598     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80004F8ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00599"></a>00599 }
<a name="l00600"></a>00600 <span class="preprocessor">#else</span>
<a name="l00601"></a><a class="code" href="cvmx-sriox-defs_8h.html#a7451a47fb425c62dfd72fe3601247b99">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_OMSG_SILO_THR(offset) (CVMX_ADD_IO_SEG(0x00011800C80004F8ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a246fe6541f7ee7d17a8cad88550af0e2">CVMX_SRIOX_OMSG_SP_MRX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00605"></a>00605 {
<a name="l00606"></a>00606     <span class="keywordflow">if</span> (!(
<a name="l00607"></a>00607           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00608"></a>00608           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_OMSG_SP_MRX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000490ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-sriox-defs_8h.html#a246fe6541f7ee7d17a8cad88550af0e2">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_OMSG_SP_MRX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000490ull) + (((offset) &amp; 1) + ((block_id) &amp; 3) * 0x40000ull) * 64)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a4f151aec44c726601df9c45320ce8452">CVMX_SRIOX_PRIOX_IN_USE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00621"></a>00621           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00622"></a>00622           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00623"></a>00623         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_PRIOX_IN_USE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00624"></a>00624     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80003C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00625"></a>00625 }
<a name="l00626"></a>00626 <span class="preprocessor">#else</span>
<a name="l00627"></a><a class="code" href="cvmx-sriox-defs_8h.html#a4f151aec44c726601df9c45320ce8452">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_PRIOX_IN_USE(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C80003C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a5e26cd0e6b6569c8e3881773a48ab225">CVMX_SRIOX_RX_BELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00631"></a>00631 {
<a name="l00632"></a>00632     <span class="keywordflow">if</span> (!(
<a name="l00633"></a>00633           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00634"></a>00634           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00635"></a>00635           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00636"></a>00636         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_RX_BELL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00637"></a>00637     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000308ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00638"></a>00638 }
<a name="l00639"></a>00639 <span class="preprocessor">#else</span>
<a name="l00640"></a><a class="code" href="cvmx-sriox-defs_8h.html#a5e26cd0e6b6569c8e3881773a48ab225">00640</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_RX_BELL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000308ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a33570202c5ca24ddd966e59a623ad5e8">CVMX_SRIOX_RX_BELL_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00644"></a>00644 {
<a name="l00645"></a>00645     <span class="keywordflow">if</span> (!(
<a name="l00646"></a>00646           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00647"></a>00647         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_RX_BELL_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00648"></a>00648     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000318ull) + ((offset) &amp; 1) * 0x1000000ull;
<a name="l00649"></a>00649 }
<a name="l00650"></a>00650 <span class="preprocessor">#else</span>
<a name="l00651"></a><a class="code" href="cvmx-sriox-defs_8h.html#a33570202c5ca24ddd966e59a623ad5e8">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_RX_BELL_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000318ull) + ((offset) &amp; 1) * 0x1000000ull)</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a1b44050b4e51a217921a929dd4bdc15d">CVMX_SRIOX_RX_BELL_SEQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656     <span class="keywordflow">if</span> (!(
<a name="l00657"></a>00657           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00658"></a>00658           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00659"></a>00659           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00660"></a>00660         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_RX_BELL_SEQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00661"></a>00661     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000300ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00662"></a>00662 }
<a name="l00663"></a>00663 <span class="preprocessor">#else</span>
<a name="l00664"></a><a class="code" href="cvmx-sriox-defs_8h.html#a1b44050b4e51a217921a929dd4bdc15d">00664</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_RX_BELL_SEQ(offset) (CVMX_ADD_IO_SEG(0x00011800C8000300ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a9c77201bfe7c4cfa8e8ac5f1ee239202">CVMX_SRIOX_RX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00668"></a>00668 {
<a name="l00669"></a>00669     <span class="keywordflow">if</span> (!(
<a name="l00670"></a>00670           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00671"></a>00671           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00672"></a>00672           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00673"></a>00673         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_RX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00674"></a>00674     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000380ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00675"></a>00675 }
<a name="l00676"></a>00676 <span class="preprocessor">#else</span>
<a name="l00677"></a><a class="code" href="cvmx-sriox-defs_8h.html#a9c77201bfe7c4cfa8e8ac5f1ee239202">00677</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_RX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000380ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a9558ea578584ac151f9117e98faf7920">CVMX_SRIOX_S2M_TYPEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00681"></a>00681 {
<a name="l00682"></a>00682     <span class="keywordflow">if</span> (!(
<a name="l00683"></a>00683           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00684"></a>00684           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id == 0) || (block_id == 2) || (block_id == 3)))) ||
<a name="l00685"></a>00685           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 15)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00686"></a>00686         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_S2M_TYPEX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00687"></a>00687     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000180ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8;
<a name="l00688"></a>00688 }
<a name="l00689"></a>00689 <span class="preprocessor">#else</span>
<a name="l00690"></a><a class="code" href="cvmx-sriox-defs_8h.html#a9558ea578584ac151f9117e98faf7920">00690</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_S2M_TYPEX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800C8000180ull) + (((offset) &amp; 15) + ((block_id) &amp; 3) * 0x200000ull) * 8)</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a48d7eb7dd144d55d8157e1d9672ec505">CVMX_SRIOX_SEQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00694"></a>00694 {
<a name="l00695"></a>00695     <span class="keywordflow">if</span> (!(
<a name="l00696"></a>00696           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00698"></a>00698           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00699"></a>00699         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_SEQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00700"></a>00700     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000278ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00701"></a>00701 }
<a name="l00702"></a>00702 <span class="preprocessor">#else</span>
<a name="l00703"></a><a class="code" href="cvmx-sriox-defs_8h.html#a48d7eb7dd144d55d8157e1d9672ec505">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_SEQ(offset) (CVMX_ADD_IO_SEG(0x00011800C8000278ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a3919e3e76ea4cf6d364ca61534ac3365">CVMX_SRIOX_STATUS_REG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00707"></a>00707 {
<a name="l00708"></a>00708     <span class="keywordflow">if</span> (!(
<a name="l00709"></a>00709           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00710"></a>00710           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00711"></a>00711           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00712"></a>00712         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_STATUS_REG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00713"></a>00713     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000100ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00714"></a>00714 }
<a name="l00715"></a>00715 <span class="preprocessor">#else</span>
<a name="l00716"></a><a class="code" href="cvmx-sriox-defs_8h.html#a3919e3e76ea4cf6d364ca61534ac3365">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_STATUS_REG(offset) (CVMX_ADD_IO_SEG(0x00011800C8000100ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a37984dd6e0cc03800d8d76f2c7948376">CVMX_SRIOX_TAG_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00720"></a>00720 {
<a name="l00721"></a>00721     <span class="keywordflow">if</span> (!(
<a name="l00722"></a>00722           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00723"></a>00723           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00724"></a>00724           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00725"></a>00725         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_TAG_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00726"></a>00726     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000178ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00727"></a>00727 }
<a name="l00728"></a>00728 <span class="preprocessor">#else</span>
<a name="l00729"></a><a class="code" href="cvmx-sriox-defs_8h.html#a37984dd6e0cc03800d8d76f2c7948376">00729</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_TAG_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000178ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ad730bbec4f5043d4239b402750bacb81">CVMX_SRIOX_TLP_CREDITS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00733"></a>00733 {
<a name="l00734"></a>00734     <span class="keywordflow">if</span> (!(
<a name="l00735"></a>00735           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00736"></a>00736           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00737"></a>00737           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00738"></a>00738         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_TLP_CREDITS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00739"></a>00739     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000150ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00740"></a>00740 }
<a name="l00741"></a>00741 <span class="preprocessor">#else</span>
<a name="l00742"></a><a class="code" href="cvmx-sriox-defs_8h.html#ad730bbec4f5043d4239b402750bacb81">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_TLP_CREDITS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000150ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a21386b8035d2082c647669fc14eab4bd">CVMX_SRIOX_TX_BELL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00746"></a>00746 {
<a name="l00747"></a>00747     <span class="keywordflow">if</span> (!(
<a name="l00748"></a>00748           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00749"></a>00749           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00750"></a>00750           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00751"></a>00751         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_TX_BELL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00752"></a>00752     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000280ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00753"></a>00753 }
<a name="l00754"></a>00754 <span class="preprocessor">#else</span>
<a name="l00755"></a><a class="code" href="cvmx-sriox-defs_8h.html#a21386b8035d2082c647669fc14eab4bd">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_TX_BELL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000280ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a1c26c7a0d19d1a3424dcecd30836c639">CVMX_SRIOX_TX_BELL_INFO</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00759"></a>00759 {
<a name="l00760"></a>00760     <span class="keywordflow">if</span> (!(
<a name="l00761"></a>00761           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00762"></a>00762           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_TX_BELL_INFO(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000288ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-sriox-defs_8h.html#a1c26c7a0d19d1a3424dcecd30836c639">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_TX_BELL_INFO(offset) (CVMX_ADD_IO_SEG(0x00011800C8000288ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ab4a29f4c92382136aefdab26f188547f">CVMX_SRIOX_TX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00775"></a>00775           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00776"></a>00776           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00777"></a>00777         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_TX_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00778"></a>00778     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000170ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00779"></a>00779 }
<a name="l00780"></a>00780 <span class="preprocessor">#else</span>
<a name="l00781"></a><a class="code" href="cvmx-sriox-defs_8h.html#ab4a29f4c92382136aefdab26f188547f">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_TX_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800C8000170ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a6e4ef35eb5d487cd3247136ee26fd903">CVMX_SRIOX_TX_EMPHASIS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00785"></a>00785 {
<a name="l00786"></a>00786     <span class="keywordflow">if</span> (!(
<a name="l00787"></a>00787           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00788"></a>00788           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3))))))
<a name="l00789"></a>00789         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_TX_EMPHASIS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00790"></a>00790     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C80003F0ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00791"></a>00791 }
<a name="l00792"></a>00792 <span class="preprocessor">#else</span>
<a name="l00793"></a><a class="code" href="cvmx-sriox-defs_8h.html#a6e4ef35eb5d487cd3247136ee26fd903">00793</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_TX_EMPHASIS(offset) (CVMX_ADD_IO_SEG(0x00011800C80003F0ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#ade2ff4c8c157545c3b971cf5d1cc8988">CVMX_SRIOX_TX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00797"></a>00797 {
<a name="l00798"></a>00798     <span class="keywordflow">if</span> (!(
<a name="l00799"></a>00799           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00800"></a>00800           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00801"></a>00801           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00802"></a>00802         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_TX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00803"></a>00803     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000388ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00804"></a>00804 }
<a name="l00805"></a>00805 <span class="preprocessor">#else</span>
<a name="l00806"></a><a class="code" href="cvmx-sriox-defs_8h.html#ade2ff4c8c157545c3b971cf5d1cc8988">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_TX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000388ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-sriox-defs_8h.html#a858d4421a07344cd6d1688aa1cfda074">CVMX_SRIOX_WR_DONE_COUNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00810"></a>00810 {
<a name="l00811"></a>00811     <span class="keywordflow">if</span> (!(
<a name="l00812"></a>00812           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00813"></a>00813           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset == 0) || ((offset &gt;= 2) &amp;&amp; (offset &lt;= 3)))) ||
<a name="l00814"></a>00814           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00815"></a>00815         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRIOX_WR_DONE_COUNTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00816"></a>00816     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800C8000340ull) + ((offset) &amp; 3) * 0x1000000ull;
<a name="l00817"></a>00817 }
<a name="l00818"></a>00818 <span class="preprocessor">#else</span>
<a name="l00819"></a><a class="code" href="cvmx-sriox-defs_8h.html#a858d4421a07344cd6d1688aa1cfda074">00819</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRIOX_WR_DONE_COUNTS(offset) (CVMX_ADD_IO_SEG(0x00011800C8000340ull) + ((offset) &amp; 3) * 0x1000000ull)</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00822"></a>00822 <span class="comment">/**</span>
<a name="l00823"></a>00823 <span class="comment"> * cvmx_srio#_acc_ctrl</span>
<a name="l00824"></a>00824 <span class="comment"> *</span>
<a name="l00825"></a>00825 <span class="comment"> * This register controls write access to the BAR registers via SRIO maintenance operations.</span>
<a name="l00826"></a>00826 <span class="comment"> * At powerup the BAR registers can be accessed via RSL and maintenance operations.  If the</span>
<a name="l00827"></a>00827 <span class="comment"> * DENY_BAR* bits or DENY_ADR* bits are set then maintenance writes to the corresponding BAR</span>
<a name="l00828"></a>00828 <span class="comment"> * fields are ignored.  This register does not effect read operations.  Reset values for</span>
<a name="l00829"></a>00829 <span class="comment"> * DENY_BAR[2:0] are typically clear but they are set if the chip is operating in Authentik</span>
<a name="l00830"></a>00830 <span class="comment"> * mode.</span>
<a name="l00831"></a>00831 <span class="comment"> *</span>
<a name="l00832"></a>00832 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l00833"></a>00833 <span class="comment"> */</span>
<a name="l00834"></a><a class="code" href="unioncvmx__sriox__acc__ctrl.html">00834</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__acc__ctrl.html" title="cvmx_srio::_acc_ctrl">cvmx_sriox_acc_ctrl</a> {
<a name="l00835"></a><a class="code" href="unioncvmx__sriox__acc__ctrl.html#a70f1fb6a035cdb317e998c4f183e0e94">00835</a>     uint64_t <a class="code" href="unioncvmx__sriox__acc__ctrl.html#a70f1fb6a035cdb317e998c4f183e0e94">u64</a>;
<a name="l00836"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html">00836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html">cvmx_sriox_acc_ctrl_s</a> {
<a name="l00837"></a>00837 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a77d496134da5a24d75bc955177f96c23">reserved_7_63</a>                : 57;
<a name="l00839"></a>00839     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#ab9b07b707269ffe1cfb483ac1e26a3c7">deny_adr2</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO write access to SRIO address fields in SRIOMAINT()_BAR2* registers. */</span>
<a name="l00840"></a>00840     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a852d78b9f1f861a5e281a4f71f196278">deny_adr1</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO write access to SRIO address fields in SRIOMAINT()_BAR1* registers. */</span>
<a name="l00841"></a>00841     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a7a7d55c85c0a218abe6e475c5a573c0d">deny_adr0</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO write access to SRIO address fields in SRIOMAINT()_BAR0* registers. */</span>
<a name="l00842"></a>00842     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a6d74686f3b20a13dcede3e8dd5b95fe0">reserved_3_3</a>                 : 1;
<a name="l00843"></a>00843     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#adddf586a0d95faacfcd9c8fe0e1842f0">deny_bar2</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO write access to non-SRIO address fields in the SRIOMAINT_BAR2 registers.</span>
<a name="l00844"></a>00844 <span class="comment">                                                         This field is set during mac reset while in authentik mode and typically</span>
<a name="l00845"></a>00845 <span class="comment">                                                         cleared once link partner has been validated. */</span>
<a name="l00846"></a>00846     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#acc1dc102911bb8e8e7cada7b32b8026a">deny_bar1</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO write access to non-SRIO address fields in the SRIOMAINT_BAR1 registers.</span>
<a name="l00847"></a>00847 <span class="comment">                                                         This field is set during mac reset while in authentik mode and typically</span>
<a name="l00848"></a>00848 <span class="comment">                                                         cleared once link partner has been validated. */</span>
<a name="l00849"></a>00849     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a3c950abfaf2e362dde569f1ce773e687">deny_bar0</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO write access to non-SRIO address fields in the SRIOMAINT_BAR0 registers.</span>
<a name="l00850"></a>00850 <span class="comment">                                                         This field is set during mac reset while in authentik mode and typically</span>
<a name="l00851"></a>00851 <span class="comment">                                                         cleared once link partner has been validated. */</span>
<a name="l00852"></a>00852 <span class="preprocessor">#else</span>
<a name="l00853"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a3c950abfaf2e362dde569f1ce773e687">00853</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a3c950abfaf2e362dde569f1ce773e687">deny_bar0</a>                    : 1;
<a name="l00854"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#acc1dc102911bb8e8e7cada7b32b8026a">00854</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#acc1dc102911bb8e8e7cada7b32b8026a">deny_bar1</a>                    : 1;
<a name="l00855"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#adddf586a0d95faacfcd9c8fe0e1842f0">00855</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#adddf586a0d95faacfcd9c8fe0e1842f0">deny_bar2</a>                    : 1;
<a name="l00856"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a6d74686f3b20a13dcede3e8dd5b95fe0">00856</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a6d74686f3b20a13dcede3e8dd5b95fe0">reserved_3_3</a>                 : 1;
<a name="l00857"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a7a7d55c85c0a218abe6e475c5a573c0d">00857</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a7a7d55c85c0a218abe6e475c5a573c0d">deny_adr0</a>                    : 1;
<a name="l00858"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a852d78b9f1f861a5e281a4f71f196278">00858</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a852d78b9f1f861a5e281a4f71f196278">deny_adr1</a>                    : 1;
<a name="l00859"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#ab9b07b707269ffe1cfb483ac1e26a3c7">00859</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#ab9b07b707269ffe1cfb483ac1e26a3c7">deny_adr2</a>                    : 1;
<a name="l00860"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a77d496134da5a24d75bc955177f96c23">00860</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html#a77d496134da5a24d75bc955177f96c23">reserved_7_63</a>                : 57;
<a name="l00861"></a>00861 <span class="preprocessor">#endif</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__acc__ctrl.html#a03f6efe0df4283762c43ce743246d621">s</a>;
<a name="l00863"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html">00863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html">cvmx_sriox_acc_ctrl_cn63xx</a> {
<a name="l00864"></a>00864 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#ae64df0c6104edfa8b422ccfe4e1b3ecb">reserved_3_63</a>                : 61;
<a name="l00866"></a>00866     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#a831be74ec5c663c16faa0aa0c875b9b6">deny_bar2</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO Write Access to BAR2 Registers */</span>
<a name="l00867"></a>00867     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#a6c1c094226c5ceb99bfd2b7fcef81c3d">deny_bar1</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO Write Access to BAR1 Registers */</span>
<a name="l00868"></a>00868     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#ad0b31c05c71f839b00ca76d1c7aaaae8">deny_bar0</a>                    : 1;  <span class="comment">/**&lt; Deny SRIO Write Access to BAR0 Registers */</span>
<a name="l00869"></a>00869 <span class="preprocessor">#else</span>
<a name="l00870"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#ad0b31c05c71f839b00ca76d1c7aaaae8">00870</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#ad0b31c05c71f839b00ca76d1c7aaaae8">deny_bar0</a>                    : 1;
<a name="l00871"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#a6c1c094226c5ceb99bfd2b7fcef81c3d">00871</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#a6c1c094226c5ceb99bfd2b7fcef81c3d">deny_bar1</a>                    : 1;
<a name="l00872"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#a831be74ec5c663c16faa0aa0c875b9b6">00872</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#a831be74ec5c663c16faa0aa0c875b9b6">deny_bar2</a>                    : 1;
<a name="l00873"></a><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#ae64df0c6104edfa8b422ccfe4e1b3ecb">00873</a>     uint64_t <a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html#ae64df0c6104edfa8b422ccfe4e1b3ecb">reserved_3_63</a>                : 61;
<a name="l00874"></a>00874 <span class="preprocessor">#endif</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__acc__ctrl.html#aca1512fed9da799bfe6f0710cfd6f9a7">cn63xx</a>;
<a name="l00876"></a><a class="code" href="unioncvmx__sriox__acc__ctrl.html#a2a2f852eb97abd7481c6078d20927866">00876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__cn63xx.html">cvmx_sriox_acc_ctrl_cn63xx</a>     <a class="code" href="unioncvmx__sriox__acc__ctrl.html#a2a2f852eb97abd7481c6078d20927866">cn63xxp1</a>;
<a name="l00877"></a><a class="code" href="unioncvmx__sriox__acc__ctrl.html#a7bcaef73b0cc5be3bc61c3386d0379fb">00877</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html">cvmx_sriox_acc_ctrl_s</a>          <a class="code" href="unioncvmx__sriox__acc__ctrl.html#a7bcaef73b0cc5be3bc61c3386d0379fb">cn66xx</a>;
<a name="l00878"></a><a class="code" href="unioncvmx__sriox__acc__ctrl.html#a32a594b720fe0209c96e5fafb330f36a">00878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__acc__ctrl_1_1cvmx__sriox__acc__ctrl__s.html">cvmx_sriox_acc_ctrl_s</a>          <a class="code" href="unioncvmx__sriox__acc__ctrl.html#a32a594b720fe0209c96e5fafb330f36a">cnf75xx</a>;
<a name="l00879"></a>00879 };
<a name="l00880"></a><a class="code" href="cvmx-sriox-defs_8h.html#a18d784dd54e9eeb493d74febeb65b683">00880</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__acc__ctrl.html" title="cvmx_srio::_acc_ctrl">cvmx_sriox_acc_ctrl</a> <a class="code" href="unioncvmx__sriox__acc__ctrl.html" title="cvmx_srio::_acc_ctrl">cvmx_sriox_acc_ctrl_t</a>;
<a name="l00881"></a>00881 <span class="comment"></span>
<a name="l00882"></a>00882 <span class="comment">/**</span>
<a name="l00883"></a>00883 <span class="comment"> * cvmx_srio#_asmbly_id</span>
<a name="l00884"></a>00884 <span class="comment"> *</span>
<a name="l00885"></a>00885 <span class="comment"> * This register specifies the assembly ID and vendor visible in the</span>
<a name="l00886"></a>00886 <span class="comment"> * SRIOMAINT()_ASMBLY_ID register.  The assembly vendor ID is typically</span>
<a name="l00887"></a>00887 <span class="comment"> * supplied by the RapidIO Trade Association.  This register is only</span>
<a name="l00888"></a>00888 <span class="comment"> * reset during COLD boot and may only be modified while SRIO()_STATUS_REG[ACCESS]</span>
<a name="l00889"></a>00889 <span class="comment"> * is zero.</span>
<a name="l00890"></a>00890 <span class="comment"> *</span>
<a name="l00891"></a>00891 <span class="comment"> * This register is reset by the coprocessor-clock cold reset.</span>
<a name="l00892"></a>00892 <span class="comment"> */</span>
<a name="l00893"></a><a class="code" href="unioncvmx__sriox__asmbly__id.html">00893</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__asmbly__id.html" title="cvmx_srio::_asmbly_id">cvmx_sriox_asmbly_id</a> {
<a name="l00894"></a><a class="code" href="unioncvmx__sriox__asmbly__id.html#af57fcba5a644f17767491134eb6b7194">00894</a>     uint64_t <a class="code" href="unioncvmx__sriox__asmbly__id.html#af57fcba5a644f17767491134eb6b7194">u64</a>;
<a name="l00895"></a><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html">00895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html">cvmx_sriox_asmbly_id_s</a> {
<a name="l00896"></a>00896 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#af32e3b3e6aa51953bba4c27c16b3b1f4">reserved_32_63</a>               : 32;
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#a91ef456bd6d52b3590ee4c2502a25a56">assy_id</a>                      : 16; <span class="comment">/**&lt; Assembly identifer. */</span>
<a name="l00899"></a>00899     uint64_t <a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#ab79e52bc753afbe5664abe3c598c30db">assy_ven</a>                     : 16; <span class="comment">/**&lt; Assembly vendor identifer. */</span>
<a name="l00900"></a>00900 <span class="preprocessor">#else</span>
<a name="l00901"></a><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#ab79e52bc753afbe5664abe3c598c30db">00901</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#ab79e52bc753afbe5664abe3c598c30db">assy_ven</a>                     : 16;
<a name="l00902"></a><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#a91ef456bd6d52b3590ee4c2502a25a56">00902</a>     uint64_t <a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#a91ef456bd6d52b3590ee4c2502a25a56">assy_id</a>                      : 16;
<a name="l00903"></a><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#af32e3b3e6aa51953bba4c27c16b3b1f4">00903</a>     uint64_t <a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html#af32e3b3e6aa51953bba4c27c16b3b1f4">reserved_32_63</a>               : 32;
<a name="l00904"></a>00904 <span class="preprocessor">#endif</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__asmbly__id.html#a15bbcf9f0dda6a1687f34cf08806bf9f">s</a>;
<a name="l00906"></a><a class="code" href="unioncvmx__sriox__asmbly__id.html#a7515713213bf2ef9e7e94ee38be04855">00906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html">cvmx_sriox_asmbly_id_s</a>         <a class="code" href="unioncvmx__sriox__asmbly__id.html#a7515713213bf2ef9e7e94ee38be04855">cn63xx</a>;
<a name="l00907"></a><a class="code" href="unioncvmx__sriox__asmbly__id.html#ad4a0fd6af6414eb63d250f2f17c6528d">00907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html">cvmx_sriox_asmbly_id_s</a>         <a class="code" href="unioncvmx__sriox__asmbly__id.html#ad4a0fd6af6414eb63d250f2f17c6528d">cn63xxp1</a>;
<a name="l00908"></a><a class="code" href="unioncvmx__sriox__asmbly__id.html#ac52313d55174bb4e9dd82fe86ec4d605">00908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html">cvmx_sriox_asmbly_id_s</a>         <a class="code" href="unioncvmx__sriox__asmbly__id.html#ac52313d55174bb4e9dd82fe86ec4d605">cn66xx</a>;
<a name="l00909"></a><a class="code" href="unioncvmx__sriox__asmbly__id.html#af2274bf713559a744923511431e2d7f5">00909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__id_1_1cvmx__sriox__asmbly__id__s.html">cvmx_sriox_asmbly_id_s</a>         <a class="code" href="unioncvmx__sriox__asmbly__id.html#af2274bf713559a744923511431e2d7f5">cnf75xx</a>;
<a name="l00910"></a>00910 };
<a name="l00911"></a><a class="code" href="cvmx-sriox-defs_8h.html#ad06150c1e7c76c18cad5f486e15018d4">00911</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__asmbly__id.html" title="cvmx_srio::_asmbly_id">cvmx_sriox_asmbly_id</a> <a class="code" href="unioncvmx__sriox__asmbly__id.html" title="cvmx_srio::_asmbly_id">cvmx_sriox_asmbly_id_t</a>;
<a name="l00912"></a>00912 <span class="comment"></span>
<a name="l00913"></a>00913 <span class="comment">/**</span>
<a name="l00914"></a>00914 <span class="comment"> * cvmx_srio#_asmbly_info</span>
<a name="l00915"></a>00915 <span class="comment"> *</span>
<a name="l00916"></a>00916 <span class="comment"> * The Assembly Info register controls the assembly revision visible in the</span>
<a name="l00917"></a>00917 <span class="comment"> * ASSY_REV field of the SRIOMAINT()_ASMBLY_INFO register.  This register is</span>
<a name="l00918"></a>00918 <span class="comment"> * only reset during COLD boot and may only be modified while SRIO()_STATUS_REG[ACCESS]</span>
<a name="l00919"></a>00919 <span class="comment"> * is zero.</span>
<a name="l00920"></a>00920 <span class="comment"> *</span>
<a name="l00921"></a>00921 <span class="comment"> * This register is reset by the coprocessor-clock cold reset.</span>
<a name="l00922"></a>00922 <span class="comment"> */</span>
<a name="l00923"></a><a class="code" href="unioncvmx__sriox__asmbly__info.html">00923</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__asmbly__info.html" title="cvmx_srio::_asmbly_info">cvmx_sriox_asmbly_info</a> {
<a name="l00924"></a><a class="code" href="unioncvmx__sriox__asmbly__info.html#ad29469c5db850d6b6cb36cdf08b67234">00924</a>     uint64_t <a class="code" href="unioncvmx__sriox__asmbly__info.html#ad29469c5db850d6b6cb36cdf08b67234">u64</a>;
<a name="l00925"></a><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html">00925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html">cvmx_sriox_asmbly_info_s</a> {
<a name="l00926"></a>00926 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a7384020d9db08efcf94bca9eb9b71950">reserved_32_63</a>               : 32;
<a name="l00928"></a>00928     uint64_t <a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a7e5de5a96052c5db51325beb9cb142f1">assy_rev</a>                     : 16; <span class="comment">/**&lt; Assembly revision. */</span>
<a name="l00929"></a>00929     uint64_t <a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a27b37345733299e0e5a0a149290f77a8">reserved_0_15</a>                : 16;
<a name="l00930"></a>00930 <span class="preprocessor">#else</span>
<a name="l00931"></a><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a27b37345733299e0e5a0a149290f77a8">00931</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a27b37345733299e0e5a0a149290f77a8">reserved_0_15</a>                : 16;
<a name="l00932"></a><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a7e5de5a96052c5db51325beb9cb142f1">00932</a>     uint64_t <a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a7e5de5a96052c5db51325beb9cb142f1">assy_rev</a>                     : 16;
<a name="l00933"></a><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a7384020d9db08efcf94bca9eb9b71950">00933</a>     uint64_t <a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html#a7384020d9db08efcf94bca9eb9b71950">reserved_32_63</a>               : 32;
<a name="l00934"></a>00934 <span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__asmbly__info.html#a4c9e850bf3fc666e0ae4414dabdaf165">s</a>;
<a name="l00936"></a><a class="code" href="unioncvmx__sriox__asmbly__info.html#a5eb9708bba754c8a6f56bb4b77690650">00936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html">cvmx_sriox_asmbly_info_s</a>       <a class="code" href="unioncvmx__sriox__asmbly__info.html#a5eb9708bba754c8a6f56bb4b77690650">cn63xx</a>;
<a name="l00937"></a><a class="code" href="unioncvmx__sriox__asmbly__info.html#a8ff85d387ed0e5c24524cea74c9b53dd">00937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html">cvmx_sriox_asmbly_info_s</a>       <a class="code" href="unioncvmx__sriox__asmbly__info.html#a8ff85d387ed0e5c24524cea74c9b53dd">cn63xxp1</a>;
<a name="l00938"></a><a class="code" href="unioncvmx__sriox__asmbly__info.html#ae792f9ae1abbda6373cb16c0c60f0a2e">00938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html">cvmx_sriox_asmbly_info_s</a>       <a class="code" href="unioncvmx__sriox__asmbly__info.html#ae792f9ae1abbda6373cb16c0c60f0a2e">cn66xx</a>;
<a name="l00939"></a><a class="code" href="unioncvmx__sriox__asmbly__info.html#a56a8f1316c85f56be76d2fd065e82279">00939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__asmbly__info_1_1cvmx__sriox__asmbly__info__s.html">cvmx_sriox_asmbly_info_s</a>       <a class="code" href="unioncvmx__sriox__asmbly__info.html#a56a8f1316c85f56be76d2fd065e82279">cnf75xx</a>;
<a name="l00940"></a>00940 };
<a name="l00941"></a><a class="code" href="cvmx-sriox-defs_8h.html#aeefc675edfb7ea2c6cd6b0bb690f786c">00941</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__asmbly__info.html" title="cvmx_srio::_asmbly_info">cvmx_sriox_asmbly_info</a> <a class="code" href="unioncvmx__sriox__asmbly__info.html" title="cvmx_srio::_asmbly_info">cvmx_sriox_asmbly_info_t</a>;
<a name="l00942"></a>00942 <span class="comment"></span>
<a name="l00943"></a>00943 <span class="comment">/**</span>
<a name="l00944"></a>00944 <span class="comment"> * cvmx_srio#_bell_lookup#</span>
<a name="l00945"></a>00945 <span class="comment"> *</span>
<a name="l00946"></a>00946 <span class="comment"> * The QOS/GRP table contains 16 entries with 16 QOS/GRP pairs</span>
<a name="l00947"></a>00947 <span class="comment"> * per entry 256 pairs total.  HW selects the FIFO by using the</span>
<a name="l00948"></a>00948 <span class="comment"> * fields determined by the SRIO_BELL_SELECT register to parse</span>
<a name="l00949"></a>00949 <span class="comment"> * the doorbell packet.  The actual FIFO number selected is limited</span>
<a name="l00950"></a>00950 <span class="comment"> * by the SRIO()_RX_BELL_CTRL[NUM_FIFO].</span>
<a name="l00951"></a>00951 <span class="comment"> * For example, if NUM_FIFO has a value of 011 (4 FIFOs) then only</span>
<a name="l00952"></a>00952 <span class="comment"> * the two LSBs of the FIFO number stored in the SRIO_BELL_LOOKUP are</span>
<a name="l00953"></a>00953 <span class="comment"> * used.</span>
<a name="l00954"></a>00954 <span class="comment"> *</span>
<a name="l00955"></a>00955 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l00956"></a>00956 <span class="comment"> */</span>
<a name="l00957"></a><a class="code" href="unioncvmx__sriox__bell__lookupx.html">00957</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bell__lookupx.html" title="cvmx_srio::_bell_lookup#">cvmx_sriox_bell_lookupx</a> {
<a name="l00958"></a><a class="code" href="unioncvmx__sriox__bell__lookupx.html#a7877b652f171fdeac3185059bb573007">00958</a>     uint64_t <a class="code" href="unioncvmx__sriox__bell__lookupx.html#a7877b652f171fdeac3185059bb573007">u64</a>;
<a name="l00959"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html">00959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html">cvmx_sriox_bell_lookupx_s</a> {
<a name="l00960"></a>00960 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab8aee47bb17129d0b960e7c8b92b3d7e">entry15</a>                      : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=15. */</span>
<a name="l00962"></a>00962     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a72afd14f021fe695e7dca0ff64c01022">entry14</a>                      : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=14. */</span>
<a name="l00963"></a>00963     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a6bd4ec50488d4727d6979c93e5b3f867">entry13</a>                      : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=13. */</span>
<a name="l00964"></a>00964     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a5361f6e327beb91b51238e84d7e97fbc">entry12</a>                      : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=12. */</span>
<a name="l00965"></a>00965     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a06e74ce622094afe1dc0e3fc88c5ad55">entry11</a>                      : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=11. */</span>
<a name="l00966"></a>00966     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a4ba10713213d77e31a63b6a7f6de36ae">entry10</a>                      : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=10. */</span>
<a name="l00967"></a>00967     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a6caa40de4eb8277e3649f2e3f8f5b475">entry9</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=9. */</span>
<a name="l00968"></a>00968     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ae1e21726f7c88aa17e53cf5107e6e1f8">entry8</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=8. */</span>
<a name="l00969"></a>00969     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#af6d735b66b5c76fb339d707adfb22f57">entry7</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=7. */</span>
<a name="l00970"></a>00970     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a7d214de49b1d2f8e060ba2f61a1b4d15">entry6</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=6. */</span>
<a name="l00971"></a>00971     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#aad70630dc74a2c78806f87a0c46430b0">entry5</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=5. */</span>
<a name="l00972"></a>00972     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a5a09aaf0e314ab1bc09b8fe806aa3b60">entry4</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=4. */</span>
<a name="l00973"></a>00973     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab9b77fc7f35737953121bd8e0084158c">entry3</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=3. */</span>
<a name="l00974"></a>00974     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a312254d0c5d2813ac3fc5eb270eaed86">entry2</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=2. */</span>
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab7d17a1749850f9399c48128ebad3ef2">entry1</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=1. */</span>
<a name="l00976"></a>00976     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#af98b37f3364086366d417756a5ea6fa3">entry0</a>                       : 4;  <span class="comment">/**&lt; FIFO number addressed by IDX=0. */</span>
<a name="l00977"></a>00977 <span class="preprocessor">#else</span>
<a name="l00978"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#af98b37f3364086366d417756a5ea6fa3">00978</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#af98b37f3364086366d417756a5ea6fa3">entry0</a>                       : 4;
<a name="l00979"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab7d17a1749850f9399c48128ebad3ef2">00979</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab7d17a1749850f9399c48128ebad3ef2">entry1</a>                       : 4;
<a name="l00980"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a312254d0c5d2813ac3fc5eb270eaed86">00980</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a312254d0c5d2813ac3fc5eb270eaed86">entry2</a>                       : 4;
<a name="l00981"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab9b77fc7f35737953121bd8e0084158c">00981</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab9b77fc7f35737953121bd8e0084158c">entry3</a>                       : 4;
<a name="l00982"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a5a09aaf0e314ab1bc09b8fe806aa3b60">00982</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a5a09aaf0e314ab1bc09b8fe806aa3b60">entry4</a>                       : 4;
<a name="l00983"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#aad70630dc74a2c78806f87a0c46430b0">00983</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#aad70630dc74a2c78806f87a0c46430b0">entry5</a>                       : 4;
<a name="l00984"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a7d214de49b1d2f8e060ba2f61a1b4d15">00984</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a7d214de49b1d2f8e060ba2f61a1b4d15">entry6</a>                       : 4;
<a name="l00985"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#af6d735b66b5c76fb339d707adfb22f57">00985</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#af6d735b66b5c76fb339d707adfb22f57">entry7</a>                       : 4;
<a name="l00986"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ae1e21726f7c88aa17e53cf5107e6e1f8">00986</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ae1e21726f7c88aa17e53cf5107e6e1f8">entry8</a>                       : 4;
<a name="l00987"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a6caa40de4eb8277e3649f2e3f8f5b475">00987</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a6caa40de4eb8277e3649f2e3f8f5b475">entry9</a>                       : 4;
<a name="l00988"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a4ba10713213d77e31a63b6a7f6de36ae">00988</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a4ba10713213d77e31a63b6a7f6de36ae">entry10</a>                      : 4;
<a name="l00989"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a06e74ce622094afe1dc0e3fc88c5ad55">00989</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a06e74ce622094afe1dc0e3fc88c5ad55">entry11</a>                      : 4;
<a name="l00990"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a5361f6e327beb91b51238e84d7e97fbc">00990</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a5361f6e327beb91b51238e84d7e97fbc">entry12</a>                      : 4;
<a name="l00991"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a6bd4ec50488d4727d6979c93e5b3f867">00991</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a6bd4ec50488d4727d6979c93e5b3f867">entry13</a>                      : 4;
<a name="l00992"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a72afd14f021fe695e7dca0ff64c01022">00992</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#a72afd14f021fe695e7dca0ff64c01022">entry14</a>                      : 4;
<a name="l00993"></a><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab8aee47bb17129d0b960e7c8b92b3d7e">00993</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html#ab8aee47bb17129d0b960e7c8b92b3d7e">entry15</a>                      : 4;
<a name="l00994"></a>00994 <span class="preprocessor">#endif</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bell__lookupx.html#aa71bfe19d21c31df714bdd30392c18fb">s</a>;
<a name="l00996"></a><a class="code" href="unioncvmx__sriox__bell__lookupx.html#af142fb9e0e9a1f657d1c4ba3a70b2773">00996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__lookupx_1_1cvmx__sriox__bell__lookupx__s.html">cvmx_sriox_bell_lookupx_s</a>      <a class="code" href="unioncvmx__sriox__bell__lookupx.html#af142fb9e0e9a1f657d1c4ba3a70b2773">cnf75xx</a>;
<a name="l00997"></a>00997 };
<a name="l00998"></a><a class="code" href="cvmx-sriox-defs_8h.html#af2445dab8602432b10f068002a8106b5">00998</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bell__lookupx.html" title="cvmx_srio::_bell_lookup#">cvmx_sriox_bell_lookupx</a> <a class="code" href="unioncvmx__sriox__bell__lookupx.html" title="cvmx_srio::_bell_lookup#">cvmx_sriox_bell_lookupx_t</a>;
<a name="l00999"></a>00999 <span class="comment"></span>
<a name="l01000"></a>01000 <span class="comment">/**</span>
<a name="l01001"></a>01001 <span class="comment"> * cvmx_srio#_bell_resp_ctrl</span>
<a name="l01002"></a>01002 <span class="comment"> *</span>
<a name="l01003"></a>01003 <span class="comment"> * This register is used to override the response priority of the outgoing</span>
<a name="l01004"></a>01004 <span class="comment"> * doorbell responses.</span>
<a name="l01005"></a>01005 <span class="comment"> *</span>
<a name="l01006"></a>01006 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01007"></a>01007 <span class="comment"> */</span>
<a name="l01008"></a><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html">01008</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html" title="cvmx_srio::_bell_resp_ctrl">cvmx_sriox_bell_resp_ctrl</a> {
<a name="l01009"></a><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#abd9c47fb916b9e40c0f5de9bf8cd9bf3">01009</a>     uint64_t <a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#abd9c47fb916b9e40c0f5de9bf8cd9bf3">u64</a>;
<a name="l01010"></a><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html">01010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html">cvmx_sriox_bell_resp_ctrl_s</a> {
<a name="l01011"></a>01011 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a505e497b144a8bc4de56c05bcf23d2d8">reserved_6_63</a>                : 58;
<a name="l01013"></a>01013     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#af61903d6256faa84dd43fd8ccc034a9d">rp1_sid</a>                      : 1;  <span class="comment">/**&lt; Sets response priority for incomimg doorbells</span>
<a name="l01014"></a>01014 <span class="comment">                                                         of priority 1 on the secondary ID (0=2, 1=3). */</span>
<a name="l01015"></a>01015     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a87e5f34e0a89075f15c5e03f15bdc3ff">rp0_sid</a>                      : 2;  <span class="comment">/**&lt; Sets response priority for incomimg doorbells</span>
<a name="l01016"></a>01016 <span class="comment">                                                         of priority 0 on the secondary ID (0,1=1 2=2, 3=3). */</span>
<a name="l01017"></a>01017     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a8a3f22f19cf4321c6e7034b82b845483">rp1_pid</a>                      : 1;  <span class="comment">/**&lt; Sets response priority for incomimg doorbells</span>
<a name="l01018"></a>01018 <span class="comment">                                                         of priority 1 on the primary ID (0=2, 1=3). */</span>
<a name="l01019"></a>01019     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a133e6fade3bcb66734a85de787be6c03">rp0_pid</a>                      : 2;  <span class="comment">/**&lt; Sets response priority for incomimg doorbells</span>
<a name="l01020"></a>01020 <span class="comment">                                                         of priority 0 on the primary ID (0,1=1 2=2, 3=3). */</span>
<a name="l01021"></a>01021 <span class="preprocessor">#else</span>
<a name="l01022"></a><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a133e6fade3bcb66734a85de787be6c03">01022</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a133e6fade3bcb66734a85de787be6c03">rp0_pid</a>                      : 2;
<a name="l01023"></a><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a8a3f22f19cf4321c6e7034b82b845483">01023</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a8a3f22f19cf4321c6e7034b82b845483">rp1_pid</a>                      : 1;
<a name="l01024"></a><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a87e5f34e0a89075f15c5e03f15bdc3ff">01024</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a87e5f34e0a89075f15c5e03f15bdc3ff">rp0_sid</a>                      : 2;
<a name="l01025"></a><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#af61903d6256faa84dd43fd8ccc034a9d">01025</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#af61903d6256faa84dd43fd8ccc034a9d">rp1_sid</a>                      : 1;
<a name="l01026"></a><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a505e497b144a8bc4de56c05bcf23d2d8">01026</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html#a505e497b144a8bc4de56c05bcf23d2d8">reserved_6_63</a>                : 58;
<a name="l01027"></a>01027 <span class="preprocessor">#endif</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#aacb18b2ecb8b86f5525fa69c7dfb6956">s</a>;
<a name="l01029"></a><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#a939ad761fda71786e0e054024fb63407">01029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html">cvmx_sriox_bell_resp_ctrl_s</a>    <a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#a939ad761fda71786e0e054024fb63407">cn63xx</a>;
<a name="l01030"></a><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#a3a3948f532e96514fc680bc3845bc02e">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html">cvmx_sriox_bell_resp_ctrl_s</a>    <a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#a3a3948f532e96514fc680bc3845bc02e">cn63xxp1</a>;
<a name="l01031"></a><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#ad7ad8eb293339d90f6e01def9d51b777">01031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html">cvmx_sriox_bell_resp_ctrl_s</a>    <a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#ad7ad8eb293339d90f6e01def9d51b777">cn66xx</a>;
<a name="l01032"></a><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#aca160306493d03906694638e55514733">01032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__resp__ctrl_1_1cvmx__sriox__bell__resp__ctrl__s.html">cvmx_sriox_bell_resp_ctrl_s</a>    <a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html#aca160306493d03906694638e55514733">cnf75xx</a>;
<a name="l01033"></a>01033 };
<a name="l01034"></a><a class="code" href="cvmx-sriox-defs_8h.html#a112c855d6da5d82c87cfc134dc5d9b07">01034</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html" title="cvmx_srio::_bell_resp_ctrl">cvmx_sriox_bell_resp_ctrl</a> <a class="code" href="unioncvmx__sriox__bell__resp__ctrl.html" title="cvmx_srio::_bell_resp_ctrl">cvmx_sriox_bell_resp_ctrl_t</a>;
<a name="l01035"></a>01035 <span class="comment"></span>
<a name="l01036"></a>01036 <span class="comment">/**</span>
<a name="l01037"></a>01037 <span class="comment"> * cvmx_srio#_bell_select</span>
<a name="l01038"></a>01038 <span class="comment"> *</span>
<a name="l01039"></a>01039 <span class="comment"> * This register is used select which bits in the doorbell packet</span>
<a name="l01040"></a>01040 <span class="comment"> * are used to provide the 4 bit address and 4 bit index into the</span>
<a name="l01041"></a>01041 <span class="comment"> * lookup table specified in SRIO()_BELL_LOOKUP[0:15].  Each address</span>
<a name="l01042"></a>01042 <span class="comment"> * and index has a 6-bit selector to pick a bit out of the incoming</span>
<a name="l01043"></a>01043 <span class="comment"> * doorbell using the following:</span>
<a name="l01044"></a>01044 <span class="comment"> *</span>
<a name="l01045"></a>01045 <span class="comment"> *   35-34  Doorbell Priority [1:0].</span>
<a name="l01046"></a>01046 <span class="comment"> *   33       Secondary ID (1=Packet Matched Enabled Secondary ID8 or ID16).</span>
<a name="l01047"></a>01047 <span class="comment"> *   32       ID8/ID16 bit (1=Packet used 16-bit Device IDs).</span>
<a name="l01048"></a>01048 <span class="comment"> *   31-16  Source ID [15:0].</span>
<a name="l01049"></a>01049 <span class="comment"> *   15-0   Doorbell Payload [15:0].</span>
<a name="l01050"></a>01050 <span class="comment"> *</span>
<a name="l01051"></a>01051 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01052"></a>01052 <span class="comment"> */</span>
<a name="l01053"></a><a class="code" href="unioncvmx__sriox__bell__select.html">01053</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bell__select.html" title="cvmx_srio::_bell_select">cvmx_sriox_bell_select</a> {
<a name="l01054"></a><a class="code" href="unioncvmx__sriox__bell__select.html#ac00eca39125658ed70c12a552d69a9f0">01054</a>     uint64_t <a class="code" href="unioncvmx__sriox__bell__select.html#ac00eca39125658ed70c12a552d69a9f0">u64</a>;
<a name="l01055"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html">01055</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html">cvmx_sriox_bell_select_s</a> {
<a name="l01056"></a>01056 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ae3e7886344c1d12140f272735fcf62d8">reserved_62_63</a>               : 2;
<a name="l01058"></a>01058     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a4d119d652302305a4546f5912eb1d7c3">addr3</a>                        : 6;  <span class="comment">/**&lt; Selector for address 3. */</span>
<a name="l01059"></a>01059     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a50944f2d0a7af40c5e2eb5b98024611b">reserved_54_55</a>               : 2;
<a name="l01060"></a>01060     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#aca5e0c2109d8eee3165ec6d5802fb744">addr2</a>                        : 6;  <span class="comment">/**&lt; Selector for address 2. */</span>
<a name="l01061"></a>01061     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ac244270715e3ae7db3eb385be62d017f">reserved_46_47</a>               : 2;
<a name="l01062"></a>01062     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a08a3ccf35363b2eb51fee9c4f2745c60">addr1</a>                        : 6;  <span class="comment">/**&lt; Selector for address 1. */</span>
<a name="l01063"></a>01063     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a06f7548a867a079ea34d9e798a333dc3">reserved_38_39</a>               : 2;
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a27d7de5492a12e4c0ae46bc72554d7a0">addr0</a>                        : 6;  <span class="comment">/**&lt; Selector for address 0. */</span>
<a name="l01065"></a>01065     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a55ca98e6a6ef087514a0af8ab5af8f8a">reserved_30_31</a>               : 2;
<a name="l01066"></a>01066     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a91bb18ee0991bfebbb719bada916a505">idx3</a>                         : 6;  <span class="comment">/**&lt; Selector for index 3. */</span>
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ad2593171e8d63890ad208f26d8451841">reserved_22_23</a>               : 2;
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a4c9226626f2f67845ac5ad78631db38b">idx2</a>                         : 6;  <span class="comment">/**&lt; Selector for index 2. */</span>
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a670e45132c999e311806997f0eeb356e">reserved_14_15</a>               : 2;
<a name="l01070"></a>01070     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a3ab62f50bb259768d6cef7424e680ed4">idx1</a>                         : 6;  <span class="comment">/**&lt; Selector for index 1. */</span>
<a name="l01071"></a>01071     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#aef3a1695233cecd07de11088c63286b5">reserved_6_7</a>                 : 2;
<a name="l01072"></a>01072     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a115362ab9a3f283a33d635d3826238ba">idx0</a>                         : 6;  <span class="comment">/**&lt; Selector for index 0. */</span>
<a name="l01073"></a>01073 <span class="preprocessor">#else</span>
<a name="l01074"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a115362ab9a3f283a33d635d3826238ba">01074</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a115362ab9a3f283a33d635d3826238ba">idx0</a>                         : 6;
<a name="l01075"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#aef3a1695233cecd07de11088c63286b5">01075</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#aef3a1695233cecd07de11088c63286b5">reserved_6_7</a>                 : 2;
<a name="l01076"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a3ab62f50bb259768d6cef7424e680ed4">01076</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a3ab62f50bb259768d6cef7424e680ed4">idx1</a>                         : 6;
<a name="l01077"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a670e45132c999e311806997f0eeb356e">01077</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a670e45132c999e311806997f0eeb356e">reserved_14_15</a>               : 2;
<a name="l01078"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a4c9226626f2f67845ac5ad78631db38b">01078</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a4c9226626f2f67845ac5ad78631db38b">idx2</a>                         : 6;
<a name="l01079"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ad2593171e8d63890ad208f26d8451841">01079</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ad2593171e8d63890ad208f26d8451841">reserved_22_23</a>               : 2;
<a name="l01080"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a91bb18ee0991bfebbb719bada916a505">01080</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a91bb18ee0991bfebbb719bada916a505">idx3</a>                         : 6;
<a name="l01081"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a55ca98e6a6ef087514a0af8ab5af8f8a">01081</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a55ca98e6a6ef087514a0af8ab5af8f8a">reserved_30_31</a>               : 2;
<a name="l01082"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a27d7de5492a12e4c0ae46bc72554d7a0">01082</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a27d7de5492a12e4c0ae46bc72554d7a0">addr0</a>                        : 6;
<a name="l01083"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a06f7548a867a079ea34d9e798a333dc3">01083</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a06f7548a867a079ea34d9e798a333dc3">reserved_38_39</a>               : 2;
<a name="l01084"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a08a3ccf35363b2eb51fee9c4f2745c60">01084</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a08a3ccf35363b2eb51fee9c4f2745c60">addr1</a>                        : 6;
<a name="l01085"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ac244270715e3ae7db3eb385be62d017f">01085</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ac244270715e3ae7db3eb385be62d017f">reserved_46_47</a>               : 2;
<a name="l01086"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#aca5e0c2109d8eee3165ec6d5802fb744">01086</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#aca5e0c2109d8eee3165ec6d5802fb744">addr2</a>                        : 6;
<a name="l01087"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a50944f2d0a7af40c5e2eb5b98024611b">01087</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a50944f2d0a7af40c5e2eb5b98024611b">reserved_54_55</a>               : 2;
<a name="l01088"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a4d119d652302305a4546f5912eb1d7c3">01088</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#a4d119d652302305a4546f5912eb1d7c3">addr3</a>                        : 6;
<a name="l01089"></a><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ae3e7886344c1d12140f272735fcf62d8">01089</a>     uint64_t <a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html#ae3e7886344c1d12140f272735fcf62d8">reserved_62_63</a>               : 2;
<a name="l01090"></a>01090 <span class="preprocessor">#endif</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bell__select.html#a6c5d737ef9cbd47af0607949f1489c93">s</a>;
<a name="l01092"></a><a class="code" href="unioncvmx__sriox__bell__select.html#a732fa22fc5757a6363ac3ae08574f558">01092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bell__select_1_1cvmx__sriox__bell__select__s.html">cvmx_sriox_bell_select_s</a>       <a class="code" href="unioncvmx__sriox__bell__select.html#a732fa22fc5757a6363ac3ae08574f558">cnf75xx</a>;
<a name="l01093"></a>01093 };
<a name="l01094"></a><a class="code" href="cvmx-sriox-defs_8h.html#a87811f17b0472d75df59fe6598f45bba">01094</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bell__select.html" title="cvmx_srio::_bell_select">cvmx_sriox_bell_select</a> <a class="code" href="unioncvmx__sriox__bell__select.html" title="cvmx_srio::_bell_select">cvmx_sriox_bell_select_t</a>;
<a name="l01095"></a>01095 <span class="comment"></span>
<a name="l01096"></a>01096 <span class="comment">/**</span>
<a name="l01097"></a>01097 <span class="comment"> * cvmx_srio#_bist_status</span>
<a name="l01098"></a>01098 <span class="comment"> *</span>
<a name="l01099"></a>01099 <span class="comment"> * Results from BIST runs of SRIO&apos;s memories.  This register can be accesed at any time</span>
<a name="l01100"></a>01100 <span class="comment"> * but some memories will only indicate failures when SRIO(0..1)_STATUS_REG[ACCESS] is true.</span>
<a name="l01101"></a>01101 <span class="comment"> */</span>
<a name="l01102"></a><a class="code" href="unioncvmx__sriox__bist__status.html">01102</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bist__status.html" title="cvmx_srio::_bist_status">cvmx_sriox_bist_status</a> {
<a name="l01103"></a><a class="code" href="unioncvmx__sriox__bist__status.html#adb93851c0b5358ae7233b29352749b62">01103</a>     uint64_t <a class="code" href="unioncvmx__sriox__bist__status.html#adb93851c0b5358ae7233b29352749b62">u64</a>;
<a name="l01104"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html">01104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html">cvmx_sriox_bist_status_s</a> {
<a name="l01105"></a>01105 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a6b1073813028526bbb005e70926ff1db">reserved_45_63</a>               : 19;
<a name="l01107"></a>01107     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#aba9dce66755eb11c3baf8649013abfe7">lram</a>                         : 1;  <span class="comment">/**&lt; Incoming Doorbell Lookup RAM. */</span>
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a25c43b48ddc88c380a4faa3f212d3e3c">mram</a>                         : 2;  <span class="comment">/**&lt; Incoming Message SLI FIFO. */</span>
<a name="l01109"></a>01109     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a9631529ce5ccfdfaa41dd51317dc39f4">cram</a>                         : 2;  <span class="comment">/**&lt; Incoming Rd/Wr/Response Command FIFO. */</span>
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a267f8113c2df45d8cbeb95aedec86f51">bell</a>                         : 2;  <span class="comment">/**&lt; Incoming Doorbell FIFO. */</span>
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a992b0ab9a24113939e4971ad80fcfac0">otag</a>                         : 2;  <span class="comment">/**&lt; Outgoing Tag Data. */</span>
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a93ec35b8b48e38404ab8cc506e88c7b2">itag</a>                         : 1;  <span class="comment">/**&lt; Incoming TAG Data. */</span>
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a5c27c917749b560a36631d7f268e52f6">ofree</a>                        : 1;  <span class="comment">/**&lt; Outgoing Free Pointer RAM (OFIFO) */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#af3041bafbe6a1d45d90504758e2823df">reserved_0_33</a>                : 34;
<a name="l01115"></a>01115 <span class="preprocessor">#else</span>
<a name="l01116"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#af3041bafbe6a1d45d90504758e2823df">01116</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#af3041bafbe6a1d45d90504758e2823df">reserved_0_33</a>                : 34;
<a name="l01117"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a5c27c917749b560a36631d7f268e52f6">01117</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a5c27c917749b560a36631d7f268e52f6">ofree</a>                        : 1;
<a name="l01118"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a93ec35b8b48e38404ab8cc506e88c7b2">01118</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a93ec35b8b48e38404ab8cc506e88c7b2">itag</a>                         : 1;
<a name="l01119"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a992b0ab9a24113939e4971ad80fcfac0">01119</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a992b0ab9a24113939e4971ad80fcfac0">otag</a>                         : 2;
<a name="l01120"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a267f8113c2df45d8cbeb95aedec86f51">01120</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a267f8113c2df45d8cbeb95aedec86f51">bell</a>                         : 2;
<a name="l01121"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a9631529ce5ccfdfaa41dd51317dc39f4">01121</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a9631529ce5ccfdfaa41dd51317dc39f4">cram</a>                         : 2;
<a name="l01122"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a25c43b48ddc88c380a4faa3f212d3e3c">01122</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a25c43b48ddc88c380a4faa3f212d3e3c">mram</a>                         : 2;
<a name="l01123"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#aba9dce66755eb11c3baf8649013abfe7">01123</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#aba9dce66755eb11c3baf8649013abfe7">lram</a>                         : 1;
<a name="l01124"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a6b1073813028526bbb005e70926ff1db">01124</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__s.html#a6b1073813028526bbb005e70926ff1db">reserved_45_63</a>               : 19;
<a name="l01125"></a>01125 <span class="preprocessor">#endif</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bist__status.html#afebc3e9587613921b0f893f354c18175">s</a>;
<a name="l01127"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html">01127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html">cvmx_sriox_bist_status_cn63xx</a> {
<a name="l01128"></a>01128 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a4db4f129f6c102559df009a15ac76145">reserved_44_63</a>               : 20;
<a name="l01130"></a>01130     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a1bf2334eaad0334d9e79bf1be32acb06">mram</a>                         : 2;  <span class="comment">/**&lt; Incoming Message SLI FIFO. */</span>
<a name="l01131"></a>01131     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a2d978cb30eb0d70f97a112184509c591">cram</a>                         : 2;  <span class="comment">/**&lt; Incoming Rd/Wr/Response Command FIFO. */</span>
<a name="l01132"></a>01132     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a15ac3ecc50eceac559538da15d83eb7d">bell</a>                         : 2;  <span class="comment">/**&lt; Incoming Doorbell FIFO. */</span>
<a name="l01133"></a>01133     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a62f5d81966b2eb70b921de4dafa7509e">otag</a>                         : 2;  <span class="comment">/**&lt; Outgoing Tag Data. */</span>
<a name="l01134"></a>01134     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a8377c1d44cb33572a7469cd355c33420">itag</a>                         : 1;  <span class="comment">/**&lt; Incoming TAG Data. */</span>
<a name="l01135"></a>01135     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a07cc9fa67fe4042cb26753948e21cca6">ofree</a>                        : 1;  <span class="comment">/**&lt; Outgoing Free Pointer RAM (OFIFO) */</span>
<a name="l01136"></a>01136     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a67bda71add2538666874f485c2b5d7f2">rtn</a>                          : 2;  <span class="comment">/**&lt; Outgoing Response Return FIFO. */</span>
<a name="l01137"></a>01137     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#af3db14cfb1dbad88fc76a2017f2747c4">obulk</a>                        : 4;  <span class="comment">/**&lt; Outgoing Bulk Data RAMs (OFIFO) */</span>
<a name="l01138"></a>01138     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#acd6cb9950b787a2f48b798a0bdea36d9">optrs</a>                        : 4;  <span class="comment">/**&lt; Outgoing Priority Pointer RAMs (OFIFO) */</span>
<a name="l01139"></a>01139     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a28067ad33e4c94a0f131fb5f68b46c74">oarb2</a>                        : 2;  <span class="comment">/**&lt; Additional Outgoing Priority RAMs (Pass 2). */</span>
<a name="l01140"></a>01140     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a7c2460555b84f0e48bf71ac4b55ad176">rxbuf2</a>                       : 2;  <span class="comment">/**&lt; Additional Incoming SRIO MAC Buffers (Pass 2). */</span>
<a name="l01141"></a>01141     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ad78c12233a845a354439e64053604b75">oarb</a>                         : 2;  <span class="comment">/**&lt; Outgoing Priority RAMs (OARB) */</span>
<a name="l01142"></a>01142     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a8700c462f257f5d3f6107e7acc00b3b6">ispf</a>                         : 1;  <span class="comment">/**&lt; Incoming Soft Packet FIFO */</span>
<a name="l01143"></a>01143     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ababda33db2780eb92a9f4f84c234fd82">ospf</a>                         : 1;  <span class="comment">/**&lt; Outgoing Soft Packet FIFO */</span>
<a name="l01144"></a>01144     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a431e1317367e2f5f20f235f3a44eb62e">txbuf</a>                        : 2;  <span class="comment">/**&lt; Outgoing SRIO MAC Buffer. */</span>
<a name="l01145"></a>01145     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a942a146f127d178ef068a4d5de813dd0">rxbuf</a>                        : 2;  <span class="comment">/**&lt; Incoming SRIO MAC Buffer. */</span>
<a name="l01146"></a>01146     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ae08a5cea7a3336b0bdfcb85a5931e196">imsg</a>                         : 5;  <span class="comment">/**&lt; Incoming Message RAMs.</span>
<a name="l01147"></a>01147 <span class="comment">                                                         IMSG&lt;0&gt; (i.e. &lt;7&gt;) unused in Pass 2 */</span>
<a name="l01148"></a>01148     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a9b7c14784cce76e4144e5189cea2bf0d">omsg</a>                         : 7;  <span class="comment">/**&lt; Outgoing Message RAMs. */</span>
<a name="l01149"></a>01149 <span class="preprocessor">#else</span>
<a name="l01150"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a9b7c14784cce76e4144e5189cea2bf0d">01150</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a9b7c14784cce76e4144e5189cea2bf0d">omsg</a>                         : 7;
<a name="l01151"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ae08a5cea7a3336b0bdfcb85a5931e196">01151</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ae08a5cea7a3336b0bdfcb85a5931e196">imsg</a>                         : 5;
<a name="l01152"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a942a146f127d178ef068a4d5de813dd0">01152</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a942a146f127d178ef068a4d5de813dd0">rxbuf</a>                        : 2;
<a name="l01153"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a431e1317367e2f5f20f235f3a44eb62e">01153</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a431e1317367e2f5f20f235f3a44eb62e">txbuf</a>                        : 2;
<a name="l01154"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ababda33db2780eb92a9f4f84c234fd82">01154</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ababda33db2780eb92a9f4f84c234fd82">ospf</a>                         : 1;
<a name="l01155"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a8700c462f257f5d3f6107e7acc00b3b6">01155</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a8700c462f257f5d3f6107e7acc00b3b6">ispf</a>                         : 1;
<a name="l01156"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ad78c12233a845a354439e64053604b75">01156</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#ad78c12233a845a354439e64053604b75">oarb</a>                         : 2;
<a name="l01157"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a7c2460555b84f0e48bf71ac4b55ad176">01157</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a7c2460555b84f0e48bf71ac4b55ad176">rxbuf2</a>                       : 2;
<a name="l01158"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a28067ad33e4c94a0f131fb5f68b46c74">01158</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a28067ad33e4c94a0f131fb5f68b46c74">oarb2</a>                        : 2;
<a name="l01159"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#acd6cb9950b787a2f48b798a0bdea36d9">01159</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#acd6cb9950b787a2f48b798a0bdea36d9">optrs</a>                        : 4;
<a name="l01160"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#af3db14cfb1dbad88fc76a2017f2747c4">01160</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#af3db14cfb1dbad88fc76a2017f2747c4">obulk</a>                        : 4;
<a name="l01161"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a67bda71add2538666874f485c2b5d7f2">01161</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a67bda71add2538666874f485c2b5d7f2">rtn</a>                          : 2;
<a name="l01162"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a07cc9fa67fe4042cb26753948e21cca6">01162</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a07cc9fa67fe4042cb26753948e21cca6">ofree</a>                        : 1;
<a name="l01163"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a8377c1d44cb33572a7469cd355c33420">01163</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a8377c1d44cb33572a7469cd355c33420">itag</a>                         : 1;
<a name="l01164"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a62f5d81966b2eb70b921de4dafa7509e">01164</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a62f5d81966b2eb70b921de4dafa7509e">otag</a>                         : 2;
<a name="l01165"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a15ac3ecc50eceac559538da15d83eb7d">01165</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a15ac3ecc50eceac559538da15d83eb7d">bell</a>                         : 2;
<a name="l01166"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a2d978cb30eb0d70f97a112184509c591">01166</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a2d978cb30eb0d70f97a112184509c591">cram</a>                         : 2;
<a name="l01167"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a1bf2334eaad0334d9e79bf1be32acb06">01167</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a1bf2334eaad0334d9e79bf1be32acb06">mram</a>                         : 2;
<a name="l01168"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a4db4f129f6c102559df009a15ac76145">01168</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xx.html#a4db4f129f6c102559df009a15ac76145">reserved_44_63</a>               : 20;
<a name="l01169"></a>01169 <span class="preprocessor">#endif</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bist__status.html#a7d4572174f3fa8568dbfb8d9fa1a2142">cn63xx</a>;
<a name="l01171"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html">01171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html">cvmx_sriox_bist_status_cn63xxp1</a> {
<a name="l01172"></a>01172 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a3e1e1340f4c7011ba213e49db221397c">reserved_44_63</a>               : 20;
<a name="l01174"></a>01174     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#af79bed3d4ede5dd41d2d352343338edc">mram</a>                         : 2;  <span class="comment">/**&lt; Incoming Message SLI FIFO. */</span>
<a name="l01175"></a>01175     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#acf139e28efa258a4fb707ac2b2aebb07">cram</a>                         : 2;  <span class="comment">/**&lt; Incoming Rd/Wr/Response Command FIFO. */</span>
<a name="l01176"></a>01176     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#aea57115aa3601313ddedc3c2c7fe627b">bell</a>                         : 2;  <span class="comment">/**&lt; Incoming Doorbell FIFO. */</span>
<a name="l01177"></a>01177     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5dfa674686e15e311d1771feeee92306">otag</a>                         : 2;  <span class="comment">/**&lt; Outgoing Tag Data. */</span>
<a name="l01178"></a>01178     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a4144c5dbab7538fd20e5cb3671cf68df">itag</a>                         : 1;  <span class="comment">/**&lt; Incoming TAG Data. */</span>
<a name="l01179"></a>01179     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#ae7e4944fd7718ac43f66590d73085a20">ofree</a>                        : 1;  <span class="comment">/**&lt; Outgoing Free Pointer RAM (OFIFO) */</span>
<a name="l01180"></a>01180     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#aed1fb22f878aa15961692d8f3d6ca534">rtn</a>                          : 2;  <span class="comment">/**&lt; Outgoing Response Return FIFO. */</span>
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5b449a0bf0eaa404c0e92d3d5bc53828">obulk</a>                        : 4;  <span class="comment">/**&lt; Outgoing Bulk Data RAMs (OFIFO) */</span>
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5a4e05fd0893af77161a4f1842652984">optrs</a>                        : 4;  <span class="comment">/**&lt; Outgoing Priority Pointer RAMs (OFIFO) */</span>
<a name="l01183"></a>01183     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#abfbbd0370ab1c4b2e338860b39e982aa">reserved_20_23</a>               : 4;
<a name="l01184"></a>01184     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a3eeaea19dc8b7bf9e7e9c70909bded32">oarb</a>                         : 2;  <span class="comment">/**&lt; Outgoing Priority RAMs (OARB) */</span>
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a88c70f96243dfd2de25c275ede85c54e">ispf</a>                         : 1;  <span class="comment">/**&lt; Incoming Soft Packet FIFO */</span>
<a name="l01186"></a>01186     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a8b6e364268ee7090c1c9a6f0cff3d88a">ospf</a>                         : 1;  <span class="comment">/**&lt; Outgoing Soft Packet FIFO */</span>
<a name="l01187"></a>01187     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a45f77df3a640483d9504de1599a5f2db">txbuf</a>                        : 2;  <span class="comment">/**&lt; Outgoing SRIO MAC Buffer. */</span>
<a name="l01188"></a>01188     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#ab7b4f2f4c6f19e112b1765a852985f21">rxbuf</a>                        : 2;  <span class="comment">/**&lt; Incoming SRIO MAC Buffer. */</span>
<a name="l01189"></a>01189     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a4a186c8a51ba0416aaeef38d640a99a5">imsg</a>                         : 5;  <span class="comment">/**&lt; Incoming Message RAMs. */</span>
<a name="l01190"></a>01190     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a9c31a14f3f4d1ff5cb01a390511a2645">omsg</a>                         : 7;  <span class="comment">/**&lt; Outgoing Message RAMs. */</span>
<a name="l01191"></a>01191 <span class="preprocessor">#else</span>
<a name="l01192"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a9c31a14f3f4d1ff5cb01a390511a2645">01192</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a9c31a14f3f4d1ff5cb01a390511a2645">omsg</a>                         : 7;
<a name="l01193"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a4a186c8a51ba0416aaeef38d640a99a5">01193</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a4a186c8a51ba0416aaeef38d640a99a5">imsg</a>                         : 5;
<a name="l01194"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#ab7b4f2f4c6f19e112b1765a852985f21">01194</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#ab7b4f2f4c6f19e112b1765a852985f21">rxbuf</a>                        : 2;
<a name="l01195"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a45f77df3a640483d9504de1599a5f2db">01195</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a45f77df3a640483d9504de1599a5f2db">txbuf</a>                        : 2;
<a name="l01196"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a8b6e364268ee7090c1c9a6f0cff3d88a">01196</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a8b6e364268ee7090c1c9a6f0cff3d88a">ospf</a>                         : 1;
<a name="l01197"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a88c70f96243dfd2de25c275ede85c54e">01197</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a88c70f96243dfd2de25c275ede85c54e">ispf</a>                         : 1;
<a name="l01198"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a3eeaea19dc8b7bf9e7e9c70909bded32">01198</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a3eeaea19dc8b7bf9e7e9c70909bded32">oarb</a>                         : 2;
<a name="l01199"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#abfbbd0370ab1c4b2e338860b39e982aa">01199</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#abfbbd0370ab1c4b2e338860b39e982aa">reserved_20_23</a>               : 4;
<a name="l01200"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5a4e05fd0893af77161a4f1842652984">01200</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5a4e05fd0893af77161a4f1842652984">optrs</a>                        : 4;
<a name="l01201"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5b449a0bf0eaa404c0e92d3d5bc53828">01201</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5b449a0bf0eaa404c0e92d3d5bc53828">obulk</a>                        : 4;
<a name="l01202"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#aed1fb22f878aa15961692d8f3d6ca534">01202</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#aed1fb22f878aa15961692d8f3d6ca534">rtn</a>                          : 2;
<a name="l01203"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#ae7e4944fd7718ac43f66590d73085a20">01203</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#ae7e4944fd7718ac43f66590d73085a20">ofree</a>                        : 1;
<a name="l01204"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a4144c5dbab7538fd20e5cb3671cf68df">01204</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a4144c5dbab7538fd20e5cb3671cf68df">itag</a>                         : 1;
<a name="l01205"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5dfa674686e15e311d1771feeee92306">01205</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a5dfa674686e15e311d1771feeee92306">otag</a>                         : 2;
<a name="l01206"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#aea57115aa3601313ddedc3c2c7fe627b">01206</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#aea57115aa3601313ddedc3c2c7fe627b">bell</a>                         : 2;
<a name="l01207"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#acf139e28efa258a4fb707ac2b2aebb07">01207</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#acf139e28efa258a4fb707ac2b2aebb07">cram</a>                         : 2;
<a name="l01208"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#af79bed3d4ede5dd41d2d352343338edc">01208</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#af79bed3d4ede5dd41d2d352343338edc">mram</a>                         : 2;
<a name="l01209"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a3e1e1340f4c7011ba213e49db221397c">01209</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn63xxp1.html#a3e1e1340f4c7011ba213e49db221397c">reserved_44_63</a>               : 20;
<a name="l01210"></a>01210 <span class="preprocessor">#endif</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bist__status.html#aacc1aa0f302f424e01aa5db78ce0737f">cn63xxp1</a>;
<a name="l01212"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html">01212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html">cvmx_sriox_bist_status_cn66xx</a> {
<a name="l01213"></a>01213 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ac7a50b355c3b2c5d00b552ba8bc32610">reserved_45_63</a>               : 19;
<a name="l01215"></a>01215     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a974ff188cfdb4f7243085f401a30e0bc">lram</a>                         : 1;  <span class="comment">/**&lt; Incoming Doorbell Lookup RAM. */</span>
<a name="l01216"></a>01216     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aff963ff1fcc0cec4bf5972edddd44481">mram</a>                         : 2;  <span class="comment">/**&lt; Incoming Message SLI FIFO. */</span>
<a name="l01217"></a>01217     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aad0c6a41e1402903e7dae17e78ef6848">cram</a>                         : 2;  <span class="comment">/**&lt; Incoming Rd/Wr/Response Command FIFO. */</span>
<a name="l01218"></a>01218     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a9a3c498a49fe04501e2252648770cea0">bell</a>                         : 2;  <span class="comment">/**&lt; Incoming Doorbell FIFO. */</span>
<a name="l01219"></a>01219     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a28ec83f879cafe33f49ffaefe25629a8">otag</a>                         : 2;  <span class="comment">/**&lt; Outgoing Tag Data. */</span>
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a2c27a7c41a1df837b3262b39f35ea88c">itag</a>                         : 1;  <span class="comment">/**&lt; Incoming TAG Data. */</span>
<a name="l01221"></a>01221     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a9d132fc85a0f91590f8dc2f3c4b6a448">ofree</a>                        : 1;  <span class="comment">/**&lt; Outgoing Free Pointer RAM (OFIFO) */</span>
<a name="l01222"></a>01222     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a6ad7022dcfc6b3f1f61ac4021901dfb4">rtn</a>                          : 2;  <span class="comment">/**&lt; Outgoing Response Return FIFO. */</span>
<a name="l01223"></a>01223     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a8fae1aa44863f630bd09a1c3716bc80f">obulk</a>                        : 4;  <span class="comment">/**&lt; Outgoing Bulk Data RAMs (OFIFO) */</span>
<a name="l01224"></a>01224     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#afbcd973f08d72b1fb94b145ee6bb9e5d">optrs</a>                        : 4;  <span class="comment">/**&lt; Outgoing Priority Pointer RAMs (OFIFO) */</span>
<a name="l01225"></a>01225     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a92734e39d4e54ac80edb83f2ddb85b30">oarb2</a>                        : 2;  <span class="comment">/**&lt; Additional Outgoing Priority RAMs. */</span>
<a name="l01226"></a>01226     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a5be41cc7595774026f19efd6ce88f91b">rxbuf2</a>                       : 2;  <span class="comment">/**&lt; Additional Incoming SRIO MAC Buffers. */</span>
<a name="l01227"></a>01227     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ab725788599e404c7c1b3542782543789">oarb</a>                         : 2;  <span class="comment">/**&lt; Outgoing Priority RAMs (OARB) */</span>
<a name="l01228"></a>01228     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a3fa864e879b57d0440c5b9ba7f256d96">ispf</a>                         : 1;  <span class="comment">/**&lt; Incoming Soft Packet FIFO */</span>
<a name="l01229"></a>01229     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aa326b591cb3e84dbe94bf731262fb2e0">ospf</a>                         : 1;  <span class="comment">/**&lt; Outgoing Soft Packet FIFO */</span>
<a name="l01230"></a>01230     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a5c35707ffe2e39207bd59970406fdb8c">txbuf</a>                        : 2;  <span class="comment">/**&lt; Outgoing SRIO MAC Buffer. */</span>
<a name="l01231"></a>01231     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a1e87aefdad3f7028e0e99944926c15ab">rxbuf</a>                        : 2;  <span class="comment">/**&lt; Incoming SRIO MAC Buffer. */</span>
<a name="l01232"></a>01232     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a4369d20c8e5c207f644ea281d0acbcba">imsg</a>                         : 5;  <span class="comment">/**&lt; Incoming Message RAMs. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ad1cccea85ac818a80a056e821cd1cb77">omsg</a>                         : 7;  <span class="comment">/**&lt; Outgoing Message RAMs. */</span>
<a name="l01234"></a>01234 <span class="preprocessor">#else</span>
<a name="l01235"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ad1cccea85ac818a80a056e821cd1cb77">01235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ad1cccea85ac818a80a056e821cd1cb77">omsg</a>                         : 7;
<a name="l01236"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a4369d20c8e5c207f644ea281d0acbcba">01236</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a4369d20c8e5c207f644ea281d0acbcba">imsg</a>                         : 5;
<a name="l01237"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a1e87aefdad3f7028e0e99944926c15ab">01237</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a1e87aefdad3f7028e0e99944926c15ab">rxbuf</a>                        : 2;
<a name="l01238"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a5c35707ffe2e39207bd59970406fdb8c">01238</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a5c35707ffe2e39207bd59970406fdb8c">txbuf</a>                        : 2;
<a name="l01239"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aa326b591cb3e84dbe94bf731262fb2e0">01239</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aa326b591cb3e84dbe94bf731262fb2e0">ospf</a>                         : 1;
<a name="l01240"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a3fa864e879b57d0440c5b9ba7f256d96">01240</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a3fa864e879b57d0440c5b9ba7f256d96">ispf</a>                         : 1;
<a name="l01241"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ab725788599e404c7c1b3542782543789">01241</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ab725788599e404c7c1b3542782543789">oarb</a>                         : 2;
<a name="l01242"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a5be41cc7595774026f19efd6ce88f91b">01242</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a5be41cc7595774026f19efd6ce88f91b">rxbuf2</a>                       : 2;
<a name="l01243"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a92734e39d4e54ac80edb83f2ddb85b30">01243</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a92734e39d4e54ac80edb83f2ddb85b30">oarb2</a>                        : 2;
<a name="l01244"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#afbcd973f08d72b1fb94b145ee6bb9e5d">01244</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#afbcd973f08d72b1fb94b145ee6bb9e5d">optrs</a>                        : 4;
<a name="l01245"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a8fae1aa44863f630bd09a1c3716bc80f">01245</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a8fae1aa44863f630bd09a1c3716bc80f">obulk</a>                        : 4;
<a name="l01246"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a6ad7022dcfc6b3f1f61ac4021901dfb4">01246</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a6ad7022dcfc6b3f1f61ac4021901dfb4">rtn</a>                          : 2;
<a name="l01247"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a9d132fc85a0f91590f8dc2f3c4b6a448">01247</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a9d132fc85a0f91590f8dc2f3c4b6a448">ofree</a>                        : 1;
<a name="l01248"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a2c27a7c41a1df837b3262b39f35ea88c">01248</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a2c27a7c41a1df837b3262b39f35ea88c">itag</a>                         : 1;
<a name="l01249"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a28ec83f879cafe33f49ffaefe25629a8">01249</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a28ec83f879cafe33f49ffaefe25629a8">otag</a>                         : 2;
<a name="l01250"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a9a3c498a49fe04501e2252648770cea0">01250</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a9a3c498a49fe04501e2252648770cea0">bell</a>                         : 2;
<a name="l01251"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aad0c6a41e1402903e7dae17e78ef6848">01251</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aad0c6a41e1402903e7dae17e78ef6848">cram</a>                         : 2;
<a name="l01252"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aff963ff1fcc0cec4bf5972edddd44481">01252</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#aff963ff1fcc0cec4bf5972edddd44481">mram</a>                         : 2;
<a name="l01253"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a974ff188cfdb4f7243085f401a30e0bc">01253</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#a974ff188cfdb4f7243085f401a30e0bc">lram</a>                         : 1;
<a name="l01254"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ac7a50b355c3b2c5d00b552ba8bc32610">01254</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cn66xx.html#ac7a50b355c3b2c5d00b552ba8bc32610">reserved_45_63</a>               : 19;
<a name="l01255"></a>01255 <span class="preprocessor">#endif</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bist__status.html#ad3e41e18aa7be8e33a6a753cfb6f5a5c">cn66xx</a>;
<a name="l01257"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html">01257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html">cvmx_sriox_bist_status_cnf75xx</a> {
<a name="l01258"></a>01258 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html#a0fc5043ac6d1c3c1e46d270aeb9a93bc">reserved_34_63</a>               : 30;
<a name="l01260"></a>01260     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html#aa64e1aa0248ec6df1e6d20291ea26785">status</a>                       : 34; <span class="comment">/**&lt; Bist status set bit indicates failure. */</span>
<a name="l01261"></a>01261 <span class="preprocessor">#else</span>
<a name="l01262"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html#aa64e1aa0248ec6df1e6d20291ea26785">01262</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html#aa64e1aa0248ec6df1e6d20291ea26785">status</a>                       : 34;
<a name="l01263"></a><a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html#a0fc5043ac6d1c3c1e46d270aeb9a93bc">01263</a>     uint64_t <a class="code" href="structcvmx__sriox__bist__status_1_1cvmx__sriox__bist__status__cnf75xx.html#a0fc5043ac6d1c3c1e46d270aeb9a93bc">reserved_34_63</a>               : 30;
<a name="l01264"></a>01264 <span class="preprocessor">#endif</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__bist__status.html#af89246f6f84ec20a26308fe54069f166">cnf75xx</a>;
<a name="l01266"></a>01266 };
<a name="l01267"></a><a class="code" href="cvmx-sriox-defs_8h.html#a3cb12223aa1a51d1970a1106d09f1fe6">01267</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__bist__status.html" title="cvmx_srio::_bist_status">cvmx_sriox_bist_status</a> <a class="code" href="unioncvmx__sriox__bist__status.html" title="cvmx_srio::_bist_status">cvmx_sriox_bist_status_t</a>;
<a name="l01268"></a>01268 <span class="comment"></span>
<a name="l01269"></a>01269 <span class="comment">/**</span>
<a name="l01270"></a>01270 <span class="comment"> * cvmx_srio#_ecc_ctrl</span>
<a name="l01271"></a>01271 <span class="comment"> *</span>
<a name="l01272"></a>01272 <span class="comment"> * ECC Diagnostic Control Register</span>
<a name="l01273"></a>01273 <span class="comment"> *</span>
<a name="l01274"></a>01274 <span class="comment"> */</span>
<a name="l01275"></a><a class="code" href="unioncvmx__sriox__ecc__ctrl.html">01275</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__ecc__ctrl.html" title="cvmx_srio::_ecc_ctrl">cvmx_sriox_ecc_ctrl</a> {
<a name="l01276"></a><a class="code" href="unioncvmx__sriox__ecc__ctrl.html#a4aa0f869c87a43d7a4e398b0c8f22050">01276</a>     uint64_t <a class="code" href="unioncvmx__sriox__ecc__ctrl.html#a4aa0f869c87a43d7a4e398b0c8f22050">u64</a>;
<a name="l01277"></a><a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html">01277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html">cvmx_sriox_ecc_ctrl_s</a> {
<a name="l01278"></a>01278 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#add14e6d38a9a3ea348f5895efb0860aa">ecc_dis</a>                      : 1;  <span class="comment">/**&lt; Disable ECC checking on all SRIO internal memories.</span>
<a name="l01280"></a>01280 <span class="comment">                                                         Typically set to zero. */</span>
<a name="l01281"></a>01281     uint64_t <a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#af9eaa7c5d5d53dff8d822414c1d60da6">reserved_44_62</a>               : 19;
<a name="l01282"></a>01282     uint64_t <a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#ad256e03d84615b98f5fa651bd12ccc11">flip</a>                         : 44; <span class="comment">/**&lt; Error insertion bits for ECC syndromes.  Two per RAM.  Typically set to zero. */</span>
<a name="l01283"></a>01283 <span class="preprocessor">#else</span>
<a name="l01284"></a><a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#ad256e03d84615b98f5fa651bd12ccc11">01284</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#ad256e03d84615b98f5fa651bd12ccc11">flip</a>                         : 44;
<a name="l01285"></a><a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#af9eaa7c5d5d53dff8d822414c1d60da6">01285</a>     uint64_t <a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#af9eaa7c5d5d53dff8d822414c1d60da6">reserved_44_62</a>               : 19;
<a name="l01286"></a><a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#add14e6d38a9a3ea348f5895efb0860aa">01286</a>     uint64_t <a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html#add14e6d38a9a3ea348f5895efb0860aa">ecc_dis</a>                      : 1;
<a name="l01287"></a>01287 <span class="preprocessor">#endif</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__ecc__ctrl.html#adbf7f4b7ed9c981af14d8840cc137bb4">s</a>;
<a name="l01289"></a><a class="code" href="unioncvmx__sriox__ecc__ctrl.html#a814cd78ea971ebdf9b7cefd6f23581fb">01289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ecc__ctrl_1_1cvmx__sriox__ecc__ctrl__s.html">cvmx_sriox_ecc_ctrl_s</a>          <a class="code" href="unioncvmx__sriox__ecc__ctrl.html#a814cd78ea971ebdf9b7cefd6f23581fb">cnf75xx</a>;
<a name="l01290"></a>01290 };
<a name="l01291"></a><a class="code" href="cvmx-sriox-defs_8h.html#aebca615cb7108d6cf3db05432103875c">01291</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__ecc__ctrl.html" title="cvmx_srio::_ecc_ctrl">cvmx_sriox_ecc_ctrl</a> <a class="code" href="unioncvmx__sriox__ecc__ctrl.html" title="cvmx_srio::_ecc_ctrl">cvmx_sriox_ecc_ctrl_t</a>;
<a name="l01292"></a>01292 <span class="comment"></span>
<a name="l01293"></a>01293 <span class="comment">/**</span>
<a name="l01294"></a>01294 <span class="comment"> * cvmx_srio#_ecc_status</span>
<a name="l01295"></a>01295 <span class="comment"> *</span>
<a name="l01296"></a>01296 <span class="comment"> * List of detected ECC failures.</span>
<a name="l01297"></a>01297 <span class="comment"> *</span>
<a name="l01298"></a>01298 <span class="comment"> */</span>
<a name="l01299"></a><a class="code" href="unioncvmx__sriox__ecc__status.html">01299</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__ecc__status.html" title="cvmx_srio::_ecc_status">cvmx_sriox_ecc_status</a> {
<a name="l01300"></a><a class="code" href="unioncvmx__sriox__ecc__status.html#a3a2df3a0f5f767b9bed652ee6866371a">01300</a>     uint64_t <a class="code" href="unioncvmx__sriox__ecc__status.html#a3a2df3a0f5f767b9bed652ee6866371a">u64</a>;
<a name="l01301"></a><a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html">01301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html">cvmx_sriox_ecc_status_s</a> {
<a name="l01302"></a>01302 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a1fde30b5148e03ff72054e98fda45488">reserved_54_63</a>               : 10;
<a name="l01304"></a>01304     uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a01bc5c0dcc5a773024845a249c6dc1ef">dbe</a>                          : 22; <span class="comment">/**&lt; Double bit error detected.  Set bit indicates failure. */</span>
<a name="l01305"></a>01305     uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a762d60a68c412b795f83a4d1363dec5f">reserved_22_31</a>               : 10;
<a name="l01306"></a>01306     uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#ae36e6b862d510b1404965b2f3fb30de6">sbe</a>                          : 22; <span class="comment">/**&lt; Single bit error detected.  Set bit indicates failure. */</span>
<a name="l01307"></a>01307 <span class="preprocessor">#else</span>
<a name="l01308"></a><a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#ae36e6b862d510b1404965b2f3fb30de6">01308</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#ae36e6b862d510b1404965b2f3fb30de6">sbe</a>                          : 22;
<a name="l01309"></a><a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a762d60a68c412b795f83a4d1363dec5f">01309</a>     uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a762d60a68c412b795f83a4d1363dec5f">reserved_22_31</a>               : 10;
<a name="l01310"></a><a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a01bc5c0dcc5a773024845a249c6dc1ef">01310</a>     uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a01bc5c0dcc5a773024845a249c6dc1ef">dbe</a>                          : 22;
<a name="l01311"></a><a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a1fde30b5148e03ff72054e98fda45488">01311</a>     uint64_t <a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html#a1fde30b5148e03ff72054e98fda45488">reserved_54_63</a>               : 10;
<a name="l01312"></a>01312 <span class="preprocessor">#endif</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__ecc__status.html#aca2c997a1180de22ca43e687150cc571">s</a>;
<a name="l01314"></a><a class="code" href="unioncvmx__sriox__ecc__status.html#a9cfe73aeafd11af143aea3d35ab55166">01314</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ecc__status_1_1cvmx__sriox__ecc__status__s.html">cvmx_sriox_ecc_status_s</a>        <a class="code" href="unioncvmx__sriox__ecc__status.html#a9cfe73aeafd11af143aea3d35ab55166">cnf75xx</a>;
<a name="l01315"></a>01315 };
<a name="l01316"></a><a class="code" href="cvmx-sriox-defs_8h.html#a5431527d4128289555845bb83c7ef065">01316</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__ecc__status.html" title="cvmx_srio::_ecc_status">cvmx_sriox_ecc_status</a> <a class="code" href="unioncvmx__sriox__ecc__status.html" title="cvmx_srio::_ecc_status">cvmx_sriox_ecc_status_t</a>;
<a name="l01317"></a>01317 <span class="comment"></span>
<a name="l01318"></a>01318 <span class="comment">/**</span>
<a name="l01319"></a>01319 <span class="comment"> * cvmx_srio#_eco</span>
<a name="l01320"></a>01320 <span class="comment"> *</span>
<a name="l01321"></a>01321 <span class="comment"> * Reserved.</span>
<a name="l01322"></a>01322 <span class="comment"> *</span>
<a name="l01323"></a>01323 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01324"></a>01324 <span class="comment"> */</span>
<a name="l01325"></a><a class="code" href="unioncvmx__sriox__eco.html">01325</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__eco.html" title="cvmx_srio::_eco">cvmx_sriox_eco</a> {
<a name="l01326"></a><a class="code" href="unioncvmx__sriox__eco.html#a239851efc5b6ce965a963e467b1630b0">01326</a>     uint64_t <a class="code" href="unioncvmx__sriox__eco.html#a239851efc5b6ce965a963e467b1630b0">u64</a>;
<a name="l01327"></a><a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html">01327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html">cvmx_sriox_eco_s</a> {
<a name="l01328"></a>01328 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html#a7ea35a3c3326bc850770e22c4299807c">reserved_32_63</a>               : 32;
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html#a0c72f7c2a9e2d8846b3fd1506860d3dd">eco_rw</a>                       : 32; <span class="comment">/**&lt; ECO flops. */</span>
<a name="l01331"></a>01331 <span class="preprocessor">#else</span>
<a name="l01332"></a><a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html#a0c72f7c2a9e2d8846b3fd1506860d3dd">01332</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html#a0c72f7c2a9e2d8846b3fd1506860d3dd">eco_rw</a>                       : 32;
<a name="l01333"></a><a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html#a7ea35a3c3326bc850770e22c4299807c">01333</a>     uint64_t <a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html#a7ea35a3c3326bc850770e22c4299807c">reserved_32_63</a>               : 32;
<a name="l01334"></a>01334 <span class="preprocessor">#endif</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__eco.html#af31c637cd3cb7f07fd06ba47024f4814">s</a>;
<a name="l01336"></a><a class="code" href="unioncvmx__sriox__eco.html#a8a5bf9fa56f5083bf9c1bd2baa78db8c">01336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__eco_1_1cvmx__sriox__eco__s.html">cvmx_sriox_eco_s</a>               <a class="code" href="unioncvmx__sriox__eco.html#a8a5bf9fa56f5083bf9c1bd2baa78db8c">cnf75xx</a>;
<a name="l01337"></a>01337 };
<a name="l01338"></a><a class="code" href="cvmx-sriox-defs_8h.html#aebf91a0b08d2353944fea1c403a556f3">01338</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__eco.html" title="cvmx_srio::_eco">cvmx_sriox_eco</a> <a class="code" href="unioncvmx__sriox__eco.html" title="cvmx_srio::_eco">cvmx_sriox_eco_t</a>;
<a name="l01339"></a>01339 <span class="comment"></span>
<a name="l01340"></a>01340 <span class="comment">/**</span>
<a name="l01341"></a>01341 <span class="comment"> * cvmx_srio#_imsg_ctrl</span>
<a name="l01342"></a>01342 <span class="comment"> *</span>
<a name="l01343"></a>01343 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01344"></a>01344 <span class="comment"> *</span>
<a name="l01345"></a>01345 <span class="comment"> */</span>
<a name="l01346"></a><a class="code" href="unioncvmx__sriox__imsg__ctrl.html">01346</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__ctrl.html" title="cvmx_srio::_imsg_ctrl">cvmx_sriox_imsg_ctrl</a> {
<a name="l01347"></a><a class="code" href="unioncvmx__sriox__imsg__ctrl.html#a57a87f5847de8b9489ea12a8598d2d55">01347</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__ctrl.html#a57a87f5847de8b9489ea12a8598d2d55">u64</a>;
<a name="l01348"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html">01348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html">cvmx_sriox_imsg_ctrl_s</a> {
<a name="l01349"></a>01349 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#adbb0c9fb356077e37748d085666779fa">reserved_32_63</a>               : 32;
<a name="l01351"></a>01351     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#afbdbd16f76099787447653a6857ffa85">to_mode</a>                      : 1;  <span class="comment">/**&lt; MP message timeout mode:</span>
<a name="l01352"></a>01352 <span class="comment">                                                         0 = The timeout counter gets reset whenever the</span>
<a name="l01353"></a>01353 <span class="comment">                                                         next sequential segment is received, regardless</span>
<a name="l01354"></a>01354 <span class="comment">                                                         of whether it is accepted.</span>
<a name="l01355"></a>01355 <span class="comment">                                                         1 = The timeout counter gets reset only when the</span>
<a name="l01356"></a>01356 <span class="comment">                                                         next sequential segment is received and</span>
<a name="l01357"></a>01357 <span class="comment">                                                         accepted. */</span>
<a name="l01358"></a>01358     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#af56ac30cc14afda1a6d1e2ec23e365f8">reserved_30_30</a>               : 1;
<a name="l01359"></a>01359     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ae0858929a5afae094aacd92bede5470e">rsp_thr</a>                      : 6;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01360"></a>01360     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#aafea176d87c4d68a4595b842a4face3b">reserved_22_23</a>               : 2;
<a name="l01361"></a>01361     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a70f65f4f7fca912a9c934647751fc7c6">rp1_sid</a>                      : 1;  <span class="comment">/**&lt; Sets msg response priority for incomimg messages</span>
<a name="l01362"></a>01362 <span class="comment">                                                         of priority 1 on the secondary ID (0=2, 1=3). */</span>
<a name="l01363"></a>01363     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a02d5ca955f3044c14c4a2eb62e236ca7">rp0_sid</a>                      : 2;  <span class="comment">/**&lt; Sets msg response priority for incomimg messages</span>
<a name="l01364"></a>01364 <span class="comment">                                                         of priority 0 on the secondary ID (0,1=1 2=2, 3=3). */</span>
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ade71cbcc2f63710ac0fe8b0474e08988">rp1_pid</a>                      : 1;  <span class="comment">/**&lt; Sets msg response priority for incomimg messages</span>
<a name="l01366"></a>01366 <span class="comment">                                                         of priority 1 on the primary ID (0=2, 1=3). */</span>
<a name="l01367"></a>01367     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ab5a9ff1192a74a6bf7fdb8e5e5a2df0d">rp0_pid</a>                      : 2;  <span class="comment">/**&lt; Sets msg response priority for incomimg messages</span>
<a name="l01368"></a>01368 <span class="comment">                                                         of priority 0 on the primary ID (0,1=1 2=2, 3=3). */</span>
<a name="l01369"></a>01369     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a4e0ffc9508cb00cb8b8c4cce21915a9f">reserved_15_15</a>               : 1;
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#aa62d3ff64bb294ca1441e0bb05b6320b">prt_sel</a>                      : 3;  <span class="comment">/**&lt; Port/controller selection method:</span>
<a name="l01371"></a>01371 <span class="comment">                                                         0x0 = Table lookup based on mailbox (See MBOX).</span>
<a name="l01372"></a>01372 <span class="comment">                                                         0x1 = Table lookup based on priority (See PRIO).</span>
<a name="l01373"></a>01373 <span class="comment">                                                         0x2 = Table lookup based on letter (See LTTR).</span>
<a name="l01374"></a>01374 <span class="comment">                                                         0x3 = Size-based (SP to port 0, MP to port 1).</span>
<a name="l01375"></a>01375 <span class="comment">                                                         0x4 = ID-based (pri ID to port 0, sec ID to port 1). */</span>
<a name="l01376"></a>01376     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a533881954158fac7ba6668711aeefca8">lttr</a>                         : 4;  <span class="comment">/**&lt; Port/controller selection letter table.</span>
<a name="l01377"></a>01377 <span class="comment">                                                         Type 11 traffic supports 4 letters (A-D).</span>
<a name="l01378"></a>01378 <span class="comment">                                                         0x0 = All letters to port 0.</span>
<a name="l01379"></a>01379 <span class="comment">                                                         0x1 = Letter A to port 1, others to port 0.</span>
<a name="l01380"></a>01380 <span class="comment">                                                         - ....</span>
<a name="l01381"></a>01381 <span class="comment">                                                         0x5 = Letter A,C to port 1, others to port 0.</span>
<a name="l01382"></a>01382 <span class="comment">                                                         - ....</span>
<a name="l01383"></a>01383 <span class="comment">                                                         0xF = All letters to port 1. */</span>
<a name="l01384"></a>01384     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a7124239d49cfca58f2c3351aa9a6781c">prio</a>                         : 4;  <span class="comment">/**&lt; Port/controller selection priority table.</span>
<a name="l01385"></a>01385 <span class="comment">                                                         SRIO supports 4 priorities (0-3).</span>
<a name="l01386"></a>01386 <span class="comment">                                                         0x0 = All priorities to port 0.</span>
<a name="l01387"></a>01387 <span class="comment">                                                         0x1 = Priority 0 to port 1, others to port 0.</span>
<a name="l01388"></a>01388 <span class="comment">                                                         - ....</span>
<a name="l01389"></a>01389 <span class="comment">                                                         0x9 = Priority 0,3 to port 1, others to port 0.</span>
<a name="l01390"></a>01390 <span class="comment">                                                         - ....</span>
<a name="l01391"></a>01391 <span class="comment">                                                         0xF = All priorities to port 1. */</span>
<a name="l01392"></a>01392     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a93056bcff4f0192323a5a15d1315f868">mbox</a>                         : 4;  <span class="comment">/**&lt; Port/controller selection mailbox table.</span>
<a name="l01393"></a>01393 <span class="comment">                                                         Type 11 traffic supports 4 mailboxes (0-3).</span>
<a name="l01394"></a>01394 <span class="comment">                                                         0x0 = All mailboxes to port 0.</span>
<a name="l01395"></a>01395 <span class="comment">                                                         0x1 = Mailbox 0 to port 1, others to port 0.</span>
<a name="l01396"></a>01396 <span class="comment">                                                         - ....</span>
<a name="l01397"></a>01397 <span class="comment">                                                         0x6 = Mailboxes 1,2 to port 1, others to port 0.</span>
<a name="l01398"></a>01398 <span class="comment">                                                         - ....</span>
<a name="l01399"></a>01399 <span class="comment">                                                         0xF = All mailboxes to port 1. */</span>
<a name="l01400"></a>01400 <span class="preprocessor">#else</span>
<a name="l01401"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a93056bcff4f0192323a5a15d1315f868">01401</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a93056bcff4f0192323a5a15d1315f868">mbox</a>                         : 4;
<a name="l01402"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a7124239d49cfca58f2c3351aa9a6781c">01402</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a7124239d49cfca58f2c3351aa9a6781c">prio</a>                         : 4;
<a name="l01403"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a533881954158fac7ba6668711aeefca8">01403</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a533881954158fac7ba6668711aeefca8">lttr</a>                         : 4;
<a name="l01404"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#aa62d3ff64bb294ca1441e0bb05b6320b">01404</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#aa62d3ff64bb294ca1441e0bb05b6320b">prt_sel</a>                      : 3;
<a name="l01405"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a4e0ffc9508cb00cb8b8c4cce21915a9f">01405</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a4e0ffc9508cb00cb8b8c4cce21915a9f">reserved_15_15</a>               : 1;
<a name="l01406"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ab5a9ff1192a74a6bf7fdb8e5e5a2df0d">01406</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ab5a9ff1192a74a6bf7fdb8e5e5a2df0d">rp0_pid</a>                      : 2;
<a name="l01407"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ade71cbcc2f63710ac0fe8b0474e08988">01407</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ade71cbcc2f63710ac0fe8b0474e08988">rp1_pid</a>                      : 1;
<a name="l01408"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a02d5ca955f3044c14c4a2eb62e236ca7">01408</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a02d5ca955f3044c14c4a2eb62e236ca7">rp0_sid</a>                      : 2;
<a name="l01409"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a70f65f4f7fca912a9c934647751fc7c6">01409</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#a70f65f4f7fca912a9c934647751fc7c6">rp1_sid</a>                      : 1;
<a name="l01410"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#aafea176d87c4d68a4595b842a4face3b">01410</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#aafea176d87c4d68a4595b842a4face3b">reserved_22_23</a>               : 2;
<a name="l01411"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ae0858929a5afae094aacd92bede5470e">01411</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#ae0858929a5afae094aacd92bede5470e">rsp_thr</a>                      : 6;
<a name="l01412"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#af56ac30cc14afda1a6d1e2ec23e365f8">01412</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#af56ac30cc14afda1a6d1e2ec23e365f8">reserved_30_30</a>               : 1;
<a name="l01413"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#afbdbd16f76099787447653a6857ffa85">01413</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#afbdbd16f76099787447653a6857ffa85">to_mode</a>                      : 1;
<a name="l01414"></a><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#adbb0c9fb356077e37748d085666779fa">01414</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html#adbb0c9fb356077e37748d085666779fa">reserved_32_63</a>               : 32;
<a name="l01415"></a>01415 <span class="preprocessor">#endif</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__ctrl.html#a465d1dde20c8c6ef94278818822efa5d">s</a>;
<a name="l01417"></a><a class="code" href="unioncvmx__sriox__imsg__ctrl.html#ac64e5df6639ac35023fe7ca4ff971992">01417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html">cvmx_sriox_imsg_ctrl_s</a>         <a class="code" href="unioncvmx__sriox__imsg__ctrl.html#ac64e5df6639ac35023fe7ca4ff971992">cn63xx</a>;
<a name="l01418"></a><a class="code" href="unioncvmx__sriox__imsg__ctrl.html#af8d967c277650fb85cd7d36d20bfd8c4">01418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html">cvmx_sriox_imsg_ctrl_s</a>         <a class="code" href="unioncvmx__sriox__imsg__ctrl.html#af8d967c277650fb85cd7d36d20bfd8c4">cn63xxp1</a>;
<a name="l01419"></a><a class="code" href="unioncvmx__sriox__imsg__ctrl.html#a5531fae38304896a5bf16679f846c99c">01419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html">cvmx_sriox_imsg_ctrl_s</a>         <a class="code" href="unioncvmx__sriox__imsg__ctrl.html#a5531fae38304896a5bf16679f846c99c">cn66xx</a>;
<a name="l01420"></a><a class="code" href="unioncvmx__sriox__imsg__ctrl.html#aa61f3d103b2e8eac981c37eba8453d0a">01420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__ctrl_1_1cvmx__sriox__imsg__ctrl__s.html">cvmx_sriox_imsg_ctrl_s</a>         <a class="code" href="unioncvmx__sriox__imsg__ctrl.html#aa61f3d103b2e8eac981c37eba8453d0a">cnf75xx</a>;
<a name="l01421"></a>01421 };
<a name="l01422"></a><a class="code" href="cvmx-sriox-defs_8h.html#a87d340a533ced1ed3a4c9176fdc02855">01422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__ctrl.html" title="cvmx_srio::_imsg_ctrl">cvmx_sriox_imsg_ctrl</a> <a class="code" href="unioncvmx__sriox__imsg__ctrl.html" title="cvmx_srio::_imsg_ctrl">cvmx_sriox_imsg_ctrl_t</a>;
<a name="l01423"></a>01423 <span class="comment"></span>
<a name="l01424"></a>01424 <span class="comment">/**</span>
<a name="l01425"></a>01425 <span class="comment"> * cvmx_srio#_imsg_inst_hdr#</span>
<a name="l01426"></a>01426 <span class="comment"> *</span>
<a name="l01427"></a>01427 <span class="comment"> * SRIO HW generates the SRIO_WORD1 fields from this table.</span>
<a name="l01428"></a>01428 <span class="comment"> * SRIO_WORD1 is the 2nd of two header words that SRIO inserts in</span>
<a name="l01429"></a>01429 <span class="comment"> * front of all received messages. SRIO_WORD1 is commonly used</span>
<a name="l01430"></a>01430 <span class="comment"> * as a PKI_INST_HDR. The actual header word used is indexed by</span>
<a name="l01431"></a>01431 <span class="comment"> * the concatenation of SRIO_WORD0_S[TT,LETTER,PRIO,DIS,MBOX].</span>
<a name="l01432"></a>01432 <span class="comment"> * If port 1 has been selected by SRIO()_IMSG_CTRL[PRT_SEL]</span>
<a name="l01433"></a>01433 <span class="comment"> * then the SRIO()_IMSG_PRT1_HDR is XOR&apos;ed with the resulting</span>
<a name="l01434"></a>01434 <span class="comment"> * header.</span>
<a name="l01435"></a>01435 <span class="comment"> *</span>
<a name="l01436"></a>01436 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01437"></a>01437 <span class="comment"> */</span>
<a name="l01438"></a><a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html">01438</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html" title="cvmx_srio::_imsg_inst_hdr#">cvmx_sriox_imsg_inst_hdrx</a> {
<a name="l01439"></a><a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#a10dc722a29be3c40b71e698d8b2c27cc">01439</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#a10dc722a29be3c40b71e698d8b2c27cc">u64</a>;
<a name="l01440"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__s.html">01440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__s.html">cvmx_sriox_imsg_inst_hdrx_s</a> {
<a name="l01441"></a>01441 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__s.html#aba3ade1324fc4fe11975d0db7f60efc2">reserved_0_63</a>                : 64;
<a name="l01443"></a>01443 <span class="preprocessor">#else</span>
<a name="l01444"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__s.html#aba3ade1324fc4fe11975d0db7f60efc2">01444</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__s.html#aba3ade1324fc4fe11975d0db7f60efc2">reserved_0_63</a>                : 64;
<a name="l01445"></a>01445 <span class="preprocessor">#endif</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#a341bfc308ad4d7cfcc0b68fae3c6cbbb">s</a>;
<a name="l01447"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html">01447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html">cvmx_sriox_imsg_inst_hdrx_cn63xx</a> {
<a name="l01448"></a>01448 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a626018b46ca580d5f07e0f4367ba748a">r</a>                            : 1;  <span class="comment">/**&lt; Port/Controller X R */</span>
<a name="l01450"></a>01450     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ad207e5ceb1780f50eac1ec245c158f07">reserved_58_62</a>               : 5;
<a name="l01451"></a>01451     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a0b16f9050cd55175d81027825e127d58">pm</a>                           : 2;  <span class="comment">/**&lt; Port/Controller X PM */</span>
<a name="l01452"></a>01452     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aeb4c0e2cb6a31c288872e95d9139aace">reserved_55_55</a>               : 1;
<a name="l01453"></a>01453     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#acc6acd4b0cd7e113cd5104babbf49260">sl</a>                           : 7;  <span class="comment">/**&lt; Port/Controller X SL */</span>
<a name="l01454"></a>01454     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a576d7506085c5192f0f701d7db148269">reserved_46_47</a>               : 2;
<a name="l01455"></a>01455     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a5c54c9f5ac85e6998d6cf014e3a2ceb2">nqos</a>                         : 1;  <span class="comment">/**&lt; Port/Controller X NQOS */</span>
<a name="l01456"></a>01456     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a786ecc99f1712dffb0eeabf49a0fe9c7">ngrp</a>                         : 1;  <span class="comment">/**&lt; Port/Controller X NGRP */</span>
<a name="l01457"></a>01457     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aa26c638ac8cbc0eb52850b4b88fe21dd">ntt</a>                          : 1;  <span class="comment">/**&lt; Port/Controller X NTT */</span>
<a name="l01458"></a>01458     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ae94acf2eeb225845146eaeb40444dc42">ntag</a>                         : 1;  <span class="comment">/**&lt; Port/Controller X NTAG */</span>
<a name="l01459"></a>01459     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a7495b4f4d09323cc447f8cacd19e94b5">reserved_35_41</a>               : 7;
<a name="l01460"></a>01460     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aa409ad6a4a8b7f1da339ee0bcf6fc383">rs</a>                           : 1;  <span class="comment">/**&lt; Port/Controller X RS */</span>
<a name="l01461"></a>01461     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ae0bee47b170d21995d1231f2b8e00185">tt</a>                           : 2;  <span class="comment">/**&lt; Port/Controller X TT */</span>
<a name="l01462"></a>01462     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a177b1dff40573adc0f413ccedff136b3">tag</a>                          : 32; <span class="comment">/**&lt; Port/Controller X TAG */</span>
<a name="l01463"></a>01463 <span class="preprocessor">#else</span>
<a name="l01464"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a177b1dff40573adc0f413ccedff136b3">01464</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a177b1dff40573adc0f413ccedff136b3">tag</a>                          : 32;
<a name="l01465"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ae0bee47b170d21995d1231f2b8e00185">01465</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ae0bee47b170d21995d1231f2b8e00185">tt</a>                           : 2;
<a name="l01466"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aa409ad6a4a8b7f1da339ee0bcf6fc383">01466</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aa409ad6a4a8b7f1da339ee0bcf6fc383">rs</a>                           : 1;
<a name="l01467"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a7495b4f4d09323cc447f8cacd19e94b5">01467</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a7495b4f4d09323cc447f8cacd19e94b5">reserved_35_41</a>               : 7;
<a name="l01468"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ae94acf2eeb225845146eaeb40444dc42">01468</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ae94acf2eeb225845146eaeb40444dc42">ntag</a>                         : 1;
<a name="l01469"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aa26c638ac8cbc0eb52850b4b88fe21dd">01469</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aa26c638ac8cbc0eb52850b4b88fe21dd">ntt</a>                          : 1;
<a name="l01470"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a786ecc99f1712dffb0eeabf49a0fe9c7">01470</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a786ecc99f1712dffb0eeabf49a0fe9c7">ngrp</a>                         : 1;
<a name="l01471"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a5c54c9f5ac85e6998d6cf014e3a2ceb2">01471</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a5c54c9f5ac85e6998d6cf014e3a2ceb2">nqos</a>                         : 1;
<a name="l01472"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a576d7506085c5192f0f701d7db148269">01472</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a576d7506085c5192f0f701d7db148269">reserved_46_47</a>               : 2;
<a name="l01473"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#acc6acd4b0cd7e113cd5104babbf49260">01473</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#acc6acd4b0cd7e113cd5104babbf49260">sl</a>                           : 7;
<a name="l01474"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aeb4c0e2cb6a31c288872e95d9139aace">01474</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#aeb4c0e2cb6a31c288872e95d9139aace">reserved_55_55</a>               : 1;
<a name="l01475"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a0b16f9050cd55175d81027825e127d58">01475</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a0b16f9050cd55175d81027825e127d58">pm</a>                           : 2;
<a name="l01476"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ad207e5ceb1780f50eac1ec245c158f07">01476</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#ad207e5ceb1780f50eac1ec245c158f07">reserved_58_62</a>               : 5;
<a name="l01477"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a626018b46ca580d5f07e0f4367ba748a">01477</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html#a626018b46ca580d5f07e0f4367ba748a">r</a>                            : 1;
<a name="l01478"></a>01478 <span class="preprocessor">#endif</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#afc4eead710fc1fe2c00ccc001a568b5d">cn63xx</a>;
<a name="l01480"></a><a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#a3912065b99778e86a95128f9ab646f9a">01480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html">cvmx_sriox_imsg_inst_hdrx_cn63xx</a> <a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#a3912065b99778e86a95128f9ab646f9a">cn63xxp1</a>;
<a name="l01481"></a><a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#a0e3a56757c3b152ea0868642a8a413a0">01481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cn63xx.html">cvmx_sriox_imsg_inst_hdrx_cn63xx</a> <a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#a0e3a56757c3b152ea0868642a8a413a0">cn66xx</a>;
<a name="l01482"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cnf75xx.html">01482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cnf75xx.html">cvmx_sriox_imsg_inst_hdrx_cnf75xx</a> {
<a name="l01483"></a>01483 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cnf75xx.html#adf1ad3ecef148ca0cfe4fb01f00da306">hdr</a>                          : 64; <span class="comment">/**&lt; PKI instruction header word. */</span>
<a name="l01485"></a>01485 <span class="preprocessor">#else</span>
<a name="l01486"></a><a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cnf75xx.html#adf1ad3ecef148ca0cfe4fb01f00da306">01486</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__inst__hdrx_1_1cvmx__sriox__imsg__inst__hdrx__cnf75xx.html#adf1ad3ecef148ca0cfe4fb01f00da306">hdr</a>                          : 64;
<a name="l01487"></a>01487 <span class="preprocessor">#endif</span>
<a name="l01488"></a>01488 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html#add210764e6284730634c4e5fbf7cea8b">cnf75xx</a>;
<a name="l01489"></a>01489 };
<a name="l01490"></a><a class="code" href="cvmx-sriox-defs_8h.html#aa1ea25b64828a5f2af8f5b7055a50c58">01490</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html" title="cvmx_srio::_imsg_inst_hdr#">cvmx_sriox_imsg_inst_hdrx</a> <a class="code" href="unioncvmx__sriox__imsg__inst__hdrx.html" title="cvmx_srio::_imsg_inst_hdr#">cvmx_sriox_imsg_inst_hdrx_t</a>;
<a name="l01491"></a>01491 <span class="comment"></span>
<a name="l01492"></a>01492 <span class="comment">/**</span>
<a name="l01493"></a>01493 <span class="comment"> * cvmx_srio#_imsg_pkind#</span>
<a name="l01494"></a>01494 <span class="comment"> *</span>
<a name="l01495"></a>01495 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01496"></a>01496 <span class="comment"> *</span>
<a name="l01497"></a>01497 <span class="comment"> */</span>
<a name="l01498"></a><a class="code" href="unioncvmx__sriox__imsg__pkindx.html">01498</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__pkindx.html" title="cvmx_srio::_imsg_pkind#">cvmx_sriox_imsg_pkindx</a> {
<a name="l01499"></a><a class="code" href="unioncvmx__sriox__imsg__pkindx.html#a97dd90a6496cdeea6b1c60397318e21d">01499</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__pkindx.html#a97dd90a6496cdeea6b1c60397318e21d">u64</a>;
<a name="l01500"></a><a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html">01500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html">cvmx_sriox_imsg_pkindx_s</a> {
<a name="l01501"></a>01501 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html#acee741a8e8cd3cee189eda4b2ca85871">reserved_6_63</a>                : 58;
<a name="l01503"></a>01503     uint64_t <a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html#a0aca84f00ff35b6471de61111f6e8266">pknd</a>                         : 6;  <span class="comment">/**&lt; PKI port kind for this controller. */</span>
<a name="l01504"></a>01504 <span class="preprocessor">#else</span>
<a name="l01505"></a><a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html#a0aca84f00ff35b6471de61111f6e8266">01505</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html#a0aca84f00ff35b6471de61111f6e8266">pknd</a>                         : 6;
<a name="l01506"></a><a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html#acee741a8e8cd3cee189eda4b2ca85871">01506</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html#acee741a8e8cd3cee189eda4b2ca85871">reserved_6_63</a>                : 58;
<a name="l01507"></a>01507 <span class="preprocessor">#endif</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__pkindx.html#aa25162ddafa5ad009a80f9e0b49debca">s</a>;
<a name="l01509"></a><a class="code" href="unioncvmx__sriox__imsg__pkindx.html#abbeb7529c02945f42ac5bbf6f7de5ad8">01509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__pkindx_1_1cvmx__sriox__imsg__pkindx__s.html">cvmx_sriox_imsg_pkindx_s</a>       <a class="code" href="unioncvmx__sriox__imsg__pkindx.html#abbeb7529c02945f42ac5bbf6f7de5ad8">cnf75xx</a>;
<a name="l01510"></a>01510 };
<a name="l01511"></a><a class="code" href="cvmx-sriox-defs_8h.html#a7bcd74a8dbd84eb7d1572dc7ab68153c">01511</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__pkindx.html" title="cvmx_srio::_imsg_pkind#">cvmx_sriox_imsg_pkindx</a> <a class="code" href="unioncvmx__sriox__imsg__pkindx.html" title="cvmx_srio::_imsg_pkind#">cvmx_sriox_imsg_pkindx_t</a>;
<a name="l01512"></a>01512 <span class="comment"></span>
<a name="l01513"></a>01513 <span class="comment">/**</span>
<a name="l01514"></a>01514 <span class="comment"> * cvmx_srio#_imsg_prt1_hdr</span>
<a name="l01515"></a>01515 <span class="comment"> *</span>
<a name="l01516"></a>01516 <span class="comment"> * This register allows extra control in generating SRIO_WORD1 header</span>
<a name="l01517"></a>01517 <span class="comment"> * information for message port 1.</span>
<a name="l01518"></a>01518 <span class="comment"> *</span>
<a name="l01519"></a>01519 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01520"></a>01520 <span class="comment"> */</span>
<a name="l01521"></a><a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html">01521</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html" title="cvmx_srio::_imsg_prt1_hdr">cvmx_sriox_imsg_prt1_hdr</a> {
<a name="l01522"></a><a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html#a82ba999e45b22baa49b19d4b8e6b4095">01522</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html#a82ba999e45b22baa49b19d4b8e6b4095">u64</a>;
<a name="l01523"></a><a class="code" href="structcvmx__sriox__imsg__prt1__hdr_1_1cvmx__sriox__imsg__prt1__hdr__s.html">01523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__prt1__hdr_1_1cvmx__sriox__imsg__prt1__hdr__s.html">cvmx_sriox_imsg_prt1_hdr_s</a> {
<a name="l01524"></a>01524 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__prt1__hdr_1_1cvmx__sriox__imsg__prt1__hdr__s.html#adea516b4f3e2e90d7b12b709e148bb5c">xhdr</a>                         : 64; <span class="comment">/**&lt; The field provided is XOR&apos;d with the value provided by SRIO()_IMSG_INST_HDR.</span>
<a name="l01526"></a>01526 <span class="comment">                                                         The field is typically zero and is probably used only for cases when message port</span>
<a name="l01527"></a>01527 <span class="comment">                                                         is selected based on size (see SRIO()_IMSG_CTRL[PRT_SEL] = 3). */</span>
<a name="l01528"></a>01528 <span class="preprocessor">#else</span>
<a name="l01529"></a><a class="code" href="structcvmx__sriox__imsg__prt1__hdr_1_1cvmx__sriox__imsg__prt1__hdr__s.html#adea516b4f3e2e90d7b12b709e148bb5c">01529</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__prt1__hdr_1_1cvmx__sriox__imsg__prt1__hdr__s.html#adea516b4f3e2e90d7b12b709e148bb5c">xhdr</a>                         : 64;
<a name="l01530"></a>01530 <span class="preprocessor">#endif</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html#ab25cb0aab73ce989a3d428c9c43f3361">s</a>;
<a name="l01532"></a><a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html#a3c7191ba9ab9e5e1bc4f8c236ff34988">01532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__prt1__hdr_1_1cvmx__sriox__imsg__prt1__hdr__s.html">cvmx_sriox_imsg_prt1_hdr_s</a>     <a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html#a3c7191ba9ab9e5e1bc4f8c236ff34988">cnf75xx</a>;
<a name="l01533"></a>01533 };
<a name="l01534"></a><a class="code" href="cvmx-sriox-defs_8h.html#a6e6478c278bbb631eae9f13c9b99a823">01534</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html" title="cvmx_srio::_imsg_prt1_hdr">cvmx_sriox_imsg_prt1_hdr</a> <a class="code" href="unioncvmx__sriox__imsg__prt1__hdr.html" title="cvmx_srio::_imsg_prt1_hdr">cvmx_sriox_imsg_prt1_hdr_t</a>;
<a name="l01535"></a>01535 <span class="comment"></span>
<a name="l01536"></a>01536 <span class="comment">/**</span>
<a name="l01537"></a>01537 <span class="comment"> * cvmx_srio#_imsg_qos_grp#</span>
<a name="l01538"></a>01538 <span class="comment"> *</span>
<a name="l01539"></a>01539 <span class="comment"> * SRIO_IMSG_QOS_GRPX = SRIO Incoming Message QOS/GRP Table</span>
<a name="l01540"></a>01540 <span class="comment"> *</span>
<a name="l01541"></a>01541 <span class="comment"> * The SRIO Incoming Message QOS/GRP Table Entry X</span>
<a name="l01542"></a>01542 <span class="comment"> *</span>
<a name="l01543"></a>01543 <span class="comment"> * Notes:</span>
<a name="l01544"></a>01544 <span class="comment"> * The QOS/GRP table contains 32 entries with 8 QOS/GRP pairs per entry - 256 pairs total.  HW</span>
<a name="l01545"></a>01545 <span class="comment"> *  selects the table entry by the concatenation of SRIO_WORD0[PRIO,DIS,MBOX], thus entry 0 is used</span>
<a name="l01546"></a>01546 <span class="comment"> *  for messages with PRIO=0,DIS=0,MBOX=0, entry 1 is for PRIO=0,DIS=0,MBOX=1, etc.  HW selects the</span>
<a name="l01547"></a>01547 <span class="comment"> *  QOS/GRP pair from the table entry by the concatenation of SRIO_WORD0[ID,LETTER] as shown above. HW</span>
<a name="l01548"></a>01548 <span class="comment"> *  then inserts the QOS/GRP pair into SRIO_WORD1[QOS,GRP], which may commonly be used for the PIP/IPD</span>
<a name="l01549"></a>01549 <span class="comment"> *  PKT_INST_HDR[QOS,GRP] fields.</span>
<a name="l01550"></a>01550 <span class="comment"> *</span>
<a name="l01551"></a>01551 <span class="comment"> * Clk_Rst:        SRIO(0,2..3)_IMSG_QOS_GRP[0:1]  hclk    hrst_n</span>
<a name="l01552"></a>01552 <span class="comment"> */</span>
<a name="l01553"></a><a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html">01553</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html" title="cvmx_srio::_imsg_qos_grp#">cvmx_sriox_imsg_qos_grpx</a> {
<a name="l01554"></a><a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#abda7a6ebcb43db7f1fe970d5220800b0">01554</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#abda7a6ebcb43db7f1fe970d5220800b0">u64</a>;
<a name="l01555"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html">01555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html">cvmx_sriox_imsg_qos_grpx_s</a> {
<a name="l01556"></a>01556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#afd25d2c7abb8a0f08628b2c922f8196f">reserved_63_63</a>               : 1;
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aeb550b75d7d0bcd65bcee20cf9b628a6">qos7</a>                         : 3;  <span class="comment">/**&lt; Entry X:7 QOS (ID=1, LETTER=3) */</span>
<a name="l01559"></a>01559     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a42b8bcafbab06d2da1a78ffe54aaa0cc">grp7</a>                         : 4;  <span class="comment">/**&lt; Entry X:7 GRP (ID=1, LETTER=3) */</span>
<a name="l01560"></a>01560     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a85ca5eef0da1b908a1272fff1192c961">reserved_55_55</a>               : 1;
<a name="l01561"></a>01561     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a57d14c2b1ec66555c91c5fa6e0db5c6a">qos6</a>                         : 3;  <span class="comment">/**&lt; Entry X:6 QOS (ID=1, LETTER=2) */</span>
<a name="l01562"></a>01562     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a92572d59e8404fe08ea4213c66aebbb5">grp6</a>                         : 4;  <span class="comment">/**&lt; Entry X:6 GRP (ID=1, LETTER=2) */</span>
<a name="l01563"></a>01563     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a1fe397ef7723f3cf1d0c874d0ff1e36e">reserved_47_47</a>               : 1;
<a name="l01564"></a>01564     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a93aa292538f228744fc7e0b2253e7b42">qos5</a>                         : 3;  <span class="comment">/**&lt; Entry X:5 QOS (ID=1, LETTER=1) */</span>
<a name="l01565"></a>01565     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a74b2c0d7add528a523e52ca012f9c57a">grp5</a>                         : 4;  <span class="comment">/**&lt; Entry X:5 GRP (ID=1, LETTER=1) */</span>
<a name="l01566"></a>01566     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a487cccaae9a622f9901e23f17419f3c2">reserved_39_39</a>               : 1;
<a name="l01567"></a>01567     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a01e0c6db46c0606dafe4c44c836add59">qos4</a>                         : 3;  <span class="comment">/**&lt; Entry X:4 QOS (ID=1, LETTER=0) */</span>
<a name="l01568"></a>01568     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#acd6bc818551d243e662fb4306af6d199">grp4</a>                         : 4;  <span class="comment">/**&lt; Entry X:4 GRP (ID=1, LETTER=0) */</span>
<a name="l01569"></a>01569     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aa53e0aaf979c2ea0f625a2a598dc769e">reserved_31_31</a>               : 1;
<a name="l01570"></a>01570     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#af35d0c36758e7360945f772e2111a146">qos3</a>                         : 3;  <span class="comment">/**&lt; Entry X:3 QOS (ID=0, LETTER=3) */</span>
<a name="l01571"></a>01571     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aac6a278d3188b4173503df02df81c19f">grp3</a>                         : 4;  <span class="comment">/**&lt; Entry X:3 GRP (ID=0, LETTER=3) */</span>
<a name="l01572"></a>01572     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a27d99c1d421fe71503e47f0996f7ee51">reserved_23_23</a>               : 1;
<a name="l01573"></a>01573     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a007d7bb26061e86fdbf2ac3043bca757">qos2</a>                         : 3;  <span class="comment">/**&lt; Entry X:2 QOS (ID=0, LETTER=2) */</span>
<a name="l01574"></a>01574     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#af2407fadcbf585f4124fe939f5d7ee52">grp2</a>                         : 4;  <span class="comment">/**&lt; Entry X:2 GRP (ID=0, LETTER=2) */</span>
<a name="l01575"></a>01575     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a581e2e85049b929dd283c2463c5cf650">reserved_15_15</a>               : 1;
<a name="l01576"></a>01576     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#acaf4d1bab41caf014b84f93b623e79c5">qos1</a>                         : 3;  <span class="comment">/**&lt; Entry X:1 QOS (ID=0, LETTER=1) */</span>
<a name="l01577"></a>01577     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#ab69615143f29871003097125ef586fbe">grp1</a>                         : 4;  <span class="comment">/**&lt; Entry X:1 GRP (ID=0, LETTER=1) */</span>
<a name="l01578"></a>01578     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a4087f5ef6d1950587afb0a7f125ce200">reserved_7_7</a>                 : 1;
<a name="l01579"></a>01579     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#abb0a45d5753777c1bd96582256190ce8">qos0</a>                         : 3;  <span class="comment">/**&lt; Entry X:0 QOS (ID=0, LETTER=0) */</span>
<a name="l01580"></a>01580     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a832f6836344c1c1e98931498dcc77771">grp0</a>                         : 4;  <span class="comment">/**&lt; Entry X:0 GRP (ID=0, LETTER=0) */</span>
<a name="l01581"></a>01581 <span class="preprocessor">#else</span>
<a name="l01582"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a832f6836344c1c1e98931498dcc77771">01582</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a832f6836344c1c1e98931498dcc77771">grp0</a>                         : 4;
<a name="l01583"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#abb0a45d5753777c1bd96582256190ce8">01583</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#abb0a45d5753777c1bd96582256190ce8">qos0</a>                         : 3;
<a name="l01584"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a4087f5ef6d1950587afb0a7f125ce200">01584</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a4087f5ef6d1950587afb0a7f125ce200">reserved_7_7</a>                 : 1;
<a name="l01585"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#ab69615143f29871003097125ef586fbe">01585</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#ab69615143f29871003097125ef586fbe">grp1</a>                         : 4;
<a name="l01586"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#acaf4d1bab41caf014b84f93b623e79c5">01586</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#acaf4d1bab41caf014b84f93b623e79c5">qos1</a>                         : 3;
<a name="l01587"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a581e2e85049b929dd283c2463c5cf650">01587</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a581e2e85049b929dd283c2463c5cf650">reserved_15_15</a>               : 1;
<a name="l01588"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#af2407fadcbf585f4124fe939f5d7ee52">01588</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#af2407fadcbf585f4124fe939f5d7ee52">grp2</a>                         : 4;
<a name="l01589"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a007d7bb26061e86fdbf2ac3043bca757">01589</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a007d7bb26061e86fdbf2ac3043bca757">qos2</a>                         : 3;
<a name="l01590"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a27d99c1d421fe71503e47f0996f7ee51">01590</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a27d99c1d421fe71503e47f0996f7ee51">reserved_23_23</a>               : 1;
<a name="l01591"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aac6a278d3188b4173503df02df81c19f">01591</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aac6a278d3188b4173503df02df81c19f">grp3</a>                         : 4;
<a name="l01592"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#af35d0c36758e7360945f772e2111a146">01592</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#af35d0c36758e7360945f772e2111a146">qos3</a>                         : 3;
<a name="l01593"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aa53e0aaf979c2ea0f625a2a598dc769e">01593</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aa53e0aaf979c2ea0f625a2a598dc769e">reserved_31_31</a>               : 1;
<a name="l01594"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#acd6bc818551d243e662fb4306af6d199">01594</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#acd6bc818551d243e662fb4306af6d199">grp4</a>                         : 4;
<a name="l01595"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a01e0c6db46c0606dafe4c44c836add59">01595</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a01e0c6db46c0606dafe4c44c836add59">qos4</a>                         : 3;
<a name="l01596"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a487cccaae9a622f9901e23f17419f3c2">01596</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a487cccaae9a622f9901e23f17419f3c2">reserved_39_39</a>               : 1;
<a name="l01597"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a74b2c0d7add528a523e52ca012f9c57a">01597</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a74b2c0d7add528a523e52ca012f9c57a">grp5</a>                         : 4;
<a name="l01598"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a93aa292538f228744fc7e0b2253e7b42">01598</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a93aa292538f228744fc7e0b2253e7b42">qos5</a>                         : 3;
<a name="l01599"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a1fe397ef7723f3cf1d0c874d0ff1e36e">01599</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a1fe397ef7723f3cf1d0c874d0ff1e36e">reserved_47_47</a>               : 1;
<a name="l01600"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a92572d59e8404fe08ea4213c66aebbb5">01600</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a92572d59e8404fe08ea4213c66aebbb5">grp6</a>                         : 4;
<a name="l01601"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a57d14c2b1ec66555c91c5fa6e0db5c6a">01601</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a57d14c2b1ec66555c91c5fa6e0db5c6a">qos6</a>                         : 3;
<a name="l01602"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a85ca5eef0da1b908a1272fff1192c961">01602</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a85ca5eef0da1b908a1272fff1192c961">reserved_55_55</a>               : 1;
<a name="l01603"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a42b8bcafbab06d2da1a78ffe54aaa0cc">01603</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#a42b8bcafbab06d2da1a78ffe54aaa0cc">grp7</a>                         : 4;
<a name="l01604"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aeb550b75d7d0bcd65bcee20cf9b628a6">01604</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#aeb550b75d7d0bcd65bcee20cf9b628a6">qos7</a>                         : 3;
<a name="l01605"></a><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#afd25d2c7abb8a0f08628b2c922f8196f">01605</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html#afd25d2c7abb8a0f08628b2c922f8196f">reserved_63_63</a>               : 1;
<a name="l01606"></a>01606 <span class="preprocessor">#endif</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#ae98fe260ffc6cfd714fed9d1022ae446">s</a>;
<a name="l01608"></a><a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#af36920f6832d030e0ecd9ebc81ea94be">01608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html">cvmx_sriox_imsg_qos_grpx_s</a>     <a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#af36920f6832d030e0ecd9ebc81ea94be">cn63xx</a>;
<a name="l01609"></a><a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#a1b4ef24fda1f5c443c81bd2a2300295a">01609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html">cvmx_sriox_imsg_qos_grpx_s</a>     <a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#a1b4ef24fda1f5c443c81bd2a2300295a">cn63xxp1</a>;
<a name="l01610"></a><a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#a902767b006795b8b5248b74a2ba3b742">01610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__qos__grpx_1_1cvmx__sriox__imsg__qos__grpx__s.html">cvmx_sriox_imsg_qos_grpx_s</a>     <a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html#a902767b006795b8b5248b74a2ba3b742">cn66xx</a>;
<a name="l01611"></a>01611 };
<a name="l01612"></a><a class="code" href="cvmx-sriox-defs_8h.html#a0467ca42477d252fa2d9b4d68f88166e">01612</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html" title="cvmx_srio::_imsg_qos_grp#">cvmx_sriox_imsg_qos_grpx</a> <a class="code" href="unioncvmx__sriox__imsg__qos__grpx.html" title="cvmx_srio::_imsg_qos_grp#">cvmx_sriox_imsg_qos_grpx_t</a>;
<a name="l01613"></a>01613 <span class="comment"></span>
<a name="l01614"></a>01614 <span class="comment">/**</span>
<a name="l01615"></a>01615 <span class="comment"> * cvmx_srio#_imsg_status#</span>
<a name="l01616"></a>01616 <span class="comment"> *</span>
<a name="l01617"></a>01617 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l01618"></a>01618 <span class="comment"> *</span>
<a name="l01619"></a>01619 <span class="comment"> */</span>
<a name="l01620"></a><a class="code" href="unioncvmx__sriox__imsg__statusx.html">01620</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__statusx.html" title="cvmx_srio::_imsg_status#">cvmx_sriox_imsg_statusx</a> {
<a name="l01621"></a><a class="code" href="unioncvmx__sriox__imsg__statusx.html#a390f5f7a84300b72b87741af37f02b98">01621</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__statusx.html#a390f5f7a84300b72b87741af37f02b98">u64</a>;
<a name="l01622"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html">01622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html">cvmx_sriox_imsg_statusx_s</a> {
<a name="l01623"></a>01623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a553eda6cd498e853c3cf3847a6b7618e">val1</a>                         : 1;  <span class="comment">/**&lt; Entry 1 valid. */</span>
<a name="l01625"></a>01625     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a11991390eb9e9d1c70fa92e2d2b756bd">err1</a>                         : 1;  <span class="comment">/**&lt; Entry 1 error. */</span>
<a name="l01626"></a>01626     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a95d86493f28d7b6dfa410c02bb3ba072">toe1</a>                         : 1;  <span class="comment">/**&lt; Entry 1 timeout error. */</span>
<a name="l01627"></a>01627     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad3358198163d17b19abff5701965f856">toc1</a>                         : 1;  <span class="comment">/**&lt; Entry 1 timeout count. */</span>
<a name="l01628"></a>01628     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0c243470ed138d5a3b149d56d3f77412">prt1</a>                         : 1;  <span class="comment">/**&lt; Entry 1 port. */</span>
<a name="l01629"></a>01629     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a99f1588a00c79b5b7733ab2fc4955065">reserved_58_58</a>               : 1;
<a name="l01630"></a>01630     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ae490a53e1db72ce05aae5983d874470f">tt1</a>                          : 1;  <span class="comment">/**&lt; Entry 1 TT ID. */</span>
<a name="l01631"></a>01631     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad9ec29ed2e2bc6a5c7ff35cf6b57e175">dis1</a>                         : 1;  <span class="comment">/**&lt; Entry 1 Dest ID. */</span>
<a name="l01632"></a>01632     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a5e0669cae199cd1f491e133da2607e80">seg1</a>                         : 4;  <span class="comment">/**&lt; Entry 1 next segment. */</span>
<a name="l01633"></a>01633     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#af5c9892d14ff72d0d12ad1b86abfbf85">mbox1</a>                        : 2;  <span class="comment">/**&lt; Entry 1 mailbox. */</span>
<a name="l01634"></a>01634     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a3ce720008abd52c6eb561f466d84c6da">lttr1</a>                        : 2;  <span class="comment">/**&lt; Entry 1 letter. */</span>
<a name="l01635"></a>01635     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad7992aa49fed512b4798e5c8dd8685ec">sid1</a>                         : 16; <span class="comment">/**&lt; Entry 1 source ID. */</span>
<a name="l01636"></a>01636     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a1d21f4e1cc0eb2adab8b4f26adcafcec">val0</a>                         : 1;  <span class="comment">/**&lt; Entry 0 valid. */</span>
<a name="l01637"></a>01637     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0c8486685ba95ffae07f0ade21f06710">err0</a>                         : 1;  <span class="comment">/**&lt; Entry 0 error. */</span>
<a name="l01638"></a>01638     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a6908a3775a5c62ce5fdfc22b451428db">toe0</a>                         : 1;  <span class="comment">/**&lt; Entry 0 timeout error. */</span>
<a name="l01639"></a>01639     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a57e2c7fc6d55f7ace9008f45b83acd12">toc0</a>                         : 1;  <span class="comment">/**&lt; Entry 0 timeout count. */</span>
<a name="l01640"></a>01640     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#aad3b9f22f296591d7aba484efd01e9f6">prt0</a>                         : 1;  <span class="comment">/**&lt; Entry 0 port. */</span>
<a name="l01641"></a>01641     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0669633e8903e59a048648c4aa5b8285">reserved_26_26</a>               : 1;
<a name="l01642"></a>01642     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0ccb9a0f7dbdb1e93190ca5e9c7169d3">tt0</a>                          : 1;  <span class="comment">/**&lt; Entry 0 TT ID. */</span>
<a name="l01643"></a>01643     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a51c35d7eec776b417199446b89d370ba">dis0</a>                         : 1;  <span class="comment">/**&lt; Entry 0 dest ID. */</span>
<a name="l01644"></a>01644     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a5336afe6af4b54ac38814067bcf554b7">seg0</a>                         : 4;  <span class="comment">/**&lt; Entry 0 next segment. */</span>
<a name="l01645"></a>01645     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a61de46da7fc57e87b8984ded4affa789">mbox0</a>                        : 2;  <span class="comment">/**&lt; Entry 0 mailbox. */</span>
<a name="l01646"></a>01646     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#aeed04ad69473ff05b9fb793e75048d91">lttr0</a>                        : 2;  <span class="comment">/**&lt; Entry 0 letter. */</span>
<a name="l01647"></a>01647     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a4000f896f06840b71fe5284b0fce3062">sid0</a>                         : 16; <span class="comment">/**&lt; Entry 0 source ID. */</span>
<a name="l01648"></a>01648 <span class="preprocessor">#else</span>
<a name="l01649"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a4000f896f06840b71fe5284b0fce3062">01649</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a4000f896f06840b71fe5284b0fce3062">sid0</a>                         : 16;
<a name="l01650"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#aeed04ad69473ff05b9fb793e75048d91">01650</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#aeed04ad69473ff05b9fb793e75048d91">lttr0</a>                        : 2;
<a name="l01651"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a61de46da7fc57e87b8984ded4affa789">01651</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a61de46da7fc57e87b8984ded4affa789">mbox0</a>                        : 2;
<a name="l01652"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a5336afe6af4b54ac38814067bcf554b7">01652</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a5336afe6af4b54ac38814067bcf554b7">seg0</a>                         : 4;
<a name="l01653"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a51c35d7eec776b417199446b89d370ba">01653</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a51c35d7eec776b417199446b89d370ba">dis0</a>                         : 1;
<a name="l01654"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0ccb9a0f7dbdb1e93190ca5e9c7169d3">01654</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0ccb9a0f7dbdb1e93190ca5e9c7169d3">tt0</a>                          : 1;
<a name="l01655"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0669633e8903e59a048648c4aa5b8285">01655</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0669633e8903e59a048648c4aa5b8285">reserved_26_26</a>               : 1;
<a name="l01656"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#aad3b9f22f296591d7aba484efd01e9f6">01656</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#aad3b9f22f296591d7aba484efd01e9f6">prt0</a>                         : 1;
<a name="l01657"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a57e2c7fc6d55f7ace9008f45b83acd12">01657</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a57e2c7fc6d55f7ace9008f45b83acd12">toc0</a>                         : 1;
<a name="l01658"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a6908a3775a5c62ce5fdfc22b451428db">01658</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a6908a3775a5c62ce5fdfc22b451428db">toe0</a>                         : 1;
<a name="l01659"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0c8486685ba95ffae07f0ade21f06710">01659</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0c8486685ba95ffae07f0ade21f06710">err0</a>                         : 1;
<a name="l01660"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a1d21f4e1cc0eb2adab8b4f26adcafcec">01660</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a1d21f4e1cc0eb2adab8b4f26adcafcec">val0</a>                         : 1;
<a name="l01661"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad7992aa49fed512b4798e5c8dd8685ec">01661</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad7992aa49fed512b4798e5c8dd8685ec">sid1</a>                         : 16;
<a name="l01662"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a3ce720008abd52c6eb561f466d84c6da">01662</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a3ce720008abd52c6eb561f466d84c6da">lttr1</a>                        : 2;
<a name="l01663"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#af5c9892d14ff72d0d12ad1b86abfbf85">01663</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#af5c9892d14ff72d0d12ad1b86abfbf85">mbox1</a>                        : 2;
<a name="l01664"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a5e0669cae199cd1f491e133da2607e80">01664</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a5e0669cae199cd1f491e133da2607e80">seg1</a>                         : 4;
<a name="l01665"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad9ec29ed2e2bc6a5c7ff35cf6b57e175">01665</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad9ec29ed2e2bc6a5c7ff35cf6b57e175">dis1</a>                         : 1;
<a name="l01666"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ae490a53e1db72ce05aae5983d874470f">01666</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ae490a53e1db72ce05aae5983d874470f">tt1</a>                          : 1;
<a name="l01667"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a99f1588a00c79b5b7733ab2fc4955065">01667</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a99f1588a00c79b5b7733ab2fc4955065">reserved_58_58</a>               : 1;
<a name="l01668"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0c243470ed138d5a3b149d56d3f77412">01668</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a0c243470ed138d5a3b149d56d3f77412">prt1</a>                         : 1;
<a name="l01669"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad3358198163d17b19abff5701965f856">01669</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#ad3358198163d17b19abff5701965f856">toc1</a>                         : 1;
<a name="l01670"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a95d86493f28d7b6dfa410c02bb3ba072">01670</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a95d86493f28d7b6dfa410c02bb3ba072">toe1</a>                         : 1;
<a name="l01671"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a11991390eb9e9d1c70fa92e2d2b756bd">01671</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a11991390eb9e9d1c70fa92e2d2b756bd">err1</a>                         : 1;
<a name="l01672"></a><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a553eda6cd498e853c3cf3847a6b7618e">01672</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html#a553eda6cd498e853c3cf3847a6b7618e">val1</a>                         : 1;
<a name="l01673"></a>01673 <span class="preprocessor">#endif</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__statusx.html#ae8fea6c7367077bc68e889373ec86ac2">s</a>;
<a name="l01675"></a><a class="code" href="unioncvmx__sriox__imsg__statusx.html#aaa336d1396e21a2b0eb6f93cd0d4cf5a">01675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html">cvmx_sriox_imsg_statusx_s</a>      <a class="code" href="unioncvmx__sriox__imsg__statusx.html#aaa336d1396e21a2b0eb6f93cd0d4cf5a">cn63xx</a>;
<a name="l01676"></a><a class="code" href="unioncvmx__sriox__imsg__statusx.html#a1657e31478453b941bbb7b76e45de817">01676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html">cvmx_sriox_imsg_statusx_s</a>      <a class="code" href="unioncvmx__sriox__imsg__statusx.html#a1657e31478453b941bbb7b76e45de817">cn63xxp1</a>;
<a name="l01677"></a><a class="code" href="unioncvmx__sriox__imsg__statusx.html#a77629bd682785cd6ddeb04ba833af0ae">01677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html">cvmx_sriox_imsg_statusx_s</a>      <a class="code" href="unioncvmx__sriox__imsg__statusx.html#a77629bd682785cd6ddeb04ba833af0ae">cn66xx</a>;
<a name="l01678"></a><a class="code" href="unioncvmx__sriox__imsg__statusx.html#a58d588d21ea01564fa58b6a14c0593c3">01678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__statusx_1_1cvmx__sriox__imsg__statusx__s.html">cvmx_sriox_imsg_statusx_s</a>      <a class="code" href="unioncvmx__sriox__imsg__statusx.html#a58d588d21ea01564fa58b6a14c0593c3">cnf75xx</a>;
<a name="l01679"></a>01679 };
<a name="l01680"></a><a class="code" href="cvmx-sriox-defs_8h.html#ae651b718fc62708e370af99714f53dd9">01680</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__statusx.html" title="cvmx_srio::_imsg_status#">cvmx_sriox_imsg_statusx</a> <a class="code" href="unioncvmx__sriox__imsg__statusx.html" title="cvmx_srio::_imsg_status#">cvmx_sriox_imsg_statusx_t</a>;
<a name="l01681"></a>01681 <span class="comment"></span>
<a name="l01682"></a>01682 <span class="comment">/**</span>
<a name="l01683"></a>01683 <span class="comment"> * cvmx_srio#_imsg_vport_thr</span>
<a name="l01684"></a>01684 <span class="comment"> *</span>
<a name="l01685"></a>01685 <span class="comment"> * This register allocates the virtual ports (vports) between the two</span>
<a name="l01686"></a>01686 <span class="comment"> * inbound message ports used by each SRIO MAC.  These channels are also</span>
<a name="l01687"></a>01687 <span class="comment"> * known as reassembly IDs (RIDs) on some of the other devices.  Care must</span>
<a name="l01688"></a>01688 <span class="comment"> * be taken to avoid using the same vport on more than one device.  The</span>
<a name="l01689"></a>01689 <span class="comment"> * 75xx default settings create a conflict that forces reprogramming this</span>
<a name="l01690"></a>01690 <span class="comment"> * register before message traffic can be enabled.  The typical 75xx vport</span>
<a name="l01691"></a>01691 <span class="comment"> * IDs allocations allow the SRIO MACS to use vports 6 thru 95.  The default</span>
<a name="l01692"></a>01692 <span class="comment"> * csr values allocate the following:</span>
<a name="l01693"></a>01693 <span class="comment"> *</span>
<a name="l01694"></a>01694 <span class="comment"> * SRIO0  BASE =  8, MAX_TOT = 44, SP_EN = 1</span>
<a name="l01695"></a>01695 <span class="comment"> *     This uses vports  8 thru 50 for MP Messages and vport 52 for SP Messages</span>
<a name="l01696"></a>01696 <span class="comment"> * SRIO1  BASE = 52, MAX_TOT = 44, SP_EN = 1</span>
<a name="l01697"></a>01697 <span class="comment"> *     This uses vports 52 thru 94 for MP Messages and vport 96 for SP Messages</span>
<a name="l01698"></a>01698 <span class="comment"> *</span>
<a name="l01699"></a>01699 <span class="comment"> * Unfortunately vport 52 conflicts between SRIOs and vport 96 conflicts</span>
<a name="l01700"></a>01700 <span class="comment"> * with another device.  Multiple configurations can be used to resolve the</span>
<a name="l01701"></a>01701 <span class="comment"> * issue depending on SRIO usage.  Many more options are possible.</span>
<a name="l01702"></a>01702 <span class="comment"> *</span>
<a name="l01703"></a>01703 <span class="comment"> *   1.  Changing the value of MAX_TOT to 43 on both devices.</span>
<a name="l01704"></a>01704 <span class="comment"> *   2.  Switching the SRIO0 BASE to 6 and the SRIO1 BASE to 51 allows</span>
<a name="l01705"></a>01705 <span class="comment"> *       vports 6 thru 95 to be allocated.</span>
<a name="l01706"></a>01706 <span class="comment"> *   3.  If a single SRIO handles inbound message traffic then setting</span>
<a name="l01707"></a>01707 <span class="comment"> *       SRIOn BASE = 8, MAX_TOT = 47, SP_EN = 1.</span>
<a name="l01708"></a>01708 <span class="comment"> *   4.  If Single Packet message are uncommon then setting SP_EN = 0</span>
<a name="l01709"></a>01709 <span class="comment"> *       on both SRIOs.</span>
<a name="l01710"></a>01710 <span class="comment"> *</span>
<a name="l01711"></a>01711 <span class="comment"> * This register can be accessed regardless of the value in</span>
<a name="l01712"></a>01712 <span class="comment"> * SRIO()_STATUS_REG[ACCESS] and is not effected by MAC reset.  The</span>
<a name="l01713"></a>01713 <span class="comment"> * maximum number of VPORTs allocated to a MAC is limited to 47.</span>
<a name="l01714"></a>01714 <span class="comment"> *</span>
<a name="l01715"></a>01715 <span class="comment"> * This register is reset by the coprocessor-clock reset.</span>
<a name="l01716"></a>01716 <span class="comment"> */</span>
<a name="l01717"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr.html">01717</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__vport__thr.html" title="cvmx_srio::_imsg_vport_thr">cvmx_sriox_imsg_vport_thr</a> {
<a name="l01718"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a9463c1b3341f8435cc701fe4e66e5cdd">01718</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a9463c1b3341f8435cc701fe4e66e5cdd">u64</a>;
<a name="l01719"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html">01719</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html">cvmx_sriox_imsg_vport_thr_s</a> {
<a name="l01720"></a>01720 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a74c90c5001c20905d6f1ceecf34154f1">reserved_63_63</a>               : 1;
<a name="l01722"></a>01722     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a54be0c691281b4b00c5da952d05392a6">base</a>                         : 7;  <span class="comment">/**&lt; Vport starting offset.  The Vports used between SRIO0 and SRIO1 must not overlap</span>
<a name="l01723"></a>01723 <span class="comment">                                                         with each other or other devices.  The first 8 vports are initially for BGX, Loopback,</span>
<a name="l01724"></a>01724 <span class="comment">                                                         etc. See PKI_REASM_E. */</span>
<a name="l01725"></a>01725     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a0a69d668e6c271fa2aafb9d2a5f7d3e7">reserved_54_55</a>               : 2;
<a name="l01726"></a>01726     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#ae805d4c4f401638e2f437548a938b298">max_tot</a>                      : 6;  <span class="comment">/**&lt; Sets max number of vports available to this SRIO MAC.  Maximum value supported by</span>
<a name="l01727"></a>01727 <span class="comment">                                                         hardware is 47 with SP_VPORT set or 46 with SP_VPORT clear.  The total number of</span>
<a name="l01728"></a>01728 <span class="comment">                                                         vports available to SRIO MACs by the 75xx is 94 but the number available to SRIO</span>
<a name="l01729"></a>01729 <span class="comment">                                                         depends on the configuration of other blocks.  The default is 44 vports each.</span>
<a name="l01730"></a>01730 <span class="comment">                                                         MAX_TOT value must be greater than or equal to the value in BUF_THR to</span>
<a name="l01731"></a>01731 <span class="comment">                                                         effectively limit the number of vports used. */</span>
<a name="l01732"></a>01732     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a674b5231edef85b2b274c65fde8f5c05">reserved_46_47</a>               : 2;
<a name="l01733"></a>01733     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aa512f823a02999787b427d8d4f20ba13">max_s1</a>                       : 6;  <span class="comment">/**&lt; Diagnostic use only.  Must be written to 0x30 for normal operation. */</span>
<a name="l01734"></a>01734     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a503d0d2446f1cf1f9e572b18e0d642c1">reserved_38_39</a>               : 2;
<a name="l01735"></a>01735     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aa27ebf95a3aeca1da1ea838e67eee38b">max_s0</a>                       : 6;  <span class="comment">/**&lt; Diagnostic use only.  Must be written to 0x30 for normal operation. */</span>
<a name="l01736"></a>01736     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a704eaba6ce285a55b1ec15ea87c8ebe7">sp_vport</a>                     : 1;  <span class="comment">/**&lt; Single-segment vport pre-allocation.</span>
<a name="l01737"></a>01737 <span class="comment">                                                         When set, single-segment messages use pre-allocated</span>
<a name="l01738"></a>01738 <span class="comment">                                                         vport slots and a single port is removed from the</span>
<a name="l01739"></a>01739 <span class="comment">                                                         MAX_TOT.  This port does not count towards the MAX_S0</span>
<a name="l01740"></a>01740 <span class="comment">                                                         and MAX_S1 thresholds.</span>
<a name="l01741"></a>01741 <span class="comment">                                                         When clear, single-segment messages must allocate</span>
<a name="l01742"></a>01742 <span class="comment">                                                         vport slots just like multi-segment messages do. */</span>
<a name="l01743"></a>01743     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aee395083029d0544a42a978c80dc78c9">reserved_20_30</a>               : 11;
<a name="l01744"></a>01744     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a529b6cb716edab56a44123afec398414">buf_thr</a>                      : 4;  <span class="comment">/**&lt; Sets number of vports to be buffered by this</span>
<a name="l01745"></a>01745 <span class="comment">                                                         interface. BUF_THR must not be zero when receiving</span>
<a name="l01746"></a>01746 <span class="comment">                                                         messages. The max and recommended BUF_THR value is 8.</span>
<a name="l01747"></a>01747 <span class="comment">                                                         Lack of a buffered vport can force a retry for a received</span>
<a name="l01748"></a>01748 <span class="comment">                                                         first segment, so, particularly if SP_VPORT=0</span>
<a name="l01749"></a>01749 <span class="comment">                                                         (which is not recommended) or the segment size is</span>
<a name="l01750"></a>01750 <span class="comment">                                                         small, larger BUF_THR values may improve</span>
<a name="l01751"></a>01751 <span class="comment">                                                         performance. */</span>
<a name="l01752"></a>01752     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#af0502a395e920c35376c9d5620cd5148">reserved_14_15</a>               : 2;
<a name="l01753"></a>01753     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a9fdd332dfc91a4de9969948c11f29889">max_p1</a>                       : 6;  <span class="comment">/**&lt; Maximum number of open vports in port 1.  Setting the value</span>
<a name="l01754"></a>01754 <span class="comment">                                                         less than MAX_TOT (MAX_TOT-1 if SP_VPORT is set) effectively</span>
<a name="l01755"></a>01755 <span class="comment">                                                         further restricts the number of vports (partial messages)</span>
<a name="l01756"></a>01756 <span class="comment">                                                         received by the port at a time.</span>
<a name="l01757"></a>01757 <span class="comment">                                                         The values used in the MAX_P1 and MAX_P0 fields can be used</span>
<a name="l01758"></a>01758 <span class="comment">                                                         to &quot;reserve&quot; vports for each message port. */</span>
<a name="l01759"></a>01759     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#afcca94948973ee7acb6638926d429caf">reserved_6_7</a>                 : 2;
<a name="l01760"></a>01760     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#ad3fd31b23caa966febeab238f8be090e">max_p0</a>                       : 6;  <span class="comment">/**&lt; Maximum number of open vports in port 0.  Setting the value</span>
<a name="l01761"></a>01761 <span class="comment">                                                         less than MAX_TOT (MAX_TOT-1 if SP_VPORT is set) effectively</span>
<a name="l01762"></a>01762 <span class="comment">                                                         further restricts the number of vports (partial messages)</span>
<a name="l01763"></a>01763 <span class="comment">                                                         received by the port at a time.</span>
<a name="l01764"></a>01764 <span class="comment">                                                         The values used in the MAX_P1 and MAX_P0 fields can be used</span>
<a name="l01765"></a>01765 <span class="comment">                                                         to &quot;reserve&quot; vports for each message port. */</span>
<a name="l01766"></a>01766 <span class="preprocessor">#else</span>
<a name="l01767"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#ad3fd31b23caa966febeab238f8be090e">01767</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#ad3fd31b23caa966febeab238f8be090e">max_p0</a>                       : 6;
<a name="l01768"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#afcca94948973ee7acb6638926d429caf">01768</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#afcca94948973ee7acb6638926d429caf">reserved_6_7</a>                 : 2;
<a name="l01769"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a9fdd332dfc91a4de9969948c11f29889">01769</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a9fdd332dfc91a4de9969948c11f29889">max_p1</a>                       : 6;
<a name="l01770"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#af0502a395e920c35376c9d5620cd5148">01770</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#af0502a395e920c35376c9d5620cd5148">reserved_14_15</a>               : 2;
<a name="l01771"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a529b6cb716edab56a44123afec398414">01771</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a529b6cb716edab56a44123afec398414">buf_thr</a>                      : 4;
<a name="l01772"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aee395083029d0544a42a978c80dc78c9">01772</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aee395083029d0544a42a978c80dc78c9">reserved_20_30</a>               : 11;
<a name="l01773"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a704eaba6ce285a55b1ec15ea87c8ebe7">01773</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a704eaba6ce285a55b1ec15ea87c8ebe7">sp_vport</a>                     : 1;
<a name="l01774"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aa27ebf95a3aeca1da1ea838e67eee38b">01774</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aa27ebf95a3aeca1da1ea838e67eee38b">max_s0</a>                       : 6;
<a name="l01775"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a503d0d2446f1cf1f9e572b18e0d642c1">01775</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a503d0d2446f1cf1f9e572b18e0d642c1">reserved_38_39</a>               : 2;
<a name="l01776"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aa512f823a02999787b427d8d4f20ba13">01776</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#aa512f823a02999787b427d8d4f20ba13">max_s1</a>                       : 6;
<a name="l01777"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a674b5231edef85b2b274c65fde8f5c05">01777</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a674b5231edef85b2b274c65fde8f5c05">reserved_46_47</a>               : 2;
<a name="l01778"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#ae805d4c4f401638e2f437548a938b298">01778</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#ae805d4c4f401638e2f437548a938b298">max_tot</a>                      : 6;
<a name="l01779"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a0a69d668e6c271fa2aafb9d2a5f7d3e7">01779</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a0a69d668e6c271fa2aafb9d2a5f7d3e7">reserved_54_55</a>               : 2;
<a name="l01780"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a54be0c691281b4b00c5da952d05392a6">01780</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a54be0c691281b4b00c5da952d05392a6">base</a>                         : 7;
<a name="l01781"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a74c90c5001c20905d6f1ceecf34154f1">01781</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html#a74c90c5001c20905d6f1ceecf34154f1">reserved_63_63</a>               : 1;
<a name="l01782"></a>01782 <span class="preprocessor">#endif</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a7bc9e62aa2aabb7ce975ce215a770917">s</a>;
<a name="l01784"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html">01784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html">cvmx_sriox_imsg_vport_thr_cn63xx</a> {
<a name="l01785"></a>01785 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01786"></a>01786 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a05de7379d413fc26b248906831ec22c3">reserved_54_63</a>               : 10;
<a name="l01787"></a>01787     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#aaf983a4592bac258eac886980533688f">max_tot</a>                      : 6;  <span class="comment">/**&lt; Sets max number of vports available to SRIO0+SRIO1</span>
<a name="l01788"></a>01788 <span class="comment">                                                         This field is only used in SRIO0.</span>
<a name="l01789"></a>01789 <span class="comment">                                                         SRIO1 never uses SRIO1_IMSG_VPORT_THR[MAX_TOT]. */</span>
<a name="l01790"></a>01790     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a03f09ebf9e011b2462dea472b542f926">reserved_46_47</a>               : 2;
<a name="l01791"></a>01791     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#ae43b21326a7d6852e138bbbc72e0084b">max_s1</a>                       : 6;  <span class="comment">/**&lt; Sets max number of vports available to SRIO1</span>
<a name="l01792"></a>01792 <span class="comment">                                                         This field is only used in SRIO0.</span>
<a name="l01793"></a>01793 <span class="comment">                                                         SRIO1 never uses SRIO1_IMSG_VPORT_THR[MAX_S1]. */</span>
<a name="l01794"></a>01794     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a91d4ce92373d28720f185ca05ae7548a">reserved_38_39</a>               : 2;
<a name="l01795"></a>01795     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a8a01789910631109a340c2eddb9c9368">max_s0</a>                       : 6;  <span class="comment">/**&lt; Sets max number of vports available to SRIO0</span>
<a name="l01796"></a>01796 <span class="comment">                                                         This field is only used in SRIO0.</span>
<a name="l01797"></a>01797 <span class="comment">                                                         SRIO1 never uses SRIO1_IMSG_VPORT_THR[MAX_S0]. */</span>
<a name="l01798"></a>01798     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a9321c22c890312d5d9e15649560da906">sp_vport</a>                     : 1;  <span class="comment">/**&lt; Single-segment vport pre-allocation.</span>
<a name="l01799"></a>01799 <span class="comment">                                                         When set, single-segment messages use pre-allocated</span>
<a name="l01800"></a>01800 <span class="comment">                                                         vport slots (that do not count toward thresholds).</span>
<a name="l01801"></a>01801 <span class="comment">                                                         When clear, single-segment messages must allocate</span>
<a name="l01802"></a>01802 <span class="comment">                                                         vport slots just like multi-segment messages do. */</span>
<a name="l01803"></a>01803     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a9318260c688b5dda02b46ba3f7f4b32c">reserved_20_30</a>               : 11;
<a name="l01804"></a>01804     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a6eb4ed3ea62539f205f7c63cbb460936">buf_thr</a>                      : 4;  <span class="comment">/**&lt; Sets number of vports to be buffered by this</span>
<a name="l01805"></a>01805 <span class="comment">                                                         interface. BUF_THR must not be zero when receiving</span>
<a name="l01806"></a>01806 <span class="comment">                                                         messages. The max BUF_THR value is 8.</span>
<a name="l01807"></a>01807 <span class="comment">                                                         Recommend BUF_THR values 1-4. If the 46 available</span>
<a name="l01808"></a>01808 <span class="comment">                                                         vports are not statically-allocated across the two</span>
<a name="l01809"></a>01809 <span class="comment">                                                         SRIO&apos;s, smaller BUF_THR values may leave more</span>
<a name="l01810"></a>01810 <span class="comment">                                                         vports available for the other SRIO. Lack of a</span>
<a name="l01811"></a>01811 <span class="comment">                                                         buffered vport can force a retry for a received</span>
<a name="l01812"></a>01812 <span class="comment">                                                         first segment, so, particularly if SP_VPORT=0</span>
<a name="l01813"></a>01813 <span class="comment">                                                         (which is not recommended) or the segment size is</span>
<a name="l01814"></a>01814 <span class="comment">                                                         small, larger BUF_THR values may improve</span>
<a name="l01815"></a>01815 <span class="comment">                                                         performance. */</span>
<a name="l01816"></a>01816     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a6bc0eca6ecfcfde0082d66d90190cd0d">reserved_14_15</a>               : 2;
<a name="l01817"></a>01817     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a31a54c1570dad8e9e3e713fd5498c44b">max_p1</a>                       : 6;  <span class="comment">/**&lt; Sets max number of open vports in port 1</span>
<a name="l01818"></a>01818 <span class="comment">                                                         A setting of 0x3F disables vport limit</span>
<a name="l01819"></a>01819 <span class="comment">                                                         checking for this message port.  This port should</span>
<a name="l01820"></a>01820 <span class="comment">                                                         be disabled if timeouts or other message format</span>
<a name="l01821"></a>01821 <span class="comment">                                                         errors are detected. */</span>
<a name="l01822"></a>01822     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a214045a1b4bcbd11c5f5681bd39c9d96">reserved_6_7</a>                 : 2;
<a name="l01823"></a>01823     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a774a981974642132f86e3c3d6834cd79">max_p0</a>                       : 6;  <span class="comment">/**&lt; Sets max number of open vports in port 0</span>
<a name="l01824"></a>01824 <span class="comment">                                                         A setting of 0x3F disables vport limit</span>
<a name="l01825"></a>01825 <span class="comment">                                                         checking for this message port.  This port should</span>
<a name="l01826"></a>01826 <span class="comment">                                                         be disabled if timeouts or other message format</span>
<a name="l01827"></a>01827 <span class="comment">                                                         errors are detected. */</span>
<a name="l01828"></a>01828 <span class="preprocessor">#else</span>
<a name="l01829"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a774a981974642132f86e3c3d6834cd79">01829</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a774a981974642132f86e3c3d6834cd79">max_p0</a>                       : 6;
<a name="l01830"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a214045a1b4bcbd11c5f5681bd39c9d96">01830</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a214045a1b4bcbd11c5f5681bd39c9d96">reserved_6_7</a>                 : 2;
<a name="l01831"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a31a54c1570dad8e9e3e713fd5498c44b">01831</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a31a54c1570dad8e9e3e713fd5498c44b">max_p1</a>                       : 6;
<a name="l01832"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a6bc0eca6ecfcfde0082d66d90190cd0d">01832</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a6bc0eca6ecfcfde0082d66d90190cd0d">reserved_14_15</a>               : 2;
<a name="l01833"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a6eb4ed3ea62539f205f7c63cbb460936">01833</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a6eb4ed3ea62539f205f7c63cbb460936">buf_thr</a>                      : 4;
<a name="l01834"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a9318260c688b5dda02b46ba3f7f4b32c">01834</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a9318260c688b5dda02b46ba3f7f4b32c">reserved_20_30</a>               : 11;
<a name="l01835"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a9321c22c890312d5d9e15649560da906">01835</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a9321c22c890312d5d9e15649560da906">sp_vport</a>                     : 1;
<a name="l01836"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a8a01789910631109a340c2eddb9c9368">01836</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a8a01789910631109a340c2eddb9c9368">max_s0</a>                       : 6;
<a name="l01837"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a91d4ce92373d28720f185ca05ae7548a">01837</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a91d4ce92373d28720f185ca05ae7548a">reserved_38_39</a>               : 2;
<a name="l01838"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#ae43b21326a7d6852e138bbbc72e0084b">01838</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#ae43b21326a7d6852e138bbbc72e0084b">max_s1</a>                       : 6;
<a name="l01839"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a03f09ebf9e011b2462dea472b542f926">01839</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a03f09ebf9e011b2462dea472b542f926">reserved_46_47</a>               : 2;
<a name="l01840"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#aaf983a4592bac258eac886980533688f">01840</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#aaf983a4592bac258eac886980533688f">max_tot</a>                      : 6;
<a name="l01841"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a05de7379d413fc26b248906831ec22c3">01841</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html#a05de7379d413fc26b248906831ec22c3">reserved_54_63</a>               : 10;
<a name="l01842"></a>01842 <span class="preprocessor">#endif</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a5f927efe85933091771762afa4dc0895">cn63xx</a>;
<a name="l01844"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a17d7773ee1fd84136457093b55b6bf11">01844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html">cvmx_sriox_imsg_vport_thr_cn63xx</a> <a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a17d7773ee1fd84136457093b55b6bf11">cn63xxp1</a>;
<a name="l01845"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a0ef34781f490d28ebd4072a97c627530">01845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__cn63xx.html">cvmx_sriox_imsg_vport_thr_cn63xx</a> <a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a0ef34781f490d28ebd4072a97c627530">cn66xx</a>;
<a name="l01846"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a814194c1b3588974535d4beea0ab84f6">01846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__vport__thr_1_1cvmx__sriox__imsg__vport__thr__s.html">cvmx_sriox_imsg_vport_thr_s</a>    <a class="code" href="unioncvmx__sriox__imsg__vport__thr.html#a814194c1b3588974535d4beea0ab84f6">cnf75xx</a>;
<a name="l01847"></a>01847 };
<a name="l01848"></a><a class="code" href="cvmx-sriox-defs_8h.html#aca13efca92403d05b3b18133531811d3">01848</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__vport__thr.html" title="cvmx_srio::_imsg_vport_thr">cvmx_sriox_imsg_vport_thr</a> <a class="code" href="unioncvmx__sriox__imsg__vport__thr.html" title="cvmx_srio::_imsg_vport_thr">cvmx_sriox_imsg_vport_thr_t</a>;
<a name="l01849"></a>01849 <span class="comment"></span>
<a name="l01850"></a>01850 <span class="comment">/**</span>
<a name="l01851"></a>01851 <span class="comment"> * cvmx_srio#_imsg_vport_thr2</span>
<a name="l01852"></a>01852 <span class="comment"> *</span>
<a name="l01853"></a>01853 <span class="comment"> * SRIO_IMSG_VPORT_THR2 = SRIO Incoming Message Virtual Port Additional Threshold</span>
<a name="l01854"></a>01854 <span class="comment"> *</span>
<a name="l01855"></a>01855 <span class="comment"> * The SRIO Incoming Message Virtual Port Additional Threshold Register</span>
<a name="l01856"></a>01856 <span class="comment"> *</span>
<a name="l01857"></a>01857 <span class="comment"> * Notes:</span>
<a name="l01858"></a>01858 <span class="comment"> * Additional vport thresholds for SRIO MACs 2 and 3.  This register is only used in SRIO0 and is only</span>
<a name="l01859"></a>01859 <span class="comment"> * used when the QLM0 is configured as x1 lanes or x2 lanes.  In the x1 case the maximum number of</span>
<a name="l01860"></a>01860 <span class="comment"> * VPORTs is limited to 44.  In the x2 case the maximum number of VPORTs is limited to 46.  These</span>
<a name="l01861"></a>01861 <span class="comment"> * values are ignored in the x4 configuration.  This register can be accessed regardless of the value</span>
<a name="l01862"></a>01862 <span class="comment"> * in SRIO(0,2..3)_STATUS_REG.ACCESS and is not effected by MAC reset.</span>
<a name="l01863"></a>01863 <span class="comment"> *</span>
<a name="l01864"></a>01864 <span class="comment"> * Clk_Rst:        SRIO(0,2..3)_IMSG_VPORT_THR     sclk    srst_n</span>
<a name="l01865"></a>01865 <span class="comment"> */</span>
<a name="l01866"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html">01866</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html" title="cvmx_srio::_imsg_vport_thr2">cvmx_sriox_imsg_vport_thr2</a> {
<a name="l01867"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html#ae520725b6d8f0c6490b988eb4cb4a7cf">01867</a>     uint64_t <a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html#ae520725b6d8f0c6490b988eb4cb4a7cf">u64</a>;
<a name="l01868"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html">01868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html">cvmx_sriox_imsg_vport_thr2_s</a> {
<a name="l01869"></a>01869 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01870"></a>01870 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#ac98f37245f29c36a2e7e1594a04ac294">reserved_46_63</a>               : 18;
<a name="l01871"></a>01871     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#a804e779e3e00cb90fd382b2a58245b72">max_s3</a>                       : 6;  <span class="comment">/**&lt; Sets max number of vports available to SRIO3</span>
<a name="l01872"></a>01872 <span class="comment">                                                         This field is only used in SRIO0. */</span>
<a name="l01873"></a>01873     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#aa4334b2e6a6a6178a3d1a4613068f796">reserved_38_39</a>               : 2;
<a name="l01874"></a>01874     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#ac5dbcf42d32ead2fd581ae9708c47ab2">max_s2</a>                       : 6;  <span class="comment">/**&lt; Sets max number of vports available to SRIO2</span>
<a name="l01875"></a>01875 <span class="comment">                                                         This field is only used in SRIO0. */</span>
<a name="l01876"></a>01876     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#a2bc185c99d10b1d1173a782332e8af41">reserved_0_31</a>                : 32;
<a name="l01877"></a>01877 <span class="preprocessor">#else</span>
<a name="l01878"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#a2bc185c99d10b1d1173a782332e8af41">01878</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#a2bc185c99d10b1d1173a782332e8af41">reserved_0_31</a>                : 32;
<a name="l01879"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#ac5dbcf42d32ead2fd581ae9708c47ab2">01879</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#ac5dbcf42d32ead2fd581ae9708c47ab2">max_s2</a>                       : 6;
<a name="l01880"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#aa4334b2e6a6a6178a3d1a4613068f796">01880</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#aa4334b2e6a6a6178a3d1a4613068f796">reserved_38_39</a>               : 2;
<a name="l01881"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#a804e779e3e00cb90fd382b2a58245b72">01881</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#a804e779e3e00cb90fd382b2a58245b72">max_s3</a>                       : 6;
<a name="l01882"></a><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#ac98f37245f29c36a2e7e1594a04ac294">01882</a>     uint64_t <a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html#ac98f37245f29c36a2e7e1594a04ac294">reserved_46_63</a>               : 18;
<a name="l01883"></a>01883 <span class="preprocessor">#endif</span>
<a name="l01884"></a>01884 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html#a5ad9962e3ac296f89c49722337f2dec5">s</a>;
<a name="l01885"></a><a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html#ae7c8bdedd9bc35994b7da7687e94c15d">01885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__imsg__vport__thr2_1_1cvmx__sriox__imsg__vport__thr2__s.html">cvmx_sriox_imsg_vport_thr2_s</a>   <a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html#ae7c8bdedd9bc35994b7da7687e94c15d">cn66xx</a>;
<a name="l01886"></a>01886 };
<a name="l01887"></a><a class="code" href="cvmx-sriox-defs_8h.html#a3e681068741c87acb407bbf2c1fd67f6">01887</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html" title="cvmx_srio::_imsg_vport_thr2">cvmx_sriox_imsg_vport_thr2</a> <a class="code" href="unioncvmx__sriox__imsg__vport__thr2.html" title="cvmx_srio::_imsg_vport_thr2">cvmx_sriox_imsg_vport_thr2_t</a>;
<a name="l01888"></a>01888 <span class="comment"></span>
<a name="l01889"></a>01889 <span class="comment">/**</span>
<a name="l01890"></a>01890 <span class="comment"> * cvmx_srio#_int2_enable</span>
<a name="l01891"></a>01891 <span class="comment"> *</span>
<a name="l01892"></a>01892 <span class="comment"> * SRIO_INT2_ENABLE = SRIO Interrupt 2 Enable</span>
<a name="l01893"></a>01893 <span class="comment"> *</span>
<a name="l01894"></a>01894 <span class="comment"> * Allows SRIO to generate additional interrupts when corresponding enable bit is set.</span>
<a name="l01895"></a>01895 <span class="comment"> *</span>
<a name="l01896"></a>01896 <span class="comment"> * Notes:</span>
<a name="l01897"></a>01897 <span class="comment"> * This register enables interrupts in SRIO(0,2..3)_INT2_REG that can be asserted while the MAC is in reset.</span>
<a name="l01898"></a>01898 <span class="comment"> *  The register can be accessed/modified regardless of the value of SRIO(0,2..3)_STATUS_REG.ACCESS.</span>
<a name="l01899"></a>01899 <span class="comment"> *</span>
<a name="l01900"></a>01900 <span class="comment"> * Clk_Rst:        SRIO(0,2..3)_INT2_ENABLE        sclk    srst_n</span>
<a name="l01901"></a>01901 <span class="comment"> */</span>
<a name="l01902"></a><a class="code" href="unioncvmx__sriox__int2__enable.html">01902</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int2__enable.html" title="cvmx_srio::_int2_enable">cvmx_sriox_int2_enable</a> {
<a name="l01903"></a><a class="code" href="unioncvmx__sriox__int2__enable.html#ae60c2dfd13f61ef9f19baca60127df52">01903</a>     uint64_t <a class="code" href="unioncvmx__sriox__int2__enable.html#ae60c2dfd13f61ef9f19baca60127df52">u64</a>;
<a name="l01904"></a><a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html">01904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html">cvmx_sriox_int2_enable_s</a> {
<a name="l01905"></a>01905 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01906"></a>01906 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html#a14c7ee72971b62e86565ba1b1715e556">reserved_1_63</a>                : 63;
<a name="l01907"></a>01907     uint64_t <a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html#af665889028305115f259c0153b84b867">pko_rst</a>                      : 1;  <span class="comment">/**&lt; PKO Reset Error Enable */</span>
<a name="l01908"></a>01908 <span class="preprocessor">#else</span>
<a name="l01909"></a><a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html#af665889028305115f259c0153b84b867">01909</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html#af665889028305115f259c0153b84b867">pko_rst</a>                      : 1;
<a name="l01910"></a><a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html#a14c7ee72971b62e86565ba1b1715e556">01910</a>     uint64_t <a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html#a14c7ee72971b62e86565ba1b1715e556">reserved_1_63</a>                : 63;
<a name="l01911"></a>01911 <span class="preprocessor">#endif</span>
<a name="l01912"></a>01912 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int2__enable.html#a5237d577ae4be3e80df3a6d5a8c45491">s</a>;
<a name="l01913"></a><a class="code" href="unioncvmx__sriox__int2__enable.html#aa67cc2916b2d32a298b26b80cf089f95">01913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html">cvmx_sriox_int2_enable_s</a>       <a class="code" href="unioncvmx__sriox__int2__enable.html#aa67cc2916b2d32a298b26b80cf089f95">cn63xx</a>;
<a name="l01914"></a><a class="code" href="unioncvmx__sriox__int2__enable.html#a2783c51993e801d96c169acf2c6058a0">01914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int2__enable_1_1cvmx__sriox__int2__enable__s.html">cvmx_sriox_int2_enable_s</a>       <a class="code" href="unioncvmx__sriox__int2__enable.html#a2783c51993e801d96c169acf2c6058a0">cn66xx</a>;
<a name="l01915"></a>01915 };
<a name="l01916"></a><a class="code" href="cvmx-sriox-defs_8h.html#ae44a5b8bbd6b3b1a5739aabf76d0b08c">01916</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int2__enable.html" title="cvmx_srio::_int2_enable">cvmx_sriox_int2_enable</a> <a class="code" href="unioncvmx__sriox__int2__enable.html" title="cvmx_srio::_int2_enable">cvmx_sriox_int2_enable_t</a>;
<a name="l01917"></a>01917 <span class="comment"></span>
<a name="l01918"></a>01918 <span class="comment">/**</span>
<a name="l01919"></a>01919 <span class="comment"> * cvmx_srio#_int2_reg</span>
<a name="l01920"></a>01920 <span class="comment"> *</span>
<a name="l01921"></a>01921 <span class="comment"> * SRIO_INT2_REG = SRIO Interrupt 2 Register</span>
<a name="l01922"></a>01922 <span class="comment"> *</span>
<a name="l01923"></a>01923 <span class="comment"> * Displays and clears which enabled interrupts have occured</span>
<a name="l01924"></a>01924 <span class="comment"> *</span>
<a name="l01925"></a>01925 <span class="comment"> * Notes:</span>
<a name="l01926"></a>01926 <span class="comment"> * This register provides interrupt status. Unlike SRIO*_INT_REG, SRIO*_INT2_REG can be accessed</span>
<a name="l01927"></a>01927 <span class="comment"> *  whenever the SRIO is present, regardless of whether the corresponding SRIO is in reset or not.</span>
<a name="l01928"></a>01928 <span class="comment"> *  INT_SUM shows the status of the interrupts in SRIO(0,2..3)_INT_REG.  Any set bits written to this</span>
<a name="l01929"></a>01929 <span class="comment"> *  register clear the corresponding interrupt.  The register can be accessed/modified regardless of</span>
<a name="l01930"></a>01930 <span class="comment"> *  the value of SRIO(0,2..3)_STATUS_REG.ACCESS and probably should be the first register read when an SRIO</span>
<a name="l01931"></a>01931 <span class="comment"> *  interrupt occurs.</span>
<a name="l01932"></a>01932 <span class="comment"> *</span>
<a name="l01933"></a>01933 <span class="comment"> * Clk_Rst:        SRIO(0,2..3)_INT2_REG   sclk    srst_n</span>
<a name="l01934"></a>01934 <span class="comment"> */</span>
<a name="l01935"></a><a class="code" href="unioncvmx__sriox__int2__reg.html">01935</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int2__reg.html" title="cvmx_srio::_int2_reg">cvmx_sriox_int2_reg</a> {
<a name="l01936"></a><a class="code" href="unioncvmx__sriox__int2__reg.html#a6c48c447f736f83fad58019e54900144">01936</a>     uint64_t <a class="code" href="unioncvmx__sriox__int2__reg.html#a6c48c447f736f83fad58019e54900144">u64</a>;
<a name="l01937"></a><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html">01937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html">cvmx_sriox_int2_reg_s</a> {
<a name="l01938"></a>01938 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01939"></a>01939 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#acb36cf79b057344ac2d3126bca449414">reserved_32_63</a>               : 32;
<a name="l01940"></a>01940     uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#ab0056ed5358499e5ad7c7b90582f2687">int_sum</a>                      : 1;  <span class="comment">/**&lt; Interrupt Set and Enabled in SRIO(0,2..3)_INT_REG */</span>
<a name="l01941"></a>01941     uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#a40b944947421c77c8557d55ed1a0bb2a">reserved_1_30</a>                : 30;
<a name="l01942"></a>01942     uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#a0d9a976a853fabe8e67ac66bfbc6ee9a">pko_rst</a>                      : 1;  <span class="comment">/**&lt; PKO Reset Error - Message Received from PKO while</span>
<a name="l01943"></a>01943 <span class="comment">                                                         MAC in reset. */</span>
<a name="l01944"></a>01944 <span class="preprocessor">#else</span>
<a name="l01945"></a><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#a0d9a976a853fabe8e67ac66bfbc6ee9a">01945</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#a0d9a976a853fabe8e67ac66bfbc6ee9a">pko_rst</a>                      : 1;
<a name="l01946"></a><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#a40b944947421c77c8557d55ed1a0bb2a">01946</a>     uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#a40b944947421c77c8557d55ed1a0bb2a">reserved_1_30</a>                : 30;
<a name="l01947"></a><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#ab0056ed5358499e5ad7c7b90582f2687">01947</a>     uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#ab0056ed5358499e5ad7c7b90582f2687">int_sum</a>                      : 1;
<a name="l01948"></a><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#acb36cf79b057344ac2d3126bca449414">01948</a>     uint64_t <a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html#acb36cf79b057344ac2d3126bca449414">reserved_32_63</a>               : 32;
<a name="l01949"></a>01949 <span class="preprocessor">#endif</span>
<a name="l01950"></a>01950 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int2__reg.html#a46ed9e54ef7f6ac9cd16df3417b2fdcc">s</a>;
<a name="l01951"></a><a class="code" href="unioncvmx__sriox__int2__reg.html#a729e7490c12c389fa736c63767e7b1e0">01951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html">cvmx_sriox_int2_reg_s</a>          <a class="code" href="unioncvmx__sriox__int2__reg.html#a729e7490c12c389fa736c63767e7b1e0">cn63xx</a>;
<a name="l01952"></a><a class="code" href="unioncvmx__sriox__int2__reg.html#ad219e4365b00bd8047b95180253fadde">01952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int2__reg_1_1cvmx__sriox__int2__reg__s.html">cvmx_sriox_int2_reg_s</a>          <a class="code" href="unioncvmx__sriox__int2__reg.html#ad219e4365b00bd8047b95180253fadde">cn66xx</a>;
<a name="l01953"></a>01953 };
<a name="l01954"></a><a class="code" href="cvmx-sriox-defs_8h.html#a6c5c849c50bc6be486308b4ccadb49e6">01954</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int2__reg.html" title="cvmx_srio::_int2_reg">cvmx_sriox_int2_reg</a> <a class="code" href="unioncvmx__sriox__int2__reg.html" title="cvmx_srio::_int2_reg">cvmx_sriox_int2_reg_t</a>;
<a name="l01955"></a>01955 <span class="comment"></span>
<a name="l01956"></a>01956 <span class="comment">/**</span>
<a name="l01957"></a>01957 <span class="comment"> * cvmx_srio#_int_enable</span>
<a name="l01958"></a>01958 <span class="comment"> *</span>
<a name="l01959"></a>01959 <span class="comment"> * SRIO_INT_ENABLE = SRIO Interrupt Enable</span>
<a name="l01960"></a>01960 <span class="comment"> *</span>
<a name="l01961"></a>01961 <span class="comment"> * Allows SRIO to generate interrupts when corresponding enable bit is set.</span>
<a name="l01962"></a>01962 <span class="comment"> *</span>
<a name="l01963"></a>01963 <span class="comment"> * Notes:</span>
<a name="l01964"></a>01964 <span class="comment"> * This register enables interrupts.</span>
<a name="l01965"></a>01965 <span class="comment"> *</span>
<a name="l01966"></a>01966 <span class="comment"> * Clk_Rst:        SRIO(0,2..3)_INT_ENABLE hclk    hrst_n</span>
<a name="l01967"></a>01967 <span class="comment"> */</span>
<a name="l01968"></a><a class="code" href="unioncvmx__sriox__int__enable.html">01968</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__enable.html" title="cvmx_srio::_int_enable">cvmx_sriox_int_enable</a> {
<a name="l01969"></a><a class="code" href="unioncvmx__sriox__int__enable.html#a3aae908936ff52d5d40b9147013822bf">01969</a>     uint64_t <a class="code" href="unioncvmx__sriox__int__enable.html#a3aae908936ff52d5d40b9147013822bf">u64</a>;
<a name="l01970"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html">01970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html">cvmx_sriox_int_enable_s</a> {
<a name="l01971"></a>01971 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01972"></a>01972 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#afacea93d1343c0edea537312d315b04b">reserved_27_63</a>               : 37;
<a name="l01973"></a>01973     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a5d03a35b38ea51371b711a9410cf4f53">zero_pkt</a>                     : 1;  <span class="comment">/**&lt; Received Incoming SRIO Zero byte packet */</span>
<a name="l01974"></a>01974     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a3abf26b4a86585853b9198984e2c412a">ttl_tout</a>                     : 1;  <span class="comment">/**&lt; Outgoing Packet Time to Live Timeout */</span>
<a name="l01975"></a>01975     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#affa59beb9c360afdf4e2cbb4ce469cae">fail</a>                         : 1;  <span class="comment">/**&lt; ERB Error Rate reached Fail Count */</span>
<a name="l01976"></a>01976     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af74033100ebc6a582c3bb6db724c11f0">degrade</a>                      : 1;  <span class="comment">/**&lt; ERB Error Rate reached Degrade Count */</span>
<a name="l01977"></a>01977     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af16477f2aca6e26f77bd7addb2566ef0">mac_buf</a>                      : 1;  <span class="comment">/**&lt; SRIO MAC Buffer CRC Error */</span>
<a name="l01978"></a>01978     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a19c148d377bc8abda30dac91b2af3a41">f_error</a>                      : 1;  <span class="comment">/**&lt; SRIO Fatal Port Error (MAC reset required) */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a8f109b72b03fea63d77304961888dfbc">rtry_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Retry Threshold Exceeded */</span>
<a name="l01980"></a>01980     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a3ee0f41392976af92dc411ca4bf0b773">pko_err</a>                      : 1;  <span class="comment">/**&lt; Outbound Message Received PKO Error */</span>
<a name="l01981"></a>01981     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a4021fda13cb8219ad963bf391e55314d">omsg_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Invalid Descriptor Error */</span>
<a name="l01982"></a>01982     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a972dd77f83e76f3dc5da337f5a014cb8">omsg1</a>                        : 1;  <span class="comment">/**&lt; Controller 1 Outbound Message Complete */</span>
<a name="l01983"></a>01983     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a2bc1a3219f4d51a0c5837c2d5dd8c17d">omsg0</a>                        : 1;  <span class="comment">/**&lt; Controller 0 Outbound Message Complete */</span>
<a name="l01984"></a>01984     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a59bd97194367a057f49b8c4d4f978924">link_up</a>                      : 1;  <span class="comment">/**&lt; Serial Link going from Inactive to Active */</span>
<a name="l01985"></a>01985     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ac389a0e7186e1fd92f9430280ebad0d6">link_dwn</a>                     : 1;  <span class="comment">/**&lt; Serial Link going from Active to Inactive */</span>
<a name="l01986"></a>01986     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a1b07f15d85f3551e46d7097036c70931">phy_erb</a>                      : 1;  <span class="comment">/**&lt; Physical Layer Error detected in ERB */</span>
<a name="l01987"></a>01987     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#acc6a9bde3a4c9748256ca48d7a32a968">log_erb</a>                      : 1;  <span class="comment">/**&lt; Logical/Transport Layer Error detected in ERB */</span>
<a name="l01988"></a>01988     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a5315297d62e9482cb025014f1acbe4d4">soft_rx</a>                      : 1;  <span class="comment">/**&lt; Incoming Packet received by Soft Packet FIFO */</span>
<a name="l01989"></a>01989     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a7ff856d93010014dc92094843a0d0e03">soft_tx</a>                      : 1;  <span class="comment">/**&lt; Outgoing Packet sent by Soft Packet FIFO */</span>
<a name="l01990"></a>01990     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af0f3af7501ccaae78c44724c666b8f11">mce_rx</a>                       : 1;  <span class="comment">/**&lt; Incoming Multicast Event Symbol */</span>
<a name="l01991"></a>01991     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ad5c711ae5295e11cdd9e931125ffe749">mce_tx</a>                       : 1;  <span class="comment">/**&lt; Outgoing Multicast Event Transmit Complete */</span>
<a name="l01992"></a>01992     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ace8232733b9d53e820a90cb2edde2db1">wr_done</a>                      : 1;  <span class="comment">/**&lt; Outgoing Last Nwrite_R DONE Response Received. */</span>
<a name="l01993"></a>01993     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#aa34c7ba4d7be7914962e9f103d275d51">sli_err</a>                      : 1;  <span class="comment">/**&lt; Unsupported S2M Transaction Received. */</span>
<a name="l01994"></a>01994     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#adf8d8c69c197cb97ac65d43edc556d5c">deny_wr</a>                      : 1;  <span class="comment">/**&lt; Incoming Maint_Wr Access to Denied Bar Registers. */</span>
<a name="l01995"></a>01995     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a4fcada5e18f3a4ec2c0072a24cf02682">bar_err</a>                      : 1;  <span class="comment">/**&lt; Incoming Access Crossing/Missing BAR Address */</span>
<a name="l01996"></a>01996     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#acb43434e07756435d4e2382f27cbeab1">maint_op</a>                     : 1;  <span class="comment">/**&lt; Internal Maintenance Operation Complete. */</span>
<a name="l01997"></a>01997     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#aa6a794d083bc46a5b21cfa5541b18528">rxbell</a>                       : 1;  <span class="comment">/**&lt; One or more Incoming Doorbells Received. */</span>
<a name="l01998"></a>01998     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#addeecc29aab226b657298d09e97e3dcf">bell_err</a>                     : 1;  <span class="comment">/**&lt; Outgoing Doorbell Timeout, Retry or Error. */</span>
<a name="l01999"></a>01999     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#add5c8d5d9fcf3c90e3f2203d7bb1daab">txbell</a>                       : 1;  <span class="comment">/**&lt; Outgoing Doorbell Complete. */</span>
<a name="l02000"></a>02000 <span class="preprocessor">#else</span>
<a name="l02001"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#add5c8d5d9fcf3c90e3f2203d7bb1daab">02001</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#add5c8d5d9fcf3c90e3f2203d7bb1daab">txbell</a>                       : 1;
<a name="l02002"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#addeecc29aab226b657298d09e97e3dcf">02002</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#addeecc29aab226b657298d09e97e3dcf">bell_err</a>                     : 1;
<a name="l02003"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#aa6a794d083bc46a5b21cfa5541b18528">02003</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#aa6a794d083bc46a5b21cfa5541b18528">rxbell</a>                       : 1;
<a name="l02004"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#acb43434e07756435d4e2382f27cbeab1">02004</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#acb43434e07756435d4e2382f27cbeab1">maint_op</a>                     : 1;
<a name="l02005"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a4fcada5e18f3a4ec2c0072a24cf02682">02005</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a4fcada5e18f3a4ec2c0072a24cf02682">bar_err</a>                      : 1;
<a name="l02006"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#adf8d8c69c197cb97ac65d43edc556d5c">02006</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#adf8d8c69c197cb97ac65d43edc556d5c">deny_wr</a>                      : 1;
<a name="l02007"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#aa34c7ba4d7be7914962e9f103d275d51">02007</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#aa34c7ba4d7be7914962e9f103d275d51">sli_err</a>                      : 1;
<a name="l02008"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ace8232733b9d53e820a90cb2edde2db1">02008</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ace8232733b9d53e820a90cb2edde2db1">wr_done</a>                      : 1;
<a name="l02009"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ad5c711ae5295e11cdd9e931125ffe749">02009</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ad5c711ae5295e11cdd9e931125ffe749">mce_tx</a>                       : 1;
<a name="l02010"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af0f3af7501ccaae78c44724c666b8f11">02010</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af0f3af7501ccaae78c44724c666b8f11">mce_rx</a>                       : 1;
<a name="l02011"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a7ff856d93010014dc92094843a0d0e03">02011</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a7ff856d93010014dc92094843a0d0e03">soft_tx</a>                      : 1;
<a name="l02012"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a5315297d62e9482cb025014f1acbe4d4">02012</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a5315297d62e9482cb025014f1acbe4d4">soft_rx</a>                      : 1;
<a name="l02013"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#acc6a9bde3a4c9748256ca48d7a32a968">02013</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#acc6a9bde3a4c9748256ca48d7a32a968">log_erb</a>                      : 1;
<a name="l02014"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a1b07f15d85f3551e46d7097036c70931">02014</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a1b07f15d85f3551e46d7097036c70931">phy_erb</a>                      : 1;
<a name="l02015"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ac389a0e7186e1fd92f9430280ebad0d6">02015</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#ac389a0e7186e1fd92f9430280ebad0d6">link_dwn</a>                     : 1;
<a name="l02016"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a59bd97194367a057f49b8c4d4f978924">02016</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a59bd97194367a057f49b8c4d4f978924">link_up</a>                      : 1;
<a name="l02017"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a2bc1a3219f4d51a0c5837c2d5dd8c17d">02017</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a2bc1a3219f4d51a0c5837c2d5dd8c17d">omsg0</a>                        : 1;
<a name="l02018"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a972dd77f83e76f3dc5da337f5a014cb8">02018</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a972dd77f83e76f3dc5da337f5a014cb8">omsg1</a>                        : 1;
<a name="l02019"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a4021fda13cb8219ad963bf391e55314d">02019</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a4021fda13cb8219ad963bf391e55314d">omsg_err</a>                     : 1;
<a name="l02020"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a3ee0f41392976af92dc411ca4bf0b773">02020</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a3ee0f41392976af92dc411ca4bf0b773">pko_err</a>                      : 1;
<a name="l02021"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a8f109b72b03fea63d77304961888dfbc">02021</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a8f109b72b03fea63d77304961888dfbc">rtry_err</a>                     : 1;
<a name="l02022"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a19c148d377bc8abda30dac91b2af3a41">02022</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a19c148d377bc8abda30dac91b2af3a41">f_error</a>                      : 1;
<a name="l02023"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af16477f2aca6e26f77bd7addb2566ef0">02023</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af16477f2aca6e26f77bd7addb2566ef0">mac_buf</a>                      : 1;
<a name="l02024"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af74033100ebc6a582c3bb6db724c11f0">02024</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#af74033100ebc6a582c3bb6db724c11f0">degrade</a>                      : 1;
<a name="l02025"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#affa59beb9c360afdf4e2cbb4ce469cae">02025</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#affa59beb9c360afdf4e2cbb4ce469cae">fail</a>                         : 1;
<a name="l02026"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a3abf26b4a86585853b9198984e2c412a">02026</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a3abf26b4a86585853b9198984e2c412a">ttl_tout</a>                     : 1;
<a name="l02027"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a5d03a35b38ea51371b711a9410cf4f53">02027</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#a5d03a35b38ea51371b711a9410cf4f53">zero_pkt</a>                     : 1;
<a name="l02028"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#afacea93d1343c0edea537312d315b04b">02028</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html#afacea93d1343c0edea537312d315b04b">reserved_27_63</a>               : 37;
<a name="l02029"></a>02029 <span class="preprocessor">#endif</span>
<a name="l02030"></a>02030 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__enable.html#af0816e56f2e802f839df5d983ee6bf17">s</a>;
<a name="l02031"></a><a class="code" href="unioncvmx__sriox__int__enable.html#a96294f303eddf81b7b7133009320256d">02031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html">cvmx_sriox_int_enable_s</a>        <a class="code" href="unioncvmx__sriox__int__enable.html#a96294f303eddf81b7b7133009320256d">cn63xx</a>;
<a name="l02032"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html">02032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html">cvmx_sriox_int_enable_cn63xxp1</a> {
<a name="l02033"></a>02033 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a5d9363e7d5ffd706c5c4ddda4471c48b">reserved_22_63</a>               : 42;
<a name="l02035"></a>02035     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a1094cf8b56a3de71bf49b3bc99334631">f_error</a>                      : 1;  <span class="comment">/**&lt; SRIO Fatal Port Error (MAC reset required) */</span>
<a name="l02036"></a>02036     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a1918d157dc5f4ea98e3155274634b7e6">rtry_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Retry Threshold Exceeded */</span>
<a name="l02037"></a>02037     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a3ba92d970731c0a06957b5cb3b13ec94">pko_err</a>                      : 1;  <span class="comment">/**&lt; Outbound Message Received PKO Error */</span>
<a name="l02038"></a>02038     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#abf4340c187e6347a12371558f570857f">omsg_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Invalid Descriptor Error */</span>
<a name="l02039"></a>02039     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a6d13010ff2e37c2403552262b3b03b6d">omsg1</a>                        : 1;  <span class="comment">/**&lt; Controller 1 Outbound Message Complete */</span>
<a name="l02040"></a>02040     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a636c578c25bc25b3a08b8310ece72e35">omsg0</a>                        : 1;  <span class="comment">/**&lt; Controller 0 Outbound Message Complete */</span>
<a name="l02041"></a>02041     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a82a454a872ef058ff25431c83bb19125">link_up</a>                      : 1;  <span class="comment">/**&lt; Serial Link going from Inactive to Active */</span>
<a name="l02042"></a>02042     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a55a6adb29c2ee53e0c2aaa5374ce8d67">link_dwn</a>                     : 1;  <span class="comment">/**&lt; Serial Link going from Active to Inactive */</span>
<a name="l02043"></a>02043     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a60067f10ea70cfc828a26f7774e608d7">phy_erb</a>                      : 1;  <span class="comment">/**&lt; Physical Layer Error detected in ERB */</span>
<a name="l02044"></a>02044     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a644e027d878cd7514c33c0d0d6e2f03d">log_erb</a>                      : 1;  <span class="comment">/**&lt; Logical/Transport Layer Error detected in ERB */</span>
<a name="l02045"></a>02045     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a80dea1752e8f2d9d80fec9a1ed89528a">soft_rx</a>                      : 1;  <span class="comment">/**&lt; Incoming Packet received by Soft Packet FIFO */</span>
<a name="l02046"></a>02046     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a50c13961587b02975c8d4cd01c9c10cf">soft_tx</a>                      : 1;  <span class="comment">/**&lt; Outgoing Packet sent by Soft Packet FIFO */</span>
<a name="l02047"></a>02047     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af6a7a04a2e83f89ea558b2bad5fce3ba">mce_rx</a>                       : 1;  <span class="comment">/**&lt; Incoming Multicast Event Symbol */</span>
<a name="l02048"></a>02048     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a339f4ee8d98a7f165a6335fb1cd0cfab">mce_tx</a>                       : 1;  <span class="comment">/**&lt; Outgoing Multicast Event Transmit Complete */</span>
<a name="l02049"></a>02049     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af93f4a6601a8861697a3b01e723e39f4">wr_done</a>                      : 1;  <span class="comment">/**&lt; Outgoing Last Nwrite_R DONE Response Received. */</span>
<a name="l02050"></a>02050     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a352d09ba861795a2d1a8555a54208b4d">sli_err</a>                      : 1;  <span class="comment">/**&lt; Unsupported S2M Transaction Received. */</span>
<a name="l02051"></a>02051     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a277b97813778e3f85598b45eb3faaa6a">deny_wr</a>                      : 1;  <span class="comment">/**&lt; Incoming Maint_Wr Access to Denied Bar Registers. */</span>
<a name="l02052"></a>02052     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#ace9b7e53ca4aef60c00ebf92391b35f3">bar_err</a>                      : 1;  <span class="comment">/**&lt; Incoming Access Crossing/Missing BAR Address */</span>
<a name="l02053"></a>02053     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af94860a5bcd6b73487325abf99d284de">maint_op</a>                     : 1;  <span class="comment">/**&lt; Internal Maintenance Operation Complete. */</span>
<a name="l02054"></a>02054     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a58f60ae6717a70d343336aaef6b4036f">rxbell</a>                       : 1;  <span class="comment">/**&lt; One or more Incoming Doorbells Received. */</span>
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af5c514633545258645678b10f9027409">bell_err</a>                     : 1;  <span class="comment">/**&lt; Outgoing Doorbell Timeout, Retry or Error. */</span>
<a name="l02056"></a>02056     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#ab9a70d48ae93fa44858fa202428ad882">txbell</a>                       : 1;  <span class="comment">/**&lt; Outgoing Doorbell Complete. */</span>
<a name="l02057"></a>02057 <span class="preprocessor">#else</span>
<a name="l02058"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#ab9a70d48ae93fa44858fa202428ad882">02058</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#ab9a70d48ae93fa44858fa202428ad882">txbell</a>                       : 1;
<a name="l02059"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af5c514633545258645678b10f9027409">02059</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af5c514633545258645678b10f9027409">bell_err</a>                     : 1;
<a name="l02060"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a58f60ae6717a70d343336aaef6b4036f">02060</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a58f60ae6717a70d343336aaef6b4036f">rxbell</a>                       : 1;
<a name="l02061"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af94860a5bcd6b73487325abf99d284de">02061</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af94860a5bcd6b73487325abf99d284de">maint_op</a>                     : 1;
<a name="l02062"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#ace9b7e53ca4aef60c00ebf92391b35f3">02062</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#ace9b7e53ca4aef60c00ebf92391b35f3">bar_err</a>                      : 1;
<a name="l02063"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a277b97813778e3f85598b45eb3faaa6a">02063</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a277b97813778e3f85598b45eb3faaa6a">deny_wr</a>                      : 1;
<a name="l02064"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a352d09ba861795a2d1a8555a54208b4d">02064</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a352d09ba861795a2d1a8555a54208b4d">sli_err</a>                      : 1;
<a name="l02065"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af93f4a6601a8861697a3b01e723e39f4">02065</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af93f4a6601a8861697a3b01e723e39f4">wr_done</a>                      : 1;
<a name="l02066"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a339f4ee8d98a7f165a6335fb1cd0cfab">02066</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a339f4ee8d98a7f165a6335fb1cd0cfab">mce_tx</a>                       : 1;
<a name="l02067"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af6a7a04a2e83f89ea558b2bad5fce3ba">02067</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#af6a7a04a2e83f89ea558b2bad5fce3ba">mce_rx</a>                       : 1;
<a name="l02068"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a50c13961587b02975c8d4cd01c9c10cf">02068</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a50c13961587b02975c8d4cd01c9c10cf">soft_tx</a>                      : 1;
<a name="l02069"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a80dea1752e8f2d9d80fec9a1ed89528a">02069</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a80dea1752e8f2d9d80fec9a1ed89528a">soft_rx</a>                      : 1;
<a name="l02070"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a644e027d878cd7514c33c0d0d6e2f03d">02070</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a644e027d878cd7514c33c0d0d6e2f03d">log_erb</a>                      : 1;
<a name="l02071"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a60067f10ea70cfc828a26f7774e608d7">02071</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a60067f10ea70cfc828a26f7774e608d7">phy_erb</a>                      : 1;
<a name="l02072"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a55a6adb29c2ee53e0c2aaa5374ce8d67">02072</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a55a6adb29c2ee53e0c2aaa5374ce8d67">link_dwn</a>                     : 1;
<a name="l02073"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a82a454a872ef058ff25431c83bb19125">02073</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a82a454a872ef058ff25431c83bb19125">link_up</a>                      : 1;
<a name="l02074"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a636c578c25bc25b3a08b8310ece72e35">02074</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a636c578c25bc25b3a08b8310ece72e35">omsg0</a>                        : 1;
<a name="l02075"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a6d13010ff2e37c2403552262b3b03b6d">02075</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a6d13010ff2e37c2403552262b3b03b6d">omsg1</a>                        : 1;
<a name="l02076"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#abf4340c187e6347a12371558f570857f">02076</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#abf4340c187e6347a12371558f570857f">omsg_err</a>                     : 1;
<a name="l02077"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a3ba92d970731c0a06957b5cb3b13ec94">02077</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a3ba92d970731c0a06957b5cb3b13ec94">pko_err</a>                      : 1;
<a name="l02078"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a1918d157dc5f4ea98e3155274634b7e6">02078</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a1918d157dc5f4ea98e3155274634b7e6">rtry_err</a>                     : 1;
<a name="l02079"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a1094cf8b56a3de71bf49b3bc99334631">02079</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a1094cf8b56a3de71bf49b3bc99334631">f_error</a>                      : 1;
<a name="l02080"></a><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a5d9363e7d5ffd706c5c4ddda4471c48b">02080</a>     uint64_t <a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__cn63xxp1.html#a5d9363e7d5ffd706c5c4ddda4471c48b">reserved_22_63</a>               : 42;
<a name="l02081"></a>02081 <span class="preprocessor">#endif</span>
<a name="l02082"></a>02082 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__enable.html#a709c7554a1223f3a8896a171cdaa283d">cn63xxp1</a>;
<a name="l02083"></a><a class="code" href="unioncvmx__sriox__int__enable.html#a16409be99a3e164eb7fd9956e8a4e967">02083</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__enable_1_1cvmx__sriox__int__enable__s.html">cvmx_sriox_int_enable_s</a>        <a class="code" href="unioncvmx__sriox__int__enable.html#a16409be99a3e164eb7fd9956e8a4e967">cn66xx</a>;
<a name="l02084"></a>02084 };
<a name="l02085"></a><a class="code" href="cvmx-sriox-defs_8h.html#a09f35a421d31db6234bd0e3634861208">02085</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__enable.html" title="cvmx_srio::_int_enable">cvmx_sriox_int_enable</a> <a class="code" href="unioncvmx__sriox__int__enable.html" title="cvmx_srio::_int_enable">cvmx_sriox_int_enable_t</a>;
<a name="l02086"></a>02086 <span class="comment"></span>
<a name="l02087"></a>02087 <span class="comment">/**</span>
<a name="l02088"></a>02088 <span class="comment"> * cvmx_srio#_int_info0</span>
<a name="l02089"></a>02089 <span class="comment"> *</span>
<a name="l02090"></a>02090 <span class="comment"> * This register contains the first header word of the illegal s2m transaction</span>
<a name="l02091"></a>02091 <span class="comment"> * associated with the SLI_ERR interrupt.  The remaining information is located</span>
<a name="l02092"></a>02092 <span class="comment"> * in SRIO()_INT_INFO1.   This register is only updated when the SLI_ERR is initially</span>
<a name="l02093"></a>02093 <span class="comment"> * detected.  Once the interrupt is cleared then additional information can be captured.</span>
<a name="l02094"></a>02094 <span class="comment"> * Common errors include:</span>
<a name="l02095"></a>02095 <span class="comment"> *</span>
<a name="l02096"></a>02096 <span class="comment"> *   1.  Load/stores with length over 32.</span>
<a name="l02097"></a>02097 <span class="comment"> *</span>
<a name="l02098"></a>02098 <span class="comment"> *   2.  Load/stores that translate to maintenance ops with a length over 8.</span>
<a name="l02099"></a>02099 <span class="comment"> *</span>
<a name="l02100"></a>02100 <span class="comment"> *   3.  Load ops that translate to atomic ops with other than 1, 2 and 4 byte accesses.</span>
<a name="l02101"></a>02101 <span class="comment"> *</span>
<a name="l02102"></a>02102 <span class="comment"> *   4.  Load/store ops with a length 0.</span>
<a name="l02103"></a>02103 <span class="comment"> *</span>
<a name="l02104"></a>02104 <span class="comment"> *   5.  Unexpected responses.</span>
<a name="l02105"></a>02105 <span class="comment"> *</span>
<a name="l02106"></a>02106 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l02107"></a>02107 <span class="comment"> */</span>
<a name="l02108"></a><a class="code" href="unioncvmx__sriox__int__info0.html">02108</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info0.html" title="cvmx_srio::_int_info0">cvmx_sriox_int_info0</a> {
<a name="l02109"></a><a class="code" href="unioncvmx__sriox__int__info0.html#a1c1764280832f9194893427b9f4d48de">02109</a>     uint64_t <a class="code" href="unioncvmx__sriox__int__info0.html#a1c1764280832f9194893427b9f4d48de">u64</a>;
<a name="l02110"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html">02110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html">cvmx_sriox_int_info0_s</a> {
<a name="l02111"></a>02111 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a168b2d264fb7f29d6c428d4af51caec2">cmd</a>                          : 4;  <span class="comment">/**&lt; Command.</span>
<a name="l02113"></a>02113 <span class="comment">                                                         0x0 = Load, outgoing read request.</span>
<a name="l02114"></a>02114 <span class="comment">                                                         0x4 = Store, outgoing write request.</span>
<a name="l02115"></a>02115 <span class="comment">                                                         0x8 = Response, outgoing read response.</span>
<a name="l02116"></a>02116 <span class="comment">                                                         _ All others are reserved and generate errors. */</span>
<a name="l02117"></a>02117     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a670cad4b4a5e3727f84788180ac5f6ce">reserved_56_59</a>               : 4;
<a name="l02118"></a>02118     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#ae073a0241040fff0ba427b63cf5e318a">tag</a>                          : 8;  <span class="comment">/**&lt; Internal transaction number */</span>
<a name="l02119"></a>02119     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a1769923c57f4172ecc0a8a8e826802c1">reserved_42_47</a>               : 6;
<a name="l02120"></a>02120     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#af25ef6b971314af267c5f71deb0c5f3a">length</a>                       : 10; <span class="comment">/**&lt; Data length in 64-bit words (load/store only). */</span>
<a name="l02121"></a>02121     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#afe997647d381a00de83c081d8bd27981">status</a>                       : 3;  <span class="comment">/**&lt; Response status.</span>
<a name="l02122"></a>02122 <span class="comment">                                                         0x0 = Success.</span>
<a name="l02123"></a>02123 <span class="comment">                                                         0x1 = Error.</span>
<a name="l02124"></a>02124 <span class="comment">                                                         _ All others reserved. */</span>
<a name="l02125"></a>02125     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#aedeee3359f00f1e36d013c9ae2825b76">reserved_16_28</a>               : 13;
<a name="l02126"></a>02126     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#aef32dd65d365ca2e8a5bb0897f07861d">be0</a>                          : 8;  <span class="comment">/**&lt; First 64-bit word byte enables (load/store only). */</span>
<a name="l02127"></a>02127     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a8c844130c4974ab60fa4e6dcdcfd33b7">be1</a>                          : 8;  <span class="comment">/**&lt; Last 64-bit word byte enables (load/store only). */</span>
<a name="l02128"></a>02128 <span class="preprocessor">#else</span>
<a name="l02129"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a8c844130c4974ab60fa4e6dcdcfd33b7">02129</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a8c844130c4974ab60fa4e6dcdcfd33b7">be1</a>                          : 8;
<a name="l02130"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#aef32dd65d365ca2e8a5bb0897f07861d">02130</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#aef32dd65d365ca2e8a5bb0897f07861d">be0</a>                          : 8;
<a name="l02131"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#aedeee3359f00f1e36d013c9ae2825b76">02131</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#aedeee3359f00f1e36d013c9ae2825b76">reserved_16_28</a>               : 13;
<a name="l02132"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#afe997647d381a00de83c081d8bd27981">02132</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#afe997647d381a00de83c081d8bd27981">status</a>                       : 3;
<a name="l02133"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#af25ef6b971314af267c5f71deb0c5f3a">02133</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#af25ef6b971314af267c5f71deb0c5f3a">length</a>                       : 10;
<a name="l02134"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a1769923c57f4172ecc0a8a8e826802c1">02134</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a1769923c57f4172ecc0a8a8e826802c1">reserved_42_47</a>               : 6;
<a name="l02135"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#ae073a0241040fff0ba427b63cf5e318a">02135</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#ae073a0241040fff0ba427b63cf5e318a">tag</a>                          : 8;
<a name="l02136"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a670cad4b4a5e3727f84788180ac5f6ce">02136</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a670cad4b4a5e3727f84788180ac5f6ce">reserved_56_59</a>               : 4;
<a name="l02137"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a168b2d264fb7f29d6c428d4af51caec2">02137</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__s.html#a168b2d264fb7f29d6c428d4af51caec2">cmd</a>                          : 4;
<a name="l02138"></a>02138 <span class="preprocessor">#endif</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info0.html#ad92559cddcc6d38ae186773895144527">s</a>;
<a name="l02140"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html">02140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html">cvmx_sriox_int_info0_cn63xx</a> {
<a name="l02141"></a>02141 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02142"></a>02142 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#ae840f67a8c9ecf9fb592600f41f883fc">cmd</a>                          : 4;  <span class="comment">/**&lt; Command</span>
<a name="l02143"></a>02143 <span class="comment">                                                         0 = Load, Outgoing Read Request</span>
<a name="l02144"></a>02144 <span class="comment">                                                         4 = Store, Outgoing Write Request</span>
<a name="l02145"></a>02145 <span class="comment">                                                         8 = Response, Outgoing Read Response</span>
<a name="l02146"></a>02146 <span class="comment">                                                         All Others are reserved and generate errors */</span>
<a name="l02147"></a>02147     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#acd8e04d82dca1302c5a2cad07edeceac">type</a>                         : 4;  <span class="comment">/**&lt; Command Type</span>
<a name="l02148"></a>02148 <span class="comment">                                                         Load/Store SRIO_S2M_TYPE used</span>
<a name="l02149"></a>02149 <span class="comment">                                                         Response (Reserved) */</span>
<a name="l02150"></a>02150     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#abdc466b14b17177e04794208f187120a">tag</a>                          : 8;  <span class="comment">/**&lt; Internal Transaction Number */</span>
<a name="l02151"></a>02151     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a2f7d47d580a5d1c2eb3a992bf348309d">reserved_42_47</a>               : 6;
<a name="l02152"></a>02152     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a5e299f8e4e15fd26f3405ed30159ad22">length</a>                       : 10; <span class="comment">/**&lt; Data Length in 64-bit Words (Load/Store Only) */</span>
<a name="l02153"></a>02153     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a822093c19e76cdd52a0fc64a5bc6c863">status</a>                       : 3;  <span class="comment">/**&lt; Response Status</span>
<a name="l02154"></a>02154 <span class="comment">                                                         0 = Success</span>
<a name="l02155"></a>02155 <span class="comment">                                                         1 = Error</span>
<a name="l02156"></a>02156 <span class="comment">                                                         All others reserved */</span>
<a name="l02157"></a>02157     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a6a6c4fb0130d408a4157b8bfeec0b86e">reserved_16_28</a>               : 13;
<a name="l02158"></a>02158     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a2b6fc21ff8ce91ef56d5859ad3299cf6">be0</a>                          : 8;  <span class="comment">/**&lt; First 64-bit Word Byte Enables (Load/Store Only) */</span>
<a name="l02159"></a>02159     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a28ebe838214a5b78c7357f761bb59919">be1</a>                          : 8;  <span class="comment">/**&lt; Last 64-bit Word Byte Enables (Load/Store Only) */</span>
<a name="l02160"></a>02160 <span class="preprocessor">#else</span>
<a name="l02161"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a28ebe838214a5b78c7357f761bb59919">02161</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a28ebe838214a5b78c7357f761bb59919">be1</a>                          : 8;
<a name="l02162"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a2b6fc21ff8ce91ef56d5859ad3299cf6">02162</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a2b6fc21ff8ce91ef56d5859ad3299cf6">be0</a>                          : 8;
<a name="l02163"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a6a6c4fb0130d408a4157b8bfeec0b86e">02163</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a6a6c4fb0130d408a4157b8bfeec0b86e">reserved_16_28</a>               : 13;
<a name="l02164"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a822093c19e76cdd52a0fc64a5bc6c863">02164</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a822093c19e76cdd52a0fc64a5bc6c863">status</a>                       : 3;
<a name="l02165"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a5e299f8e4e15fd26f3405ed30159ad22">02165</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a5e299f8e4e15fd26f3405ed30159ad22">length</a>                       : 10;
<a name="l02166"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a2f7d47d580a5d1c2eb3a992bf348309d">02166</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#a2f7d47d580a5d1c2eb3a992bf348309d">reserved_42_47</a>               : 6;
<a name="l02167"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#abdc466b14b17177e04794208f187120a">02167</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#abdc466b14b17177e04794208f187120a">tag</a>                          : 8;
<a name="l02168"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#acd8e04d82dca1302c5a2cad07edeceac">02168</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#acd8e04d82dca1302c5a2cad07edeceac">type</a>                         : 4;
<a name="l02169"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#ae840f67a8c9ecf9fb592600f41f883fc">02169</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html#ae840f67a8c9ecf9fb592600f41f883fc">cmd</a>                          : 4;
<a name="l02170"></a>02170 <span class="preprocessor">#endif</span>
<a name="l02171"></a>02171 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info0.html#aa44a299d99ef044d56d3d3357f2a344f">cn63xx</a>;
<a name="l02172"></a><a class="code" href="unioncvmx__sriox__int__info0.html#aaddcb68021deecf6209c1f2e4457d800">02172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html">cvmx_sriox_int_info0_cn63xx</a>    <a class="code" href="unioncvmx__sriox__int__info0.html#aaddcb68021deecf6209c1f2e4457d800">cn63xxp1</a>;
<a name="l02173"></a><a class="code" href="unioncvmx__sriox__int__info0.html#a0bc3fe748e23b295c169e7b5d3277b4b">02173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cn63xx.html">cvmx_sriox_int_info0_cn63xx</a>    <a class="code" href="unioncvmx__sriox__int__info0.html#a0bc3fe748e23b295c169e7b5d3277b4b">cn66xx</a>;
<a name="l02174"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html">02174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html">cvmx_sriox_int_info0_cnf75xx</a> {
<a name="l02175"></a>02175 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02176"></a>02176 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a0f253661d51654a9577abf65e4719f57">cmd</a>                          : 4;  <span class="comment">/**&lt; Command.</span>
<a name="l02177"></a>02177 <span class="comment">                                                         0x0 = Load, outgoing read request.</span>
<a name="l02178"></a>02178 <span class="comment">                                                         0x4 = Store, outgoing write request.</span>
<a name="l02179"></a>02179 <span class="comment">                                                         0x8 = Response, outgoing read response.</span>
<a name="l02180"></a>02180 <span class="comment">                                                         _ All others are reserved and generate errors. */</span>
<a name="l02181"></a>02181     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#ab966c8e247e2732ec0d1a4dafbd8b259">typ</a>                          : 4;  <span class="comment">/**&lt; Command type.</span>
<a name="l02182"></a>02182 <span class="comment">                                                         Load/store SRIO_S2M_TYPE used.</span>
<a name="l02183"></a>02183 <span class="comment">                                                         Response (Reserved). */</span>
<a name="l02184"></a>02184     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a7fd300774f9b0711911423678b53b0d0">tag</a>                          : 8;  <span class="comment">/**&lt; Internal transaction number */</span>
<a name="l02185"></a>02185     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a91b9f0eaa809ca228f9b8c5bc1e0e61d">reserved_47_42</a>               : 6;
<a name="l02186"></a>02186     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a6f33f18fd5be38cab9fc9f8aea81c49d">length</a>                       : 10; <span class="comment">/**&lt; Data length in 64-bit words (load/store only). */</span>
<a name="l02187"></a>02187     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a44f17fbc2a453db999c5f75fbe1b6975">status</a>                       : 3;  <span class="comment">/**&lt; Response status.</span>
<a name="l02188"></a>02188 <span class="comment">                                                         0x0 = Success.</span>
<a name="l02189"></a>02189 <span class="comment">                                                         0x1 = Error.</span>
<a name="l02190"></a>02190 <span class="comment">                                                         _ All others reserved. */</span>
<a name="l02191"></a>02191     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#af66baf1a3018f8833bc71246687a9d6a">reserved_28_16</a>               : 13;
<a name="l02192"></a>02192     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a36299d9356578c6777eabb666a73de3c">be0</a>                          : 8;  <span class="comment">/**&lt; First 64-bit word byte enables (load/store only). */</span>
<a name="l02193"></a>02193     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a331f840c4642e729f7fa84d59fdbeaef">be1</a>                          : 8;  <span class="comment">/**&lt; Last 64-bit word byte enables (load/store only). */</span>
<a name="l02194"></a>02194 <span class="preprocessor">#else</span>
<a name="l02195"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a331f840c4642e729f7fa84d59fdbeaef">02195</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a331f840c4642e729f7fa84d59fdbeaef">be1</a>                          : 8;
<a name="l02196"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a36299d9356578c6777eabb666a73de3c">02196</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a36299d9356578c6777eabb666a73de3c">be0</a>                          : 8;
<a name="l02197"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#af66baf1a3018f8833bc71246687a9d6a">02197</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#af66baf1a3018f8833bc71246687a9d6a">reserved_28_16</a>               : 13;
<a name="l02198"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a44f17fbc2a453db999c5f75fbe1b6975">02198</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a44f17fbc2a453db999c5f75fbe1b6975">status</a>                       : 3;
<a name="l02199"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a6f33f18fd5be38cab9fc9f8aea81c49d">02199</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a6f33f18fd5be38cab9fc9f8aea81c49d">length</a>                       : 10;
<a name="l02200"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a91b9f0eaa809ca228f9b8c5bc1e0e61d">02200</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a91b9f0eaa809ca228f9b8c5bc1e0e61d">reserved_47_42</a>               : 6;
<a name="l02201"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a7fd300774f9b0711911423678b53b0d0">02201</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a7fd300774f9b0711911423678b53b0d0">tag</a>                          : 8;
<a name="l02202"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#ab966c8e247e2732ec0d1a4dafbd8b259">02202</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#ab966c8e247e2732ec0d1a4dafbd8b259">typ</a>                          : 4;
<a name="l02203"></a><a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a0f253661d51654a9577abf65e4719f57">02203</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info0_1_1cvmx__sriox__int__info0__cnf75xx.html#a0f253661d51654a9577abf65e4719f57">cmd</a>                          : 4;
<a name="l02204"></a>02204 <span class="preprocessor">#endif</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info0.html#a934b0415fca63674fbf6a359acfcd272">cnf75xx</a>;
<a name="l02206"></a>02206 };
<a name="l02207"></a><a class="code" href="cvmx-sriox-defs_8h.html#aa5b5b5d75617456aa76ab22be9c91562">02207</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info0.html" title="cvmx_srio::_int_info0">cvmx_sriox_int_info0</a> <a class="code" href="unioncvmx__sriox__int__info0.html" title="cvmx_srio::_int_info0">cvmx_sriox_int_info0_t</a>;
<a name="l02208"></a>02208 <span class="comment"></span>
<a name="l02209"></a>02209 <span class="comment">/**</span>
<a name="l02210"></a>02210 <span class="comment"> * cvmx_srio#_int_info1</span>
<a name="l02211"></a>02211 <span class="comment"> *</span>
<a name="l02212"></a>02212 <span class="comment"> * This register contains the second header word of the illegal s2m transaction</span>
<a name="l02213"></a>02213 <span class="comment"> * associated with the SLI_ERR interrupt.  The remaining information is located</span>
<a name="l02214"></a>02214 <span class="comment"> * in SRIO()_INT_INFO0.   This register is only updated when the SLI_ERR is initially</span>
<a name="l02215"></a>02215 <span class="comment"> * detected.  Once the interrupt is cleared then additional information can be captured.</span>
<a name="l02216"></a>02216 <span class="comment"> *</span>
<a name="l02217"></a>02217 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l02218"></a>02218 <span class="comment"> */</span>
<a name="l02219"></a><a class="code" href="unioncvmx__sriox__int__info1.html">02219</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info1.html" title="cvmx_srio::_int_info1">cvmx_sriox_int_info1</a> {
<a name="l02220"></a><a class="code" href="unioncvmx__sriox__int__info1.html#a8d811c89309abb8640bbd8f30c650626">02220</a>     uint64_t <a class="code" href="unioncvmx__sriox__int__info1.html#a8d811c89309abb8640bbd8f30c650626">u64</a>;
<a name="l02221"></a><a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html">02221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html">cvmx_sriox_int_info1_s</a> {
<a name="l02222"></a>02222 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html#aa7cd32981aff2bb9e886076eed97b41f">info1</a>                        : 64; <span class="comment">/**&lt; Address (load/store) or first 64-bit word of</span>
<a name="l02224"></a>02224 <span class="comment">                                                         response data associated with interrupt. */</span>
<a name="l02225"></a>02225 <span class="preprocessor">#else</span>
<a name="l02226"></a><a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html#aa7cd32981aff2bb9e886076eed97b41f">02226</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html#aa7cd32981aff2bb9e886076eed97b41f">info1</a>                        : 64;
<a name="l02227"></a>02227 <span class="preprocessor">#endif</span>
<a name="l02228"></a>02228 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info1.html#aa08cf6f3eef9c7ac7b2f9dd507421475">s</a>;
<a name="l02229"></a><a class="code" href="unioncvmx__sriox__int__info1.html#ab5739194fee3e693cc68fbef742ff14f">02229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html">cvmx_sriox_int_info1_s</a>         <a class="code" href="unioncvmx__sriox__int__info1.html#ab5739194fee3e693cc68fbef742ff14f">cn63xx</a>;
<a name="l02230"></a><a class="code" href="unioncvmx__sriox__int__info1.html#a3309fbc994fc71122401ee829a952845">02230</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html">cvmx_sriox_int_info1_s</a>         <a class="code" href="unioncvmx__sriox__int__info1.html#a3309fbc994fc71122401ee829a952845">cn63xxp1</a>;
<a name="l02231"></a><a class="code" href="unioncvmx__sriox__int__info1.html#a0a0e8ba576b1d38d7c30720bf92acea5">02231</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html">cvmx_sriox_int_info1_s</a>         <a class="code" href="unioncvmx__sriox__int__info1.html#a0a0e8ba576b1d38d7c30720bf92acea5">cn66xx</a>;
<a name="l02232"></a><a class="code" href="unioncvmx__sriox__int__info1.html#a3682a5d0f0420e488d2fef0164221324">02232</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info1_1_1cvmx__sriox__int__info1__s.html">cvmx_sriox_int_info1_s</a>         <a class="code" href="unioncvmx__sriox__int__info1.html#a3682a5d0f0420e488d2fef0164221324">cnf75xx</a>;
<a name="l02233"></a>02233 };
<a name="l02234"></a><a class="code" href="cvmx-sriox-defs_8h.html#a8344bf11c6dc6da26e0150bb3982c449">02234</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info1.html" title="cvmx_srio::_int_info1">cvmx_sriox_int_info1</a> <a class="code" href="unioncvmx__sriox__int__info1.html" title="cvmx_srio::_int_info1">cvmx_sriox_int_info1_t</a>;
<a name="l02235"></a>02235 <span class="comment"></span>
<a name="l02236"></a>02236 <span class="comment">/**</span>
<a name="l02237"></a>02237 <span class="comment"> * cvmx_srio#_int_info2</span>
<a name="l02238"></a>02238 <span class="comment"> *</span>
<a name="l02239"></a>02239 <span class="comment"> * This register contains the invalid SRIO_OMSG_HDR_S associated</span>
<a name="l02240"></a>02240 <span class="comment"> * with the OMSG_ERR interrupt.  This register is only updated when the OMSG_ERR</span>
<a name="l02241"></a>02241 <span class="comment"> * is initially detected.  Once the interrupt is cleared then additional</span>
<a name="l02242"></a>02242 <span class="comment"> * information can be captured.</span>
<a name="l02243"></a>02243 <span class="comment"> *</span>
<a name="l02244"></a>02244 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l02245"></a>02245 <span class="comment"> */</span>
<a name="l02246"></a><a class="code" href="unioncvmx__sriox__int__info2.html">02246</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info2.html" title="cvmx_srio::_int_info2">cvmx_sriox_int_info2</a> {
<a name="l02247"></a><a class="code" href="unioncvmx__sriox__int__info2.html#a1eedeed003812e733cb60eeb12dd1787">02247</a>     uint64_t <a class="code" href="unioncvmx__sriox__int__info2.html#a1eedeed003812e733cb60eeb12dd1787">u64</a>;
<a name="l02248"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html">02248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html">cvmx_sriox_int_info2_s</a> {
<a name="l02249"></a>02249 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ada9ffb0148a66051e93bffc85c3b5395">prio</a>                         : 2;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[PRIO] associated with the OMSG_ERR interrupt. */</span>
<a name="l02251"></a>02251     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a29f5cad822d1c639ee85924b4960aa14">tt</a>                           : 1;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[TT] associated with the OMSG_ERR interrupt. */</span>
<a name="l02252"></a>02252     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#adfd1ba478b0d033e5bd854019805ead3">sis</a>                          : 1;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[SIS] associated with the OMSG_ERR interrupt. */</span>
<a name="l02253"></a>02253     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#af713aa7caeff6082153aee452936aea5">ssize</a>                        : 4;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[SSIZE] associated with the OMSG_ERR interrupt. */</span>
<a name="l02254"></a>02254     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a9c8dfd88cdf6a889871071d9f17e50e2">did</a>                          : 16; <span class="comment">/**&lt; SRIO_OMSG_HDR_S[DID] associated with the OMSG_ERR interrupt. */</span>
<a name="l02255"></a>02255     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#abeb8cfb67e739298e67ee12676fe8383">xmbox</a>                        : 4;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[XMBOX] associated with the OMSG_ERR interrupt. */</span>
<a name="l02256"></a>02256     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a1fd055097552a0f8ee6f3baa8984652b">mbox</a>                         : 2;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[MBOX] associated with the OMSG_ERR interrupt. */</span>
<a name="l02257"></a>02257     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ae1fcf0c46e3372abd32c8577e92288eb">letter</a>                       : 2;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[LETTER] associated with the OMSG_ERR interrupt. */</span>
<a name="l02258"></a>02258     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a46b2e4de8382ee3146d8d1ff7209281c">rsrvd</a>                        : 30; <span class="comment">/**&lt; SRIO_OMSG_HDR_S[RSRVD] associated with the OMSG_ERR interrupt. */</span>
<a name="l02259"></a>02259     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#adafd3671d81261806680fd2cd653d758">lns</a>                          : 1;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[LNS] associated with the OMSG_ERR interrupt. */</span>
<a name="l02260"></a>02260     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ac09963cb85829f46d0bd0a5a11330074">intr</a>                         : 1;  <span class="comment">/**&lt; SRIO_OMSG_HDR_S[INTR] associated with the OMSG_ERR interrupt. */</span>
<a name="l02261"></a>02261 <span class="preprocessor">#else</span>
<a name="l02262"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ac09963cb85829f46d0bd0a5a11330074">02262</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ac09963cb85829f46d0bd0a5a11330074">intr</a>                         : 1;
<a name="l02263"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#adafd3671d81261806680fd2cd653d758">02263</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#adafd3671d81261806680fd2cd653d758">lns</a>                          : 1;
<a name="l02264"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a46b2e4de8382ee3146d8d1ff7209281c">02264</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a46b2e4de8382ee3146d8d1ff7209281c">rsrvd</a>                        : 30;
<a name="l02265"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ae1fcf0c46e3372abd32c8577e92288eb">02265</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ae1fcf0c46e3372abd32c8577e92288eb">letter</a>                       : 2;
<a name="l02266"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a1fd055097552a0f8ee6f3baa8984652b">02266</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a1fd055097552a0f8ee6f3baa8984652b">mbox</a>                         : 2;
<a name="l02267"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#abeb8cfb67e739298e67ee12676fe8383">02267</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#abeb8cfb67e739298e67ee12676fe8383">xmbox</a>                        : 4;
<a name="l02268"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a9c8dfd88cdf6a889871071d9f17e50e2">02268</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a9c8dfd88cdf6a889871071d9f17e50e2">did</a>                          : 16;
<a name="l02269"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#af713aa7caeff6082153aee452936aea5">02269</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#af713aa7caeff6082153aee452936aea5">ssize</a>                        : 4;
<a name="l02270"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#adfd1ba478b0d033e5bd854019805ead3">02270</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#adfd1ba478b0d033e5bd854019805ead3">sis</a>                          : 1;
<a name="l02271"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a29f5cad822d1c639ee85924b4960aa14">02271</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#a29f5cad822d1c639ee85924b4960aa14">tt</a>                           : 1;
<a name="l02272"></a><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ada9ffb0148a66051e93bffc85c3b5395">02272</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html#ada9ffb0148a66051e93bffc85c3b5395">prio</a>                         : 2;
<a name="l02273"></a>02273 <span class="preprocessor">#endif</span>
<a name="l02274"></a>02274 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info2.html#a5dc73afbb33e1a4d53ca5acc9574da09">s</a>;
<a name="l02275"></a><a class="code" href="unioncvmx__sriox__int__info2.html#acc7f499aa1ca3a2cfe27249126cd95cd">02275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html">cvmx_sriox_int_info2_s</a>         <a class="code" href="unioncvmx__sriox__int__info2.html#acc7f499aa1ca3a2cfe27249126cd95cd">cn63xx</a>;
<a name="l02276"></a><a class="code" href="unioncvmx__sriox__int__info2.html#a37d482e950a82d7722d4808729cd6579">02276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html">cvmx_sriox_int_info2_s</a>         <a class="code" href="unioncvmx__sriox__int__info2.html#a37d482e950a82d7722d4808729cd6579">cn63xxp1</a>;
<a name="l02277"></a><a class="code" href="unioncvmx__sriox__int__info2.html#aa150996b8a0e9f5ffba0e065b1a38310">02277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html">cvmx_sriox_int_info2_s</a>         <a class="code" href="unioncvmx__sriox__int__info2.html#aa150996b8a0e9f5ffba0e065b1a38310">cn66xx</a>;
<a name="l02278"></a><a class="code" href="unioncvmx__sriox__int__info2.html#a0de7f9274561f59518ac9b834e157f20">02278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info2_1_1cvmx__sriox__int__info2__s.html">cvmx_sriox_int_info2_s</a>         <a class="code" href="unioncvmx__sriox__int__info2.html#a0de7f9274561f59518ac9b834e157f20">cnf75xx</a>;
<a name="l02279"></a>02279 };
<a name="l02280"></a><a class="code" href="cvmx-sriox-defs_8h.html#a8ebe3660b38954ad8c00769251ca53c7">02280</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info2.html" title="cvmx_srio::_int_info2">cvmx_sriox_int_info2</a> <a class="code" href="unioncvmx__sriox__int__info2.html" title="cvmx_srio::_int_info2">cvmx_sriox_int_info2_t</a>;
<a name="l02281"></a>02281 <span class="comment"></span>
<a name="l02282"></a>02282 <span class="comment">/**</span>
<a name="l02283"></a>02283 <span class="comment"> * cvmx_srio#_int_info3</span>
<a name="l02284"></a>02284 <span class="comment"> *</span>
<a name="l02285"></a>02285 <span class="comment"> * This register contains the retry response associated with the RTRY_ERR interrupt.</span>
<a name="l02286"></a>02286 <span class="comment"> * The register is only updated when the RTRY_ERR is initially detected.  Once the</span>
<a name="l02287"></a>02287 <span class="comment"> * interrupt is cleared then additional information can be captured.</span>
<a name="l02288"></a>02288 <span class="comment"> *</span>
<a name="l02289"></a>02289 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l02290"></a>02290 <span class="comment"> */</span>
<a name="l02291"></a><a class="code" href="unioncvmx__sriox__int__info3.html">02291</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info3.html" title="cvmx_srio::_int_info3">cvmx_sriox_int_info3</a> {
<a name="l02292"></a><a class="code" href="unioncvmx__sriox__int__info3.html#a5ebab3ba5b88be393c5cb361a7564745">02292</a>     uint64_t <a class="code" href="unioncvmx__sriox__int__info3.html#a5ebab3ba5b88be393c5cb361a7564745">u64</a>;
<a name="l02293"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html">02293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html">cvmx_sriox_int_info3_s</a> {
<a name="l02294"></a>02294 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02295"></a>02295 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#acf061f5f89f8125c1159bfe6c043d27a">prio</a>                         : 2;  <span class="comment">/**&lt; Priority of received retry response message. */</span>
<a name="l02296"></a>02296     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a49ddf7ea489825d7a2d4f4e571f22a84">tt</a>                           : 2;  <span class="comment">/**&lt; TT of received retry response message. */</span>
<a name="l02297"></a>02297     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#ad885dcec75f97750c32a5db7fd62d4d0">reserved_56_59</a>               : 4;
<a name="l02298"></a>02298     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a940f17bf4965a37067b73e75b7cf0eab">other</a>                        : 48; <span class="comment">/**&lt; Other fields of received retry response message</span>
<a name="l02299"></a>02299 <span class="comment">                                                         If [TT]==0 (8-bit ID&apos;s):</span>
<a name="l02300"></a>02300 <span class="comment">                                                         _ &lt;47:40&gt; =&gt; destination ID.</span>
<a name="l02301"></a>02301 <span class="comment">                                                         _ &lt;39:32&gt; =&gt; source ID.</span>
<a name="l02302"></a>02302 <span class="comment">                                                         _ &lt;31:28&gt; =&gt; transaction (should be 1 - msg).</span>
<a name="l02303"></a>02303 <span class="comment">                                                         _ &lt;27:24&gt; =&gt; status (should be 3 - retry).</span>
<a name="l02304"></a>02304 <span class="comment">                                                         _ &lt;23:22&gt; =&gt; letter.</span>
<a name="l02305"></a>02305 <span class="comment">                                                         _ &lt;21:20&gt; =&gt; mbox.</span>
<a name="l02306"></a>02306 <span class="comment">                                                         _ &lt;19:16&gt; =&gt; msgseg.</span>
<a name="l02307"></a>02307 <span class="comment">                                                         _ &lt;15:0&gt;  =&gt; unused.</span>
<a name="l02308"></a>02308 <span class="comment">                                                         If [TT]==1 (16-bit ID&apos;s):</span>
<a name="l02309"></a>02309 <span class="comment">                                                         _ &lt;47:32&gt; =&gt; destination ID.</span>
<a name="l02310"></a>02310 <span class="comment">                                                         _ &lt;31:16&gt; =&gt; source ID.</span>
<a name="l02311"></a>02311 <span class="comment">                                                         _ &lt;15:12&gt; =&gt; transaction (should be 1 - msg).</span>
<a name="l02312"></a>02312 <span class="comment">                                                         _ &lt;11:8&gt;  =&gt; status (should be 3 - retry).</span>
<a name="l02313"></a>02313 <span class="comment">                                                         _ &lt;7:6&gt;   =&gt; letter.</span>
<a name="l02314"></a>02314 <span class="comment">                                                         _ &lt;5:4&gt;   =&gt; mbox.</span>
<a name="l02315"></a>02315 <span class="comment">                                                         _ &lt;3:0&gt;   =&gt; msgseg. */</span>
<a name="l02316"></a>02316     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a1b2985f59c701676b393f1e413aedc7e">reserved_0_7</a>                 : 8;
<a name="l02317"></a>02317 <span class="preprocessor">#else</span>
<a name="l02318"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a1b2985f59c701676b393f1e413aedc7e">02318</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a1b2985f59c701676b393f1e413aedc7e">reserved_0_7</a>                 : 8;
<a name="l02319"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a940f17bf4965a37067b73e75b7cf0eab">02319</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a940f17bf4965a37067b73e75b7cf0eab">other</a>                        : 48;
<a name="l02320"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#ad885dcec75f97750c32a5db7fd62d4d0">02320</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#ad885dcec75f97750c32a5db7fd62d4d0">reserved_56_59</a>               : 4;
<a name="l02321"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a49ddf7ea489825d7a2d4f4e571f22a84">02321</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#a49ddf7ea489825d7a2d4f4e571f22a84">tt</a>                           : 2;
<a name="l02322"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#acf061f5f89f8125c1159bfe6c043d27a">02322</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__s.html#acf061f5f89f8125c1159bfe6c043d27a">prio</a>                         : 2;
<a name="l02323"></a>02323 <span class="preprocessor">#endif</span>
<a name="l02324"></a>02324 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info3.html#a16fd1a4049fd6fd6a7297a897010c5e1">s</a>;
<a name="l02325"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html">02325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html">cvmx_sriox_int_info3_cn63xx</a> {
<a name="l02326"></a>02326 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02327"></a>02327 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a4b3000082cb3b869f2b055970ae0a490">prio</a>                         : 2;  <span class="comment">/**&lt; Priority of received retry response message */</span>
<a name="l02328"></a>02328     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a16c4c661cf9cf231f3328bdb5f84c82e">tt</a>                           : 2;  <span class="comment">/**&lt; TT of received retry response message */</span>
<a name="l02329"></a>02329     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a61ce7f64efa09e2a479e7c25ff6f1e52">type</a>                         : 4;  <span class="comment">/**&lt; Type of received retry response message</span>
<a name="l02330"></a>02330 <span class="comment">                                                         (should be 13) */</span>
<a name="l02331"></a>02331     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#adbe27d0721beedfd6af34a2cf5dd1e35">other</a>                        : 48; <span class="comment">/**&lt; Other fields of received retry response message</span>
<a name="l02332"></a>02332 <span class="comment">                                                         If TT==0 (8-bit ID&apos;s)</span>
<a name="l02333"></a>02333 <span class="comment">                                                          OTHER&lt;47:40&gt; =&gt; destination ID</span>
<a name="l02334"></a>02334 <span class="comment">                                                          OTHER&lt;39:32&gt; =&gt; source ID</span>
<a name="l02335"></a>02335 <span class="comment">                                                          OTHER&lt;31:28&gt; =&gt; transaction (should be 1 - msg)</span>
<a name="l02336"></a>02336 <span class="comment">                                                          OTHER&lt;27:24&gt; =&gt; status (should be 3 - retry)</span>
<a name="l02337"></a>02337 <span class="comment">                                                          OTHER&lt;23:22&gt; =&gt; letter</span>
<a name="l02338"></a>02338 <span class="comment">                                                          OTHER&lt;21:20&gt; =&gt; mbox</span>
<a name="l02339"></a>02339 <span class="comment">                                                          OTHER&lt;19:16&gt; =&gt; msgseg</span>
<a name="l02340"></a>02340 <span class="comment">                                                          OTHER&lt;15:0&gt;  =&gt; unused</span>
<a name="l02341"></a>02341 <span class="comment">                                                         If TT==1 (16-bit ID&apos;s)</span>
<a name="l02342"></a>02342 <span class="comment">                                                          OTHER&lt;47:32&gt; =&gt; destination ID</span>
<a name="l02343"></a>02343 <span class="comment">                                                          OTHER&lt;31:16&gt; =&gt; source ID</span>
<a name="l02344"></a>02344 <span class="comment">                                                          OTHER&lt;15:12&gt; =&gt; transaction (should be 1 - msg)</span>
<a name="l02345"></a>02345 <span class="comment">                                                          OTHER&lt;11:8&gt;  =&gt; status (should be 3 - retry)</span>
<a name="l02346"></a>02346 <span class="comment">                                                          OTHER&lt;7:6&gt;   =&gt; letter</span>
<a name="l02347"></a>02347 <span class="comment">                                                          OTHER&lt;5:4&gt;   =&gt; mbox</span>
<a name="l02348"></a>02348 <span class="comment">                                                          OTHER&lt;3:0&gt;   =&gt; msgseg */</span>
<a name="l02349"></a>02349     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#aadd9fa2990ea50b6fba611ec729806d0">reserved_0_7</a>                 : 8;
<a name="l02350"></a>02350 <span class="preprocessor">#else</span>
<a name="l02351"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#aadd9fa2990ea50b6fba611ec729806d0">02351</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#aadd9fa2990ea50b6fba611ec729806d0">reserved_0_7</a>                 : 8;
<a name="l02352"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#adbe27d0721beedfd6af34a2cf5dd1e35">02352</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#adbe27d0721beedfd6af34a2cf5dd1e35">other</a>                        : 48;
<a name="l02353"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a61ce7f64efa09e2a479e7c25ff6f1e52">02353</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a61ce7f64efa09e2a479e7c25ff6f1e52">type</a>                         : 4;
<a name="l02354"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a16c4c661cf9cf231f3328bdb5f84c82e">02354</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a16c4c661cf9cf231f3328bdb5f84c82e">tt</a>                           : 2;
<a name="l02355"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a4b3000082cb3b869f2b055970ae0a490">02355</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html#a4b3000082cb3b869f2b055970ae0a490">prio</a>                         : 2;
<a name="l02356"></a>02356 <span class="preprocessor">#endif</span>
<a name="l02357"></a>02357 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info3.html#a54a9db0c4a202fcc3bc1ebbb72324adb">cn63xx</a>;
<a name="l02358"></a><a class="code" href="unioncvmx__sriox__int__info3.html#a8d5c5fc8976f8d0e20c20c0badccb7ed">02358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html">cvmx_sriox_int_info3_cn63xx</a>    <a class="code" href="unioncvmx__sriox__int__info3.html#a8d5c5fc8976f8d0e20c20c0badccb7ed">cn63xxp1</a>;
<a name="l02359"></a><a class="code" href="unioncvmx__sriox__int__info3.html#aaffdc4eb872bb6f5afb9920a50e807bf">02359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cn63xx.html">cvmx_sriox_int_info3_cn63xx</a>    <a class="code" href="unioncvmx__sriox__int__info3.html#aaffdc4eb872bb6f5afb9920a50e807bf">cn66xx</a>;
<a name="l02360"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html">02360</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html">cvmx_sriox_int_info3_cnf75xx</a> {
<a name="l02361"></a>02361 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02362"></a>02362 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#a6f52c6e091f0e726c1de16cdc4df1f36">prio</a>                         : 2;  <span class="comment">/**&lt; Priority of received retry response message. */</span>
<a name="l02363"></a>02363     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#a89d535d20a93f18be64128a4557b7e2b">tt</a>                           : 2;  <span class="comment">/**&lt; TT of received retry response message. */</span>
<a name="l02364"></a>02364     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#aa707e07e7b1db4d4ff6d3755ecb8917c">typ</a>                          : 4;  <span class="comment">/**&lt; Type of received retry response message (should be 13). */</span>
<a name="l02365"></a>02365     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#ad7cda79cadf8b2a0d7929f281b650d2d">other</a>                        : 48; <span class="comment">/**&lt; Other fields of received retry response message</span>
<a name="l02366"></a>02366 <span class="comment">                                                         If [TT]==0 (8-bit ID&apos;s):</span>
<a name="l02367"></a>02367 <span class="comment">                                                         _ &lt;47:40&gt; =&gt; destination ID.</span>
<a name="l02368"></a>02368 <span class="comment">                                                         _ &lt;39:32&gt; =&gt; source ID.</span>
<a name="l02369"></a>02369 <span class="comment">                                                         _ &lt;31:28&gt; =&gt; transaction (should be 1 - msg).</span>
<a name="l02370"></a>02370 <span class="comment">                                                         _ &lt;27:24&gt; =&gt; status (should be 3 - retry).</span>
<a name="l02371"></a>02371 <span class="comment">                                                         _ &lt;23:22&gt; =&gt; letter.</span>
<a name="l02372"></a>02372 <span class="comment">                                                         _ &lt;21:20&gt; =&gt; mbox.</span>
<a name="l02373"></a>02373 <span class="comment">                                                         _ &lt;19:16&gt; =&gt; msgseg.</span>
<a name="l02374"></a>02374 <span class="comment">                                                         _ &lt;15:0&gt;  =&gt; unused.</span>
<a name="l02375"></a>02375 <span class="comment">                                                         If [TT]==1 (16-bit ID&apos;s):</span>
<a name="l02376"></a>02376 <span class="comment">                                                         _ &lt;47:32&gt; =&gt; destination ID.</span>
<a name="l02377"></a>02377 <span class="comment">                                                         _ &lt;31:16&gt; =&gt; source ID.</span>
<a name="l02378"></a>02378 <span class="comment">                                                         _ &lt;15:12&gt; =&gt; transaction (should be 1 - msg).</span>
<a name="l02379"></a>02379 <span class="comment">                                                         _ &lt;11:8&gt;  =&gt; status (should be 3 - retry).</span>
<a name="l02380"></a>02380 <span class="comment">                                                         _ &lt;7:6&gt;   =&gt; letter.</span>
<a name="l02381"></a>02381 <span class="comment">                                                         _ &lt;5:4&gt;   =&gt; mbox.</span>
<a name="l02382"></a>02382 <span class="comment">                                                         _ &lt;3:0&gt;   =&gt; msgseg. */</span>
<a name="l02383"></a>02383     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#ad36a7b84ee370f60289f8d2ba69965b1">reserved_0_7</a>                 : 8;
<a name="l02384"></a>02384 <span class="preprocessor">#else</span>
<a name="l02385"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#ad36a7b84ee370f60289f8d2ba69965b1">02385</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#ad36a7b84ee370f60289f8d2ba69965b1">reserved_0_7</a>                 : 8;
<a name="l02386"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#ad7cda79cadf8b2a0d7929f281b650d2d">02386</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#ad7cda79cadf8b2a0d7929f281b650d2d">other</a>                        : 48;
<a name="l02387"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#aa707e07e7b1db4d4ff6d3755ecb8917c">02387</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#aa707e07e7b1db4d4ff6d3755ecb8917c">typ</a>                          : 4;
<a name="l02388"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#a89d535d20a93f18be64128a4557b7e2b">02388</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#a89d535d20a93f18be64128a4557b7e2b">tt</a>                           : 2;
<a name="l02389"></a><a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#a6f52c6e091f0e726c1de16cdc4df1f36">02389</a>     uint64_t <a class="code" href="structcvmx__sriox__int__info3_1_1cvmx__sriox__int__info3__cnf75xx.html#a6f52c6e091f0e726c1de16cdc4df1f36">prio</a>                         : 2;
<a name="l02390"></a>02390 <span class="preprocessor">#endif</span>
<a name="l02391"></a>02391 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__info3.html#af3d6166a9e58904921eabf3076614780">cnf75xx</a>;
<a name="l02392"></a>02392 };
<a name="l02393"></a><a class="code" href="cvmx-sriox-defs_8h.html#abfa3b4ba257b7d25ba46bd541dba2fbb">02393</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__info3.html" title="cvmx_srio::_int_info3">cvmx_sriox_int_info3</a> <a class="code" href="unioncvmx__sriox__int__info3.html" title="cvmx_srio::_int_info3">cvmx_sriox_int_info3_t</a>;
<a name="l02394"></a>02394 <span class="comment"></span>
<a name="l02395"></a>02395 <span class="comment">/**</span>
<a name="l02396"></a>02396 <span class="comment"> * cvmx_srio#_int_reg</span>
<a name="l02397"></a>02397 <span class="comment"> *</span>
<a name="l02398"></a>02398 <span class="comment"> * This register provides interrupt status.  Unlike most of other SRIO registers,</span>
<a name="l02399"></a>02399 <span class="comment"> * this register can be accessed even when SRIO is in reset.</span>
<a name="l02400"></a>02400 <span class="comment"> * Any set bits written to this register clear the</span>
<a name="l02401"></a>02401 <span class="comment"> * corresponding interrupt.  The RXBELL interrupt is cleared by reading all the entries in the</span>
<a name="l02402"></a>02402 <span class="comment"> * incoming doorbell FIFO.  OMSG_ERR is set when</span>
<a name="l02403"></a>02403 <span class="comment"> * an invalid SRIO_OMSG_HDR_S is received.  The SRIO_OMSG_HDR_S is deemed to be invalid if</span>
<a name="l02404"></a>02404 <span class="comment"> * the SSIZE field is set to a reserved value, the SSIZE field combined with the packet length</span>
<a name="l02405"></a>02405 <span class="comment"> * would result in more than 16 message segments, or the packet only contains a SRIO_OMSG_HDR_S</span>
<a name="l02406"></a>02406 <span class="comment"> * (no data).</span>
<a name="l02407"></a>02407 <span class="comment"> *</span>
<a name="l02408"></a>02408 <span class="comment"> * This register is reset by the coprocessor clock reset.</span>
<a name="l02409"></a>02409 <span class="comment"> */</span>
<a name="l02410"></a><a class="code" href="unioncvmx__sriox__int__reg.html">02410</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__reg.html" title="cvmx_srio::_int_reg">cvmx_sriox_int_reg</a> {
<a name="l02411"></a><a class="code" href="unioncvmx__sriox__int__reg.html#ad3c704ae7ec5fe1f3a5b459c56014db8">02411</a>     uint64_t <a class="code" href="unioncvmx__sriox__int__reg.html#ad3c704ae7ec5fe1f3a5b459c56014db8">u64</a>;
<a name="l02412"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html">02412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html">cvmx_sriox_int_reg_s</a> {
<a name="l02413"></a>02413 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02414"></a>02414 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a873d85eb91f4f02b8474871af3162611">reserved_48_63</a>               : 16;
<a name="l02415"></a>02415     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a777e65dbecd17220314831fdacabcf36">door_bell</a>                    : 16; <span class="comment">/**&lt; One or more incoming doorbells received for SRIO doorbell 0-15.</span>
<a name="l02416"></a>02416 <span class="comment">                                                         These interrupts are valid when SRIO()_RX_BELL_CTRL[NUM_FIFO] = 1-5; */</span>
<a name="l02417"></a>02417     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a4e8ebe98b9fe17a6ed14b55a86338356">int2_sum</a>                     : 1;  <span class="comment">/**&lt; Interrupt Set and Enabled in SRIO(0,2..3)_INT2_REG */</span>
<a name="l02418"></a>02418     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aef749d3c188be708e3c45fbd1101c1d7">reserved_29_30</a>               : 2;
<a name="l02419"></a>02419     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aff768e57461d5f7ff678665e4abe486a">dbe</a>                          : 1;  <span class="comment">/**&lt; Double bit internal memory error detected.</span>
<a name="l02420"></a>02420 <span class="comment">                                                         See SRIO()_ECC_STATUS[DBE]. */</span>
<a name="l02421"></a>02421     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aa8de686447856aa5e33e330d820a7f86">sbe</a>                          : 1;  <span class="comment">/**&lt; Single bit internal memory error detected.</span>
<a name="l02422"></a>02422 <span class="comment">                                                         See SRIO()_ECC_STATUS[SBE]. */</span>
<a name="l02423"></a>02423     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ad3ce98118f90c46ba64aa310a3b84070">zero_pkt</a>                     : 1;  <span class="comment">/**&lt; Received incoming SRIO zero byte packet. */</span>
<a name="l02424"></a>02424     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a427602169dc703fc5718e501877aaf39">ttl_tout</a>                     : 1;  <span class="comment">/**&lt; Outgoing packet time to live timeout.</span>
<a name="l02425"></a>02425 <span class="comment">                                                         See SRIOMAINT()_PORT_TTL_CTL.</span>
<a name="l02426"></a>02426 <span class="comment">                                                         See SRIOMAINT()_TX_DROP. */</span>
<a name="l02427"></a>02427     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a05080ead84bb8f0e059528e6a1d6e9a6">fail</a>                         : 1;  <span class="comment">/**&lt; ERB error rate reached fail count.</span>
<a name="l02428"></a>02428 <span class="comment">                                                         See SRIOMAINT()_ERB_ERR_RATE. */</span>
<a name="l02429"></a>02429     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a90c331366c779bb55db172e61bd33ced">degrad</a>                       : 1;  <span class="comment">/**&lt; ERB error rate reached degrade count.</span>
<a name="l02430"></a>02430 <span class="comment">                                                         See SRIOMAINT()_ERB_ERR_RATE. */</span>
<a name="l02431"></a>02431     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#af3c7b2d2dd9c699237a417cf9ca28c8d">mac_buf</a>                      : 1;  <span class="comment">/**&lt; SRIO MAC buffer CRC error.  See SRIO()_MAC_BUFFERS. */</span>
<a name="l02432"></a>02432     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a99f86c11975f247757580241ea10e0c9">f_error</a>                      : 1;  <span class="comment">/**&lt; SRIO fatal port error (MAC reset required). */</span>
<a name="l02433"></a>02433     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a78a426834ae9d893722ab7199bcfd899">rtry_err</a>                     : 1;  <span class="comment">/**&lt; Outbound message retry threshold exceeded.</span>
<a name="l02434"></a>02434 <span class="comment">                                                         See SRIO()_INT_INFO3.</span>
<a name="l02435"></a>02435 <span class="comment">                                                         When one or more of the segments in an outgoing</span>
<a name="l02436"></a>02436 <span class="comment">                                                         message have a RTRY_ERR, SRIO will not set</span>
<a name="l02437"></a>02437 <span class="comment">                                                         OMSG* after the message &quot;transfer&quot;. */</span>
<a name="l02438"></a>02438     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a83e55204fb0535d68c53534bbb1b0197">reserved_19_19</a>               : 1;
<a name="l02439"></a>02439     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a64d1d94a54bdaad2e44452d3e62fc36f">omsg_err</a>                     : 1;  <span class="comment">/**&lt; Outbound message invalid SRIO_OMSG_HDR_S error.</span>
<a name="l02440"></a>02440 <span class="comment">                                                         See SRIO()_INT_INFO2. */</span>
<a name="l02441"></a>02441     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#acf1d0d33296f39c9ede5e460f9992f49">omsg1</a>                        : 1;  <span class="comment">/**&lt; Controller 1 outbound message complete.</span>
<a name="l02442"></a>02442 <span class="comment">                                                         See SRIO()_OMSG_DONE_COUNTS1. */</span>
<a name="l02443"></a>02443     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a71bc14181be5072183e26c5fa28376da">omsg0</a>                        : 1;  <span class="comment">/**&lt; Controller 0 outbound message complete.</span>
<a name="l02444"></a>02444 <span class="comment">                                                         See SRIO()_OMSG_DONE_COUNTS0. */</span>
<a name="l02445"></a>02445     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aac6cc66babeac9fd96d3073620764b6b">link_up</a>                      : 1;  <span class="comment">/**&lt; Serial link going from inactive to active. */</span>
<a name="l02446"></a>02446     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a2fd6085d8bd864852a2db15a97d381d6">link_dwn</a>                     : 1;  <span class="comment">/**&lt; Serial link going from active to inactive. */</span>
<a name="l02447"></a>02447     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ad1049b78197c6a64a5c6f6cf417d0ca2">phy_erb</a>                      : 1;  <span class="comment">/**&lt; Physical layer error detected in erb.</span>
<a name="l02448"></a>02448 <span class="comment">                                                         This is a summary interrupt of all SRIOMAINT physical layer interrupts,</span>
<a name="l02449"></a>02449 <span class="comment">                                                         See SRIOMAINT()_ERB_ATTR_CAPT. */</span>
<a name="l02450"></a>02450     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a9678dbe4d2b587a35b92fb34d6d8b3eb">log_erb</a>                      : 1;  <span class="comment">/**&lt; Logical/transport layer error detected in ERB.</span>
<a name="l02451"></a>02451 <span class="comment">                                                         This is a summary interrupt of all SRIOMAINT logical layer interrupts,</span>
<a name="l02452"></a>02452 <span class="comment">                                                         See SRIOMAINT()_ERB_LT_ERR_DET. */</span>
<a name="l02453"></a>02453     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a46d80c00da2768e12f41b17a7524ccf8">soft_rx</a>                      : 1;  <span class="comment">/**&lt; Incoming packet received by soft packet FIFO. */</span>
<a name="l02454"></a>02454     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a22cee639e4a995e5c09456089670ad76">soft_tx</a>                      : 1;  <span class="comment">/**&lt; Outgoing packet sent by soft packet FIFO. */</span>
<a name="l02455"></a>02455     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a2a6f6ee43f3fef9a47c5ce0cfa9840f4">mce_rx</a>                       : 1;  <span class="comment">/**&lt; Incoming multicast event symbol. */</span>
<a name="l02456"></a>02456     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a9f56ffa8daf3071f2e4b04f39fcf0a5e">mce_tx</a>                       : 1;  <span class="comment">/**&lt; Outgoing multicast event transmit complete. */</span>
<a name="l02457"></a>02457     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#afc8a112867c2539ef8ded52318b0ef2b">wr_done</a>                      : 1;  <span class="comment">/**&lt; Outgoing last nwrite_r DONE response received.</span>
<a name="l02458"></a>02458 <span class="comment">                                                         See SRIO()_WR_DONE_COUNTS. */</span>
<a name="l02459"></a>02459     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a59c13365b17858bca5d1d0869c687683">sli_err</a>                      : 1;  <span class="comment">/**&lt; Unsupported S2M transaction received.</span>
<a name="l02460"></a>02460 <span class="comment">                                                         See SRIO()_INT_INFO0, SRIO()_INT_INFO1. */</span>
<a name="l02461"></a>02461     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a89a76baa680662a5b5b6f91ee27f5f71">deny_wr</a>                      : 1;  <span class="comment">/**&lt; Incoming maint_wr access to denied bar registers. */</span>
<a name="l02462"></a>02462     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a190e52c74f0722ddc167d4b64faca99f">bar_err</a>                      : 1;  <span class="comment">/**&lt; Incoming access crossing/missing BAR address. */</span>
<a name="l02463"></a>02463     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a98ab11cc13b9c4c02b40a55591258abb">maint_op</a>                     : 1;  <span class="comment">/**&lt; Internal maintenance operation complete.</span>
<a name="l02464"></a>02464 <span class="comment">                                                         See SRIO()_MAINT_OP and SRIO()_MAINT_RD_DATA. */</span>
<a name="l02465"></a>02465     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ae8dd7e8e491e16ade8bffe912de6de4c">rxbell</a>                       : 1;  <span class="comment">/**&lt; One or more incoming doorbells received.</span>
<a name="l02466"></a>02466 <span class="comment">                                                         This interrupt is only valid in back-compatible mode,</span>
<a name="l02467"></a>02467 <span class="comment">                                                         when SRIO()_RX_BELL_CTRL[NUM_FIFO] = 0;</span>
<a name="l02468"></a>02468 <span class="comment">                                                         Read SRIO()_RX_BELL to empty FIFO. */</span>
<a name="l02469"></a>02469     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#af9c734bed0f24516027f85ed49c2ccf6">bell_err</a>                     : 1;  <span class="comment">/**&lt; Outgoing doorbell timeout, retry or error.</span>
<a name="l02470"></a>02470 <span class="comment">                                                         See SRIO()_TX_BELL_INFO. */</span>
<a name="l02471"></a>02471     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a02b0b8e617ebbf2a31dcd6d5c5093549">txbell</a>                       : 1;  <span class="comment">/**&lt; Outgoing doorbell complete.</span>
<a name="l02472"></a>02472 <span class="comment">                                                         TXBELL will not be asserted if a timeout, retry or</span>
<a name="l02473"></a>02473 <span class="comment">                                                         error occurs. */</span>
<a name="l02474"></a>02474 <span class="preprocessor">#else</span>
<a name="l02475"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a02b0b8e617ebbf2a31dcd6d5c5093549">02475</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a02b0b8e617ebbf2a31dcd6d5c5093549">txbell</a>                       : 1;
<a name="l02476"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#af9c734bed0f24516027f85ed49c2ccf6">02476</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#af9c734bed0f24516027f85ed49c2ccf6">bell_err</a>                     : 1;
<a name="l02477"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ae8dd7e8e491e16ade8bffe912de6de4c">02477</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ae8dd7e8e491e16ade8bffe912de6de4c">rxbell</a>                       : 1;
<a name="l02478"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a98ab11cc13b9c4c02b40a55591258abb">02478</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a98ab11cc13b9c4c02b40a55591258abb">maint_op</a>                     : 1;
<a name="l02479"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a190e52c74f0722ddc167d4b64faca99f">02479</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a190e52c74f0722ddc167d4b64faca99f">bar_err</a>                      : 1;
<a name="l02480"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a89a76baa680662a5b5b6f91ee27f5f71">02480</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a89a76baa680662a5b5b6f91ee27f5f71">deny_wr</a>                      : 1;
<a name="l02481"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a59c13365b17858bca5d1d0869c687683">02481</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a59c13365b17858bca5d1d0869c687683">sli_err</a>                      : 1;
<a name="l02482"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#afc8a112867c2539ef8ded52318b0ef2b">02482</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#afc8a112867c2539ef8ded52318b0ef2b">wr_done</a>                      : 1;
<a name="l02483"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a9f56ffa8daf3071f2e4b04f39fcf0a5e">02483</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a9f56ffa8daf3071f2e4b04f39fcf0a5e">mce_tx</a>                       : 1;
<a name="l02484"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a2a6f6ee43f3fef9a47c5ce0cfa9840f4">02484</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a2a6f6ee43f3fef9a47c5ce0cfa9840f4">mce_rx</a>                       : 1;
<a name="l02485"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a22cee639e4a995e5c09456089670ad76">02485</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a22cee639e4a995e5c09456089670ad76">soft_tx</a>                      : 1;
<a name="l02486"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a46d80c00da2768e12f41b17a7524ccf8">02486</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a46d80c00da2768e12f41b17a7524ccf8">soft_rx</a>                      : 1;
<a name="l02487"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a9678dbe4d2b587a35b92fb34d6d8b3eb">02487</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a9678dbe4d2b587a35b92fb34d6d8b3eb">log_erb</a>                      : 1;
<a name="l02488"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ad1049b78197c6a64a5c6f6cf417d0ca2">02488</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ad1049b78197c6a64a5c6f6cf417d0ca2">phy_erb</a>                      : 1;
<a name="l02489"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a2fd6085d8bd864852a2db15a97d381d6">02489</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a2fd6085d8bd864852a2db15a97d381d6">link_dwn</a>                     : 1;
<a name="l02490"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aac6cc66babeac9fd96d3073620764b6b">02490</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aac6cc66babeac9fd96d3073620764b6b">link_up</a>                      : 1;
<a name="l02491"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a71bc14181be5072183e26c5fa28376da">02491</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a71bc14181be5072183e26c5fa28376da">omsg0</a>                        : 1;
<a name="l02492"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#acf1d0d33296f39c9ede5e460f9992f49">02492</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#acf1d0d33296f39c9ede5e460f9992f49">omsg1</a>                        : 1;
<a name="l02493"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a64d1d94a54bdaad2e44452d3e62fc36f">02493</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a64d1d94a54bdaad2e44452d3e62fc36f">omsg_err</a>                     : 1;
<a name="l02494"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a83e55204fb0535d68c53534bbb1b0197">02494</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a83e55204fb0535d68c53534bbb1b0197">reserved_19_19</a>               : 1;
<a name="l02495"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a78a426834ae9d893722ab7199bcfd899">02495</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a78a426834ae9d893722ab7199bcfd899">rtry_err</a>                     : 1;
<a name="l02496"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a99f86c11975f247757580241ea10e0c9">02496</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a99f86c11975f247757580241ea10e0c9">f_error</a>                      : 1;
<a name="l02497"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#af3c7b2d2dd9c699237a417cf9ca28c8d">02497</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#af3c7b2d2dd9c699237a417cf9ca28c8d">mac_buf</a>                      : 1;
<a name="l02498"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a90c331366c779bb55db172e61bd33ced">02498</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a90c331366c779bb55db172e61bd33ced">degrad</a>                       : 1;
<a name="l02499"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a05080ead84bb8f0e059528e6a1d6e9a6">02499</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a05080ead84bb8f0e059528e6a1d6e9a6">fail</a>                         : 1;
<a name="l02500"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a427602169dc703fc5718e501877aaf39">02500</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a427602169dc703fc5718e501877aaf39">ttl_tout</a>                     : 1;
<a name="l02501"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ad3ce98118f90c46ba64aa310a3b84070">02501</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#ad3ce98118f90c46ba64aa310a3b84070">zero_pkt</a>                     : 1;
<a name="l02502"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aa8de686447856aa5e33e330d820a7f86">02502</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aa8de686447856aa5e33e330d820a7f86">sbe</a>                          : 1;
<a name="l02503"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aff768e57461d5f7ff678665e4abe486a">02503</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aff768e57461d5f7ff678665e4abe486a">dbe</a>                          : 1;
<a name="l02504"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aef749d3c188be708e3c45fbd1101c1d7">02504</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#aef749d3c188be708e3c45fbd1101c1d7">reserved_29_30</a>               : 2;
<a name="l02505"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a4e8ebe98b9fe17a6ed14b55a86338356">02505</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a4e8ebe98b9fe17a6ed14b55a86338356">int2_sum</a>                     : 1;
<a name="l02506"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a777e65dbecd17220314831fdacabcf36">02506</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a777e65dbecd17220314831fdacabcf36">door_bell</a>                    : 16;
<a name="l02507"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a873d85eb91f4f02b8474871af3162611">02507</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__s.html#a873d85eb91f4f02b8474871af3162611">reserved_48_63</a>               : 16;
<a name="l02508"></a>02508 <span class="preprocessor">#endif</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__reg.html#a30461d040ddda5e8add13038d3c19201">s</a>;
<a name="l02510"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html">02510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html">cvmx_sriox_int_reg_cn63xx</a> {
<a name="l02511"></a>02511 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02512"></a>02512 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a6bcc9894ce581b740fe7f4e5b9382ce9">reserved_32_63</a>               : 32;
<a name="l02513"></a>02513     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#aaaaec85b0db1507457b61d240e84cb13">int2_sum</a>                     : 1;  <span class="comment">/**&lt; Interrupt Set and Enabled in SRIO(0..1)_INT2_REG</span>
<a name="l02514"></a>02514 <span class="comment">                                                         (Pass 2) */</span>
<a name="l02515"></a>02515     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9a566d0b61be3d0a4827730d87605b5e">reserved_27_30</a>               : 4;
<a name="l02516"></a>02516     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a38965b2403d20a10f508ff544c69c870">zero_pkt</a>                     : 1;  <span class="comment">/**&lt; Received Incoming SRIO Zero byte packet (Pass 2) */</span>
<a name="l02517"></a>02517     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a44c60c7a1b74a08d2fcd66c1ba1c5c7a">ttl_tout</a>                     : 1;  <span class="comment">/**&lt; Outgoing Packet Time to Live Timeout (Pass 2)</span>
<a name="l02518"></a>02518 <span class="comment">                                                         See SRIOMAINT(0..1)_PORT_TTL_CTL</span>
<a name="l02519"></a>02519 <span class="comment">                                                         See SRIOMAINT(0..1)_TX_DROP */</span>
<a name="l02520"></a>02520     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a926e29706aa4bb4957aebb5eee59e16e">fail</a>                         : 1;  <span class="comment">/**&lt; ERB Error Rate reached Fail Count (Pass 2)</span>
<a name="l02521"></a>02521 <span class="comment">                                                         See SRIOMAINT(0..1)_ERB_ERR_RATE */</span>
<a name="l02522"></a>02522     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a88966df538c04849cd6ec4050ab78e0f">degrad</a>                       : 1;  <span class="comment">/**&lt; ERB Error Rate reached Degrade Count (Pass 2)</span>
<a name="l02523"></a>02523 <span class="comment">                                                         See SRIOMAINT(0..1)_ERB_ERR_RATE */</span>
<a name="l02524"></a>02524     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#aa156fa1ac6a7b7e6e113ac8f828de294">mac_buf</a>                      : 1;  <span class="comment">/**&lt; SRIO MAC Buffer CRC Error (Pass 2)</span>
<a name="l02525"></a>02525 <span class="comment">                                                         See SRIO(0..1)_MAC_BUFFERS */</span>
<a name="l02526"></a>02526     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3ebd76e572771f24f7f02ff59c37dd1c">f_error</a>                      : 1;  <span class="comment">/**&lt; SRIO Fatal Port Error (MAC reset required) */</span>
<a name="l02527"></a>02527     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3471321d00e7244b2e9908b85870def0">rtry_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Retry Threshold Exceeded</span>
<a name="l02528"></a>02528 <span class="comment">                                                         See SRIO(0..1)_INT_INFO3</span>
<a name="l02529"></a>02529 <span class="comment">                                                         When one or more of the segments in an outgoing</span>
<a name="l02530"></a>02530 <span class="comment">                                                         message have a RTRY_ERR, SRIO will not set</span>
<a name="l02531"></a>02531 <span class="comment">                                                         OMSG* after the message &quot;transfer&quot;. */</span>
<a name="l02532"></a>02532     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a19fd8cf9be0a69c6d7e0832562ae40b1">pko_err</a>                      : 1;  <span class="comment">/**&lt; Outbound Message Received PKO Error */</span>
<a name="l02533"></a>02533     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a43b660481f862863229d022d984b1be6">omsg_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Invalid Descriptor Error</span>
<a name="l02534"></a>02534 <span class="comment">                                                         See SRIO(0..1)_INT_INFO2 */</span>
<a name="l02535"></a>02535     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ac74cdb6a0eec32b09a728fc9ccd3e039">omsg1</a>                        : 1;  <span class="comment">/**&lt; Controller 1 Outbound Message Complete</span>
<a name="l02536"></a>02536 <span class="comment">                                                         See SRIO(0..1)_OMSG_DONE_COUNTS1 */</span>
<a name="l02537"></a>02537     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9268dde54065ae19ecc991a57da45c99">omsg0</a>                        : 1;  <span class="comment">/**&lt; Controller 0 Outbound Message Complete</span>
<a name="l02538"></a>02538 <span class="comment">                                                         See SRIO(0..1)_OMSG_DONE_COUNTS0 */</span>
<a name="l02539"></a>02539     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#afca892812a12a110f48858e15155ea65">link_up</a>                      : 1;  <span class="comment">/**&lt; Serial Link going from Inactive to Active */</span>
<a name="l02540"></a>02540     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a04a562427d59606143b6edca1c3fe901">link_dwn</a>                     : 1;  <span class="comment">/**&lt; Serial Link going from Active to Inactive */</span>
<a name="l02541"></a>02541     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a7e146fdc6e77518f37ba44ef8e3ef642">phy_erb</a>                      : 1;  <span class="comment">/**&lt; Physical Layer Error detected in ERB</span>
<a name="l02542"></a>02542 <span class="comment">                                                         See SRIOMAINT*_ERB_ATTR_CAPT */</span>
<a name="l02543"></a>02543     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#af9e1bbfa93ab43d0cd0515b5208d0194">log_erb</a>                      : 1;  <span class="comment">/**&lt; Logical/Transport Layer Error detected in ERB</span>
<a name="l02544"></a>02544 <span class="comment">                                                         See SRIOMAINT(0..1)_ERB_LT_ERR_DET */</span>
<a name="l02545"></a>02545     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3996f790b449c79cb2da0673c6a40a57">soft_rx</a>                      : 1;  <span class="comment">/**&lt; Incoming Packet received by Soft Packet FIFO */</span>
<a name="l02546"></a>02546     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a4b6922e769b4c9de94f82038bbfdfc8f">soft_tx</a>                      : 1;  <span class="comment">/**&lt; Outgoing Packet sent by Soft Packet FIFO */</span>
<a name="l02547"></a>02547     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a2bbb5530adacbc0eee07bfcfd859276e">mce_rx</a>                       : 1;  <span class="comment">/**&lt; Incoming Multicast Event Symbol */</span>
<a name="l02548"></a>02548     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ad177749d9ec550704f7d783f4e2f7fcd">mce_tx</a>                       : 1;  <span class="comment">/**&lt; Outgoing Multicast Event Transmit Complete */</span>
<a name="l02549"></a>02549     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a276d7d84b8b7a8e8027c19ffaedffe88">wr_done</a>                      : 1;  <span class="comment">/**&lt; Outgoing Last Nwrite_R DONE Response Received.</span>
<a name="l02550"></a>02550 <span class="comment">                                                         See SRIO(0..1)_WR_DONE_COUNTS */</span>
<a name="l02551"></a>02551     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ade116bfee52e0b8600b0b47893d0c037">sli_err</a>                      : 1;  <span class="comment">/**&lt; Unsupported S2M Transaction Received.</span>
<a name="l02552"></a>02552 <span class="comment">                                                         See SRIO(0..1)_INT_INFO[1:0] */</span>
<a name="l02553"></a>02553     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9c85a9353948f8c2d4951ffb8d9bbe76">deny_wr</a>                      : 1;  <span class="comment">/**&lt; Incoming Maint_Wr Access to Denied Bar Registers. */</span>
<a name="l02554"></a>02554     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#abb4deafd321b082a8d67c00f2c1ad776">bar_err</a>                      : 1;  <span class="comment">/**&lt; Incoming Access Crossing/Missing BAR Address */</span>
<a name="l02555"></a>02555     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a00fcb1d9b712e716dd276683ed8d5411">maint_op</a>                     : 1;  <span class="comment">/**&lt; Internal Maintenance Operation Complete.</span>
<a name="l02556"></a>02556 <span class="comment">                                                         See SRIO(0..1)_MAINT_OP and SRIO(0..1)_MAINT_RD_DATA */</span>
<a name="l02557"></a>02557     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a41d99777b5fbc5975e27bbbb92382ced">rxbell</a>                       : 1;  <span class="comment">/**&lt; One or more Incoming Doorbells Received.</span>
<a name="l02558"></a>02558 <span class="comment">                                                         Read SRIO(0..1)_RX_BELL to empty FIFO */</span>
<a name="l02559"></a>02559     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ad0a21d1d9a3617143ed130bfbc5acd11">bell_err</a>                     : 1;  <span class="comment">/**&lt; Outgoing Doorbell Timeout, Retry or Error.</span>
<a name="l02560"></a>02560 <span class="comment">                                                         See SRIO(0..1)_TX_BELL_INFO */</span>
<a name="l02561"></a>02561     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a858c5ed338d559ba0fdaa3009957270d">txbell</a>                       : 1;  <span class="comment">/**&lt; Outgoing Doorbell Complete.</span>
<a name="l02562"></a>02562 <span class="comment">                                                         TXBELL will not be asserted if a Timeout, Retry or</span>
<a name="l02563"></a>02563 <span class="comment">                                                         Error occurs. */</span>
<a name="l02564"></a>02564 <span class="preprocessor">#else</span>
<a name="l02565"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a858c5ed338d559ba0fdaa3009957270d">02565</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a858c5ed338d559ba0fdaa3009957270d">txbell</a>                       : 1;
<a name="l02566"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ad0a21d1d9a3617143ed130bfbc5acd11">02566</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ad0a21d1d9a3617143ed130bfbc5acd11">bell_err</a>                     : 1;
<a name="l02567"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a41d99777b5fbc5975e27bbbb92382ced">02567</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a41d99777b5fbc5975e27bbbb92382ced">rxbell</a>                       : 1;
<a name="l02568"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a00fcb1d9b712e716dd276683ed8d5411">02568</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a00fcb1d9b712e716dd276683ed8d5411">maint_op</a>                     : 1;
<a name="l02569"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#abb4deafd321b082a8d67c00f2c1ad776">02569</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#abb4deafd321b082a8d67c00f2c1ad776">bar_err</a>                      : 1;
<a name="l02570"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9c85a9353948f8c2d4951ffb8d9bbe76">02570</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9c85a9353948f8c2d4951ffb8d9bbe76">deny_wr</a>                      : 1;
<a name="l02571"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ade116bfee52e0b8600b0b47893d0c037">02571</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ade116bfee52e0b8600b0b47893d0c037">sli_err</a>                      : 1;
<a name="l02572"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a276d7d84b8b7a8e8027c19ffaedffe88">02572</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a276d7d84b8b7a8e8027c19ffaedffe88">wr_done</a>                      : 1;
<a name="l02573"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ad177749d9ec550704f7d783f4e2f7fcd">02573</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ad177749d9ec550704f7d783f4e2f7fcd">mce_tx</a>                       : 1;
<a name="l02574"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a2bbb5530adacbc0eee07bfcfd859276e">02574</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a2bbb5530adacbc0eee07bfcfd859276e">mce_rx</a>                       : 1;
<a name="l02575"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a4b6922e769b4c9de94f82038bbfdfc8f">02575</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a4b6922e769b4c9de94f82038bbfdfc8f">soft_tx</a>                      : 1;
<a name="l02576"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3996f790b449c79cb2da0673c6a40a57">02576</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3996f790b449c79cb2da0673c6a40a57">soft_rx</a>                      : 1;
<a name="l02577"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#af9e1bbfa93ab43d0cd0515b5208d0194">02577</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#af9e1bbfa93ab43d0cd0515b5208d0194">log_erb</a>                      : 1;
<a name="l02578"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a7e146fdc6e77518f37ba44ef8e3ef642">02578</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a7e146fdc6e77518f37ba44ef8e3ef642">phy_erb</a>                      : 1;
<a name="l02579"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a04a562427d59606143b6edca1c3fe901">02579</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a04a562427d59606143b6edca1c3fe901">link_dwn</a>                     : 1;
<a name="l02580"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#afca892812a12a110f48858e15155ea65">02580</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#afca892812a12a110f48858e15155ea65">link_up</a>                      : 1;
<a name="l02581"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9268dde54065ae19ecc991a57da45c99">02581</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9268dde54065ae19ecc991a57da45c99">omsg0</a>                        : 1;
<a name="l02582"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ac74cdb6a0eec32b09a728fc9ccd3e039">02582</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#ac74cdb6a0eec32b09a728fc9ccd3e039">omsg1</a>                        : 1;
<a name="l02583"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a43b660481f862863229d022d984b1be6">02583</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a43b660481f862863229d022d984b1be6">omsg_err</a>                     : 1;
<a name="l02584"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a19fd8cf9be0a69c6d7e0832562ae40b1">02584</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a19fd8cf9be0a69c6d7e0832562ae40b1">pko_err</a>                      : 1;
<a name="l02585"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3471321d00e7244b2e9908b85870def0">02585</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3471321d00e7244b2e9908b85870def0">rtry_err</a>                     : 1;
<a name="l02586"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3ebd76e572771f24f7f02ff59c37dd1c">02586</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a3ebd76e572771f24f7f02ff59c37dd1c">f_error</a>                      : 1;
<a name="l02587"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#aa156fa1ac6a7b7e6e113ac8f828de294">02587</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#aa156fa1ac6a7b7e6e113ac8f828de294">mac_buf</a>                      : 1;
<a name="l02588"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a88966df538c04849cd6ec4050ab78e0f">02588</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a88966df538c04849cd6ec4050ab78e0f">degrad</a>                       : 1;
<a name="l02589"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a926e29706aa4bb4957aebb5eee59e16e">02589</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a926e29706aa4bb4957aebb5eee59e16e">fail</a>                         : 1;
<a name="l02590"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a44c60c7a1b74a08d2fcd66c1ba1c5c7a">02590</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a44c60c7a1b74a08d2fcd66c1ba1c5c7a">ttl_tout</a>                     : 1;
<a name="l02591"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a38965b2403d20a10f508ff544c69c870">02591</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a38965b2403d20a10f508ff544c69c870">zero_pkt</a>                     : 1;
<a name="l02592"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9a566d0b61be3d0a4827730d87605b5e">02592</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a9a566d0b61be3d0a4827730d87605b5e">reserved_27_30</a>               : 4;
<a name="l02593"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#aaaaec85b0db1507457b61d240e84cb13">02593</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#aaaaec85b0db1507457b61d240e84cb13">int2_sum</a>                     : 1;
<a name="l02594"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a6bcc9894ce581b740fe7f4e5b9382ce9">02594</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html#a6bcc9894ce581b740fe7f4e5b9382ce9">reserved_32_63</a>               : 32;
<a name="l02595"></a>02595 <span class="preprocessor">#endif</span>
<a name="l02596"></a>02596 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__reg.html#ac22f7aa3399f6ce3c6020b40866ccf2c">cn63xx</a>;
<a name="l02597"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html">02597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html">cvmx_sriox_int_reg_cn63xxp1</a> {
<a name="l02598"></a>02598 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02599"></a>02599 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a4abaa774ad9ce629414d4fbeec0790cc">reserved_22_63</a>               : 42;
<a name="l02600"></a>02600     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a4820ac9dd0ce7cc884d59679c2e4b183">f_error</a>                      : 1;  <span class="comment">/**&lt; SRIO Fatal Port Error (MAC reset required) */</span>
<a name="l02601"></a>02601     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#ac1f4634b08769726aae4a296edfea2a1">rtry_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Retry Threshold Exceeded</span>
<a name="l02602"></a>02602 <span class="comment">                                                         See SRIO(0..1)_INT_INFO3</span>
<a name="l02603"></a>02603 <span class="comment">                                                         When one or more of the segments in an outgoing</span>
<a name="l02604"></a>02604 <span class="comment">                                                         message have a RTRY_ERR, SRIO will not set</span>
<a name="l02605"></a>02605 <span class="comment">                                                         OMSG* after the message &quot;transfer&quot;. */</span>
<a name="l02606"></a>02606     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a53fc57e5d94f7e65e76be1a67dcbf333">pko_err</a>                      : 1;  <span class="comment">/**&lt; Outbound Message Received PKO Error */</span>
<a name="l02607"></a>02607     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a9202435ec6aa58f66cbbf386ba79b5e5">omsg_err</a>                     : 1;  <span class="comment">/**&lt; Outbound Message Invalid Descriptor Error</span>
<a name="l02608"></a>02608 <span class="comment">                                                         See SRIO(0..1)_INT_INFO2 */</span>
<a name="l02609"></a>02609     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a3602968131909944d32f7786166ee6db">omsg1</a>                        : 1;  <span class="comment">/**&lt; Controller 1 Outbound Message Complete */</span>
<a name="l02610"></a>02610     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a8a66e601512c0eb926a94e189192cef2">omsg0</a>                        : 1;  <span class="comment">/**&lt; Controller 0 Outbound Message Complete */</span>
<a name="l02611"></a>02611     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a64e8376de881c3b5245eef13daa72d54">link_up</a>                      : 1;  <span class="comment">/**&lt; Serial Link going from Inactive to Active */</span>
<a name="l02612"></a>02612     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aee5445c4a2386dc5c5c96043e22b196a">link_dwn</a>                     : 1;  <span class="comment">/**&lt; Serial Link going from Active to Inactive */</span>
<a name="l02613"></a>02613     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a64e7d4710395ba7f9d9039a0674d6cbf">phy_erb</a>                      : 1;  <span class="comment">/**&lt; Physical Layer Error detected in ERB</span>
<a name="l02614"></a>02614 <span class="comment">                                                         See SRIOMAINT*_ERB_ATTR_CAPT */</span>
<a name="l02615"></a>02615     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aceaec542ba55d8fbb63e25c680394c24">log_erb</a>                      : 1;  <span class="comment">/**&lt; Logical/Transport Layer Error detected in ERB</span>
<a name="l02616"></a>02616 <span class="comment">                                                         See SRIOMAINT(0..1)_ERB_LT_ERR_DET */</span>
<a name="l02617"></a>02617     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a42ec4e9231ce00a3a95fb6281380b6dd">soft_rx</a>                      : 1;  <span class="comment">/**&lt; Incoming Packet received by Soft Packet FIFO */</span>
<a name="l02618"></a>02618     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a7093d8698a5f5f8fb97c5765a91f69b7">soft_tx</a>                      : 1;  <span class="comment">/**&lt; Outgoing Packet sent by Soft Packet FIFO */</span>
<a name="l02619"></a>02619     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a7eca394715bf296b1fecee52eeb0fbfa">mce_rx</a>                       : 1;  <span class="comment">/**&lt; Incoming Multicast Event Symbol */</span>
<a name="l02620"></a>02620     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a91cb7d5754b3265458cd7cdd4d735d97">mce_tx</a>                       : 1;  <span class="comment">/**&lt; Outgoing Multicast Event Transmit Complete */</span>
<a name="l02621"></a>02621     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a56640c3b641c669ede73bd1e6f66ab5b">wr_done</a>                      : 1;  <span class="comment">/**&lt; Outgoing Last Nwrite_R DONE Response Received. */</span>
<a name="l02622"></a>02622     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#adadb2751953f822b1b859b03bd143cb2">sli_err</a>                      : 1;  <span class="comment">/**&lt; Unsupported S2M Transaction Received.</span>
<a name="l02623"></a>02623 <span class="comment">                                                         See SRIO(0..1)_INT_INFO[1:0] */</span>
<a name="l02624"></a>02624     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a5f77d06b416cf52e648b84ac1c19b7d1">deny_wr</a>                      : 1;  <span class="comment">/**&lt; Incoming Maint_Wr Access to Denied Bar Registers. */</span>
<a name="l02625"></a>02625     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aa408db20e3e60282a9e4d80a82b813bc">bar_err</a>                      : 1;  <span class="comment">/**&lt; Incoming Access Crossing/Missing BAR Address */</span>
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a0eeb2738d1c513f26b8a1045537814f0">maint_op</a>                     : 1;  <span class="comment">/**&lt; Internal Maintenance Operation Complete.</span>
<a name="l02627"></a>02627 <span class="comment">                                                         See SRIO(0..1)_MAINT_OP and SRIO(0..1)_MAINT_RD_DATA */</span>
<a name="l02628"></a>02628     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a29cdc167d064a1e9bfe29e4e2aef0323">rxbell</a>                       : 1;  <span class="comment">/**&lt; One or more Incoming Doorbells Received.</span>
<a name="l02629"></a>02629 <span class="comment">                                                         Read SRIO(0..1)_RX_BELL to empty FIFO */</span>
<a name="l02630"></a>02630     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a119caf14c60019ee3bad9f393f30761e">bell_err</a>                     : 1;  <span class="comment">/**&lt; Outgoing Doorbell Timeout, Retry or Error.</span>
<a name="l02631"></a>02631 <span class="comment">                                                         See SRIO(0..1)_TX_BELL_INFO */</span>
<a name="l02632"></a>02632     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a3ee1a2f3e50afce4ec3c132d86b42980">txbell</a>                       : 1;  <span class="comment">/**&lt; Outgoing Doorbell Complete.</span>
<a name="l02633"></a>02633 <span class="comment">                                                         TXBELL will not be asserted if a Timeout, Retry or</span>
<a name="l02634"></a>02634 <span class="comment">                                                         Error occurs. */</span>
<a name="l02635"></a>02635 <span class="preprocessor">#else</span>
<a name="l02636"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a3ee1a2f3e50afce4ec3c132d86b42980">02636</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a3ee1a2f3e50afce4ec3c132d86b42980">txbell</a>                       : 1;
<a name="l02637"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a119caf14c60019ee3bad9f393f30761e">02637</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a119caf14c60019ee3bad9f393f30761e">bell_err</a>                     : 1;
<a name="l02638"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a29cdc167d064a1e9bfe29e4e2aef0323">02638</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a29cdc167d064a1e9bfe29e4e2aef0323">rxbell</a>                       : 1;
<a name="l02639"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a0eeb2738d1c513f26b8a1045537814f0">02639</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a0eeb2738d1c513f26b8a1045537814f0">maint_op</a>                     : 1;
<a name="l02640"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aa408db20e3e60282a9e4d80a82b813bc">02640</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aa408db20e3e60282a9e4d80a82b813bc">bar_err</a>                      : 1;
<a name="l02641"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a5f77d06b416cf52e648b84ac1c19b7d1">02641</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a5f77d06b416cf52e648b84ac1c19b7d1">deny_wr</a>                      : 1;
<a name="l02642"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#adadb2751953f822b1b859b03bd143cb2">02642</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#adadb2751953f822b1b859b03bd143cb2">sli_err</a>                      : 1;
<a name="l02643"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a56640c3b641c669ede73bd1e6f66ab5b">02643</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a56640c3b641c669ede73bd1e6f66ab5b">wr_done</a>                      : 1;
<a name="l02644"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a91cb7d5754b3265458cd7cdd4d735d97">02644</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a91cb7d5754b3265458cd7cdd4d735d97">mce_tx</a>                       : 1;
<a name="l02645"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a7eca394715bf296b1fecee52eeb0fbfa">02645</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a7eca394715bf296b1fecee52eeb0fbfa">mce_rx</a>                       : 1;
<a name="l02646"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a7093d8698a5f5f8fb97c5765a91f69b7">02646</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a7093d8698a5f5f8fb97c5765a91f69b7">soft_tx</a>                      : 1;
<a name="l02647"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a42ec4e9231ce00a3a95fb6281380b6dd">02647</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a42ec4e9231ce00a3a95fb6281380b6dd">soft_rx</a>                      : 1;
<a name="l02648"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aceaec542ba55d8fbb63e25c680394c24">02648</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aceaec542ba55d8fbb63e25c680394c24">log_erb</a>                      : 1;
<a name="l02649"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a64e7d4710395ba7f9d9039a0674d6cbf">02649</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a64e7d4710395ba7f9d9039a0674d6cbf">phy_erb</a>                      : 1;
<a name="l02650"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aee5445c4a2386dc5c5c96043e22b196a">02650</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#aee5445c4a2386dc5c5c96043e22b196a">link_dwn</a>                     : 1;
<a name="l02651"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a64e8376de881c3b5245eef13daa72d54">02651</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a64e8376de881c3b5245eef13daa72d54">link_up</a>                      : 1;
<a name="l02652"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a8a66e601512c0eb926a94e189192cef2">02652</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a8a66e601512c0eb926a94e189192cef2">omsg0</a>                        : 1;
<a name="l02653"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a3602968131909944d32f7786166ee6db">02653</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a3602968131909944d32f7786166ee6db">omsg1</a>                        : 1;
<a name="l02654"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a9202435ec6aa58f66cbbf386ba79b5e5">02654</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a9202435ec6aa58f66cbbf386ba79b5e5">omsg_err</a>                     : 1;
<a name="l02655"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a53fc57e5d94f7e65e76be1a67dcbf333">02655</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a53fc57e5d94f7e65e76be1a67dcbf333">pko_err</a>                      : 1;
<a name="l02656"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#ac1f4634b08769726aae4a296edfea2a1">02656</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#ac1f4634b08769726aae4a296edfea2a1">rtry_err</a>                     : 1;
<a name="l02657"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a4820ac9dd0ce7cc884d59679c2e4b183">02657</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a4820ac9dd0ce7cc884d59679c2e4b183">f_error</a>                      : 1;
<a name="l02658"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a4abaa774ad9ce629414d4fbeec0790cc">02658</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xxp1.html#a4abaa774ad9ce629414d4fbeec0790cc">reserved_22_63</a>               : 42;
<a name="l02659"></a>02659 <span class="preprocessor">#endif</span>
<a name="l02660"></a>02660 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__reg.html#a1f7e6f0476b6bdddadbfc219a63257ca">cn63xxp1</a>;
<a name="l02661"></a><a class="code" href="unioncvmx__sriox__int__reg.html#a52f1642899a4f50fc8f176677b4df73b">02661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cn63xx.html">cvmx_sriox_int_reg_cn63xx</a>      <a class="code" href="unioncvmx__sriox__int__reg.html#a52f1642899a4f50fc8f176677b4df73b">cn66xx</a>;
<a name="l02662"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html">02662</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html">cvmx_sriox_int_reg_cnf75xx</a> {
<a name="l02663"></a>02663 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2521e05d8e8b787c1380eb28d8da308c">reserved_48_63</a>               : 16;
<a name="l02665"></a>02665     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a3abda4fd4c631bd35f5dc0fd3f014cc2">door_bell</a>                    : 16; <span class="comment">/**&lt; One or more incoming doorbells received for SRIO doorbell 0-15.</span>
<a name="l02666"></a>02666 <span class="comment">                                                         These interrupts are valid when SRIO()_RX_BELL_CTRL[NUM_FIFO] = 1-5; */</span>
<a name="l02667"></a>02667     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a93beb38ee432029cf49f6f4ca6145036">reserved_29_31</a>               : 3;
<a name="l02668"></a>02668     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ad57e0e01f4f07d04651e30f3003ef41d">dbe</a>                          : 1;  <span class="comment">/**&lt; Double bit internal memory error detected.</span>
<a name="l02669"></a>02669 <span class="comment">                                                         See SRIO()_ECC_STATUS[DBE]. */</span>
<a name="l02670"></a>02670     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ad25bc43eb96c2afc267580e5ced060ff">sbe</a>                          : 1;  <span class="comment">/**&lt; Single bit internal memory error detected.</span>
<a name="l02671"></a>02671 <span class="comment">                                                         See SRIO()_ECC_STATUS[SBE]. */</span>
<a name="l02672"></a>02672     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#abd6d9cb25f7a897bfd84f87971b6c274">zero_pkt</a>                     : 1;  <span class="comment">/**&lt; Received incoming SRIO zero byte packet. */</span>
<a name="l02673"></a>02673     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ab822dacd5e319a03f5a7ba3053fe4f57">ttl_tout</a>                     : 1;  <span class="comment">/**&lt; Outgoing packet time to live timeout.</span>
<a name="l02674"></a>02674 <span class="comment">                                                         See SRIOMAINT()_PORT_TTL_CTL.</span>
<a name="l02675"></a>02675 <span class="comment">                                                         See SRIOMAINT()_TX_DROP. */</span>
<a name="l02676"></a>02676     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a1f9643c0c93305f5959fec53d657b3cd">fail</a>                         : 1;  <span class="comment">/**&lt; ERB error rate reached fail count.</span>
<a name="l02677"></a>02677 <span class="comment">                                                         See SRIOMAINT()_ERB_ERR_RATE. */</span>
<a name="l02678"></a>02678     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#af643a8f69722b18e06c5aab1e1cce866">degrad</a>                       : 1;  <span class="comment">/**&lt; ERB error rate reached degrade count.</span>
<a name="l02679"></a>02679 <span class="comment">                                                         See SRIOMAINT()_ERB_ERR_RATE. */</span>
<a name="l02680"></a>02680     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a4ce7b307f3c0e8173cacb94ef2d74735">mac_buf</a>                      : 1;  <span class="comment">/**&lt; SRIO MAC buffer CRC error.  See SRIO()_MAC_BUFFERS. */</span>
<a name="l02681"></a>02681     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a33a70dadf597fa564f64020d8ead678a">f_error</a>                      : 1;  <span class="comment">/**&lt; SRIO fatal port error (MAC reset required). */</span>
<a name="l02682"></a>02682     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2e4b2a78886072cd0d67b1f19fe11f53">rtry_err</a>                     : 1;  <span class="comment">/**&lt; Outbound message retry threshold exceeded.</span>
<a name="l02683"></a>02683 <span class="comment">                                                         See SRIO()_INT_INFO3.</span>
<a name="l02684"></a>02684 <span class="comment">                                                         When one or more of the segments in an outgoing</span>
<a name="l02685"></a>02685 <span class="comment">                                                         message have a RTRY_ERR, SRIO will not set</span>
<a name="l02686"></a>02686 <span class="comment">                                                         OMSG* after the message &quot;transfer&quot;. */</span>
<a name="l02687"></a>02687     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2fd0fb824ccfd4529b1c4ad2259a1fa7">pko_rst_err</a>                  : 1;  <span class="comment">/**&lt; PKO reset error - message received from PKO while MAC in reset. */</span>
<a name="l02688"></a>02688     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a73d3e7bd2f47dcb79b341fb07452614b">omsg_err</a>                     : 1;  <span class="comment">/**&lt; Outbound message invalid SRIO_OMSG_HDR_S error.</span>
<a name="l02689"></a>02689 <span class="comment">                                                         See SRIO()_INT_INFO2. */</span>
<a name="l02690"></a>02690     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a1057155c38438e37a050b888f366aa69">omsg1</a>                        : 1;  <span class="comment">/**&lt; Controller 1 outbound message complete.</span>
<a name="l02691"></a>02691 <span class="comment">                                                         See SRIO()_OMSG_DONE_COUNTS1. */</span>
<a name="l02692"></a>02692     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a222a9dfc9ca188119c8f27b2f9c72d63">omsg0</a>                        : 1;  <span class="comment">/**&lt; Controller 0 outbound message complete.</span>
<a name="l02693"></a>02693 <span class="comment">                                                         See SRIO()_OMSG_DONE_COUNTS0. */</span>
<a name="l02694"></a>02694     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae46ea1f6566348f5ffe63bf1e67dcc92">link_up</a>                      : 1;  <span class="comment">/**&lt; Serial link going from inactive to active. */</span>
<a name="l02695"></a>02695     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a14d22e48e84e4c537ce4b91aae204534">link_dwn</a>                     : 1;  <span class="comment">/**&lt; Serial link going from active to inactive. */</span>
<a name="l02696"></a>02696     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a166122e972823d713e2fdb299ab80922">phy_erb</a>                      : 1;  <span class="comment">/**&lt; Physical layer error detected in erb.</span>
<a name="l02697"></a>02697 <span class="comment">                                                         This is a summary interrupt of all SRIOMAINT physical layer interrupts,</span>
<a name="l02698"></a>02698 <span class="comment">                                                         See SRIOMAINT()_ERB_ATTR_CAPT. */</span>
<a name="l02699"></a>02699     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a9af9e1c5a03ddc348f38629f98862469">log_erb</a>                      : 1;  <span class="comment">/**&lt; Logical/transport layer error detected in ERB.</span>
<a name="l02700"></a>02700 <span class="comment">                                                         This is a summary interrupt of all SRIOMAINT logical layer interrupts,</span>
<a name="l02701"></a>02701 <span class="comment">                                                         See SRIOMAINT()_ERB_LT_ERR_DET. */</span>
<a name="l02702"></a>02702     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#adcfb931b78efdccf30eb2914b3586884">soft_rx</a>                      : 1;  <span class="comment">/**&lt; Incoming packet received by soft packet FIFO. */</span>
<a name="l02703"></a>02703     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a8382be90ab8b5bd6a72b7e07e9b555cf">soft_tx</a>                      : 1;  <span class="comment">/**&lt; Outgoing packet sent by soft packet FIFO. */</span>
<a name="l02704"></a>02704     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a021687b302b315b157bdb5011a87d27e">mce_rx</a>                       : 1;  <span class="comment">/**&lt; Incoming multicast event symbol. */</span>
<a name="l02705"></a>02705     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a50b79612f676fa499c6063d4f3171bec">mce_tx</a>                       : 1;  <span class="comment">/**&lt; Outgoing multicast event transmit complete. */</span>
<a name="l02706"></a>02706     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#aec4064698a324d6d22e10da54126ef1f">wr_done</a>                      : 1;  <span class="comment">/**&lt; Outgoing last nwrite_r DONE response received.</span>
<a name="l02707"></a>02707 <span class="comment">                                                         See SRIO()_WR_DONE_COUNTS. */</span>
<a name="l02708"></a>02708     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a00b811ba24d6e3bb6dc1d24617a3cf13">sli_err</a>                      : 1;  <span class="comment">/**&lt; Unsupported S2M transaction received.</span>
<a name="l02709"></a>02709 <span class="comment">                                                         See SRIO()_INT_INFO0, SRIO()_INT_INFO1. */</span>
<a name="l02710"></a>02710     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a132c131aa95f20a6dbc06aea6fab7b8c">deny_wr</a>                      : 1;  <span class="comment">/**&lt; Incoming maint_wr access to denied bar registers. */</span>
<a name="l02711"></a>02711     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#adfefaf4f968a7bdbbcaf33b180980949">bar_err</a>                      : 1;  <span class="comment">/**&lt; Incoming access crossing/missing BAR address. */</span>
<a name="l02712"></a>02712     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a8496f1501f6c72a3b70ef44dcd66b8ea">maint_op</a>                     : 1;  <span class="comment">/**&lt; Internal maintenance operation complete.</span>
<a name="l02713"></a>02713 <span class="comment">                                                         See SRIO()_MAINT_OP and SRIO()_MAINT_RD_DATA. */</span>
<a name="l02714"></a>02714     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae10d88387e7a0c49e22ac0be3e3c03f0">rxbell</a>                       : 1;  <span class="comment">/**&lt; One or more incoming doorbells received.</span>
<a name="l02715"></a>02715 <span class="comment">                                                         This interrupt is only valid in back-compatible mode,</span>
<a name="l02716"></a>02716 <span class="comment">                                                         when SRIO()_RX_BELL_CTRL[NUM_FIFO] = 0;</span>
<a name="l02717"></a>02717 <span class="comment">                                                         Read SRIO()_RX_BELL to empty FIFO. */</span>
<a name="l02718"></a>02718     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae6c420ace3ea110a0d767a64363c3db3">bell_err</a>                     : 1;  <span class="comment">/**&lt; Outgoing doorbell timeout, retry or error.</span>
<a name="l02719"></a>02719 <span class="comment">                                                         See SRIO()_TX_BELL_INFO. */</span>
<a name="l02720"></a>02720     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a04f0b2b4e4c0d0786921c8819757ec6a">txbell</a>                       : 1;  <span class="comment">/**&lt; Outgoing doorbell complete.</span>
<a name="l02721"></a>02721 <span class="comment">                                                         TXBELL will not be asserted if a timeout, retry or</span>
<a name="l02722"></a>02722 <span class="comment">                                                         error occurs. */</span>
<a name="l02723"></a>02723 <span class="preprocessor">#else</span>
<a name="l02724"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a04f0b2b4e4c0d0786921c8819757ec6a">02724</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a04f0b2b4e4c0d0786921c8819757ec6a">txbell</a>                       : 1;
<a name="l02725"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae6c420ace3ea110a0d767a64363c3db3">02725</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae6c420ace3ea110a0d767a64363c3db3">bell_err</a>                     : 1;
<a name="l02726"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae10d88387e7a0c49e22ac0be3e3c03f0">02726</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae10d88387e7a0c49e22ac0be3e3c03f0">rxbell</a>                       : 1;
<a name="l02727"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a8496f1501f6c72a3b70ef44dcd66b8ea">02727</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a8496f1501f6c72a3b70ef44dcd66b8ea">maint_op</a>                     : 1;
<a name="l02728"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#adfefaf4f968a7bdbbcaf33b180980949">02728</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#adfefaf4f968a7bdbbcaf33b180980949">bar_err</a>                      : 1;
<a name="l02729"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a132c131aa95f20a6dbc06aea6fab7b8c">02729</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a132c131aa95f20a6dbc06aea6fab7b8c">deny_wr</a>                      : 1;
<a name="l02730"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a00b811ba24d6e3bb6dc1d24617a3cf13">02730</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a00b811ba24d6e3bb6dc1d24617a3cf13">sli_err</a>                      : 1;
<a name="l02731"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#aec4064698a324d6d22e10da54126ef1f">02731</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#aec4064698a324d6d22e10da54126ef1f">wr_done</a>                      : 1;
<a name="l02732"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a50b79612f676fa499c6063d4f3171bec">02732</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a50b79612f676fa499c6063d4f3171bec">mce_tx</a>                       : 1;
<a name="l02733"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a021687b302b315b157bdb5011a87d27e">02733</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a021687b302b315b157bdb5011a87d27e">mce_rx</a>                       : 1;
<a name="l02734"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a8382be90ab8b5bd6a72b7e07e9b555cf">02734</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a8382be90ab8b5bd6a72b7e07e9b555cf">soft_tx</a>                      : 1;
<a name="l02735"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#adcfb931b78efdccf30eb2914b3586884">02735</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#adcfb931b78efdccf30eb2914b3586884">soft_rx</a>                      : 1;
<a name="l02736"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a9af9e1c5a03ddc348f38629f98862469">02736</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a9af9e1c5a03ddc348f38629f98862469">log_erb</a>                      : 1;
<a name="l02737"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a166122e972823d713e2fdb299ab80922">02737</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a166122e972823d713e2fdb299ab80922">phy_erb</a>                      : 1;
<a name="l02738"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a14d22e48e84e4c537ce4b91aae204534">02738</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a14d22e48e84e4c537ce4b91aae204534">link_dwn</a>                     : 1;
<a name="l02739"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae46ea1f6566348f5ffe63bf1e67dcc92">02739</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ae46ea1f6566348f5ffe63bf1e67dcc92">link_up</a>                      : 1;
<a name="l02740"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a222a9dfc9ca188119c8f27b2f9c72d63">02740</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a222a9dfc9ca188119c8f27b2f9c72d63">omsg0</a>                        : 1;
<a name="l02741"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a1057155c38438e37a050b888f366aa69">02741</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a1057155c38438e37a050b888f366aa69">omsg1</a>                        : 1;
<a name="l02742"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a73d3e7bd2f47dcb79b341fb07452614b">02742</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a73d3e7bd2f47dcb79b341fb07452614b">omsg_err</a>                     : 1;
<a name="l02743"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2fd0fb824ccfd4529b1c4ad2259a1fa7">02743</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2fd0fb824ccfd4529b1c4ad2259a1fa7">pko_rst_err</a>                  : 1;
<a name="l02744"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2e4b2a78886072cd0d67b1f19fe11f53">02744</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2e4b2a78886072cd0d67b1f19fe11f53">rtry_err</a>                     : 1;
<a name="l02745"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a33a70dadf597fa564f64020d8ead678a">02745</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a33a70dadf597fa564f64020d8ead678a">f_error</a>                      : 1;
<a name="l02746"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a4ce7b307f3c0e8173cacb94ef2d74735">02746</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a4ce7b307f3c0e8173cacb94ef2d74735">mac_buf</a>                      : 1;
<a name="l02747"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#af643a8f69722b18e06c5aab1e1cce866">02747</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#af643a8f69722b18e06c5aab1e1cce866">degrad</a>                       : 1;
<a name="l02748"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a1f9643c0c93305f5959fec53d657b3cd">02748</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a1f9643c0c93305f5959fec53d657b3cd">fail</a>                         : 1;
<a name="l02749"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ab822dacd5e319a03f5a7ba3053fe4f57">02749</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ab822dacd5e319a03f5a7ba3053fe4f57">ttl_tout</a>                     : 1;
<a name="l02750"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#abd6d9cb25f7a897bfd84f87971b6c274">02750</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#abd6d9cb25f7a897bfd84f87971b6c274">zero_pkt</a>                     : 1;
<a name="l02751"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ad25bc43eb96c2afc267580e5ced060ff">02751</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ad25bc43eb96c2afc267580e5ced060ff">sbe</a>                          : 1;
<a name="l02752"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ad57e0e01f4f07d04651e30f3003ef41d">02752</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#ad57e0e01f4f07d04651e30f3003ef41d">dbe</a>                          : 1;
<a name="l02753"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a93beb38ee432029cf49f6f4ca6145036">02753</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a93beb38ee432029cf49f6f4ca6145036">reserved_29_31</a>               : 3;
<a name="l02754"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a3abda4fd4c631bd35f5dc0fd3f014cc2">02754</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a3abda4fd4c631bd35f5dc0fd3f014cc2">door_bell</a>                    : 16;
<a name="l02755"></a><a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2521e05d8e8b787c1380eb28d8da308c">02755</a>     uint64_t <a class="code" href="structcvmx__sriox__int__reg_1_1cvmx__sriox__int__reg__cnf75xx.html#a2521e05d8e8b787c1380eb28d8da308c">reserved_48_63</a>               : 16;
<a name="l02756"></a>02756 <span class="preprocessor">#endif</span>
<a name="l02757"></a>02757 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__reg.html#aa940bc3f758ea1cd82bf92506ca53f2b">cnf75xx</a>;
<a name="l02758"></a>02758 };
<a name="l02759"></a><a class="code" href="cvmx-sriox-defs_8h.html#a110e8fc03551aeb17d5e77438befbe24">02759</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__reg.html" title="cvmx_srio::_int_reg">cvmx_sriox_int_reg</a> <a class="code" href="unioncvmx__sriox__int__reg.html" title="cvmx_srio::_int_reg">cvmx_sriox_int_reg_t</a>;
<a name="l02760"></a>02760 <span class="comment"></span>
<a name="l02761"></a>02761 <span class="comment">/**</span>
<a name="l02762"></a>02762 <span class="comment"> * cvmx_srio#_int_w1s</span>
<a name="l02763"></a>02763 <span class="comment"> */</span>
<a name="l02764"></a><a class="code" href="unioncvmx__sriox__int__w1s.html">02764</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__w1s.html" title="cvmx_srio::_int_w1s">cvmx_sriox_int_w1s</a> {
<a name="l02765"></a><a class="code" href="unioncvmx__sriox__int__w1s.html#a495dda3e5ff45c4876cff10b19fe7472">02765</a>     uint64_t <a class="code" href="unioncvmx__sriox__int__w1s.html#a495dda3e5ff45c4876cff10b19fe7472">u64</a>;
<a name="l02766"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html">02766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html">cvmx_sriox_int_w1s_s</a> {
<a name="l02767"></a>02767 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02768"></a>02768 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#af00af9dace40da7f9bcbe48aaf973628">reserved_48_63</a>               : 16;
<a name="l02769"></a>02769     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a321099575aac714d035af299abcca8ef">door_bell</a>                    : 16; <span class="comment">/**&lt; Reads SRIO()_INT_REG[DOOR_BELL]. */</span>
<a name="l02770"></a>02770     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a4c52763eb303d9079be28d00e873063c">reserved_29_31</a>               : 3;
<a name="l02771"></a>02771     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ad134c5a4c3475cf003d6acc78cee6c8c">dbe</a>                          : 1;  <span class="comment">/**&lt; Reads SRIO()_INT_REG[DBE]. */</span>
<a name="l02772"></a>02772     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a6c4de6dd26203ea357f4dc03088710e1">sbe</a>                          : 1;  <span class="comment">/**&lt; Reads SRIO()_INT_REG[SBE]. */</span>
<a name="l02773"></a>02773     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa2ad83e81294a95f65188176abcc75ad">zero_pkt</a>                     : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[ZERO_PKT]. */</span>
<a name="l02774"></a>02774     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ae0b0012f7a5ad8b7588b1d2b6b52f931">ttl_tout</a>                     : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[TTL_TOUT]. */</span>
<a name="l02775"></a>02775     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a60911778a222a22c806a2bca6f761612">fail</a>                         : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[FAIL]. */</span>
<a name="l02776"></a>02776     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ab24d3bf684f0db8b63cb0d248fbfd2ad">degrade</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[DEGRADE]. */</span>
<a name="l02777"></a>02777     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a438bd4885c6b4f90df698d1edb30cce5">mac_buf</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[MAC_BUF]. */</span>
<a name="l02778"></a>02778     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa83354194e506cef4f8da93baf0eaf49">f_error</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[F_ERROR]. */</span>
<a name="l02779"></a>02779     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa631534aa78b8c674cb314c10b107a2d">rtry_err</a>                     : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[RTRY_ERR]. */</span>
<a name="l02780"></a>02780     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a5f0a67b08a3b6cd0c1dd94eb28b9b1a0">pko_rst_err</a>                  : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[PKO_RST_ERR]. */</span>
<a name="l02781"></a>02781     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a2cd7c6a6e4b74d6d2bcdbe8f00c0fabc">omsg_err</a>                     : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[OMSG_ERR]. */</span>
<a name="l02782"></a>02782     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aca5b1867b70b7079e7798be31f44e020">omsg1</a>                        : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[OMSG1]. */</span>
<a name="l02783"></a>02783     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a1ff0d64ecfaba6ef92a5020859495643">omsg0</a>                        : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[OMSG0]. */</span>
<a name="l02784"></a>02784     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a401e401e378817c6c4a11a80d8aa7d9a">link_up</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[LINK_UP]. */</span>
<a name="l02785"></a>02785     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a8d90e999c7ddede411815ea09bf6265c">link_dwn</a>                     : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[LINK_DWN]. */</span>
<a name="l02786"></a>02786     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a73ba7412558b855fd1306fda206408ad">phy_erb</a>                      : 1;  <span class="comment">/**&lt; Reads or sets SRIO()_INT_REG[PHY_ERB]. */</span>
<a name="l02787"></a>02787     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#afb9226ee3a711532d72f7da182b13a27">log_erb</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[LOG_ERB]. */</span>
<a name="l02788"></a>02788     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#afd0d158f04918b6d011193315726f83b">soft_rx</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[SOFT_RX]. */</span>
<a name="l02789"></a>02789     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a8f4d7dfe31a9715620c6bf5c05caca7d">soft_tx</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[SOFT_TX]. */</span>
<a name="l02790"></a>02790     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ad1c3a3b4fe5a061707d25762edbb3fc1">mce_rx</a>                       : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[MCE_RX]. */</span>
<a name="l02791"></a>02791     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a6c30ca311685c1c0ed637c973461ec74">mce_tx</a>                       : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[MCE_TX]. */</span>
<a name="l02792"></a>02792     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a0cdb9b9e2d9f70cac8bfe09cd79d559e">wr_done</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[WR_DONE]. */</span>
<a name="l02793"></a>02793     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a90ce1c419b372e6adbe2fc086201b30c">sli_err</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[SLI_ERR]. */</span>
<a name="l02794"></a>02794     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a0b363b9ee3bb31a52d7578e3c475e02d">deny_wr</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[BAR_ERR]. */</span>
<a name="l02795"></a>02795     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a2a653532347d1b5e5db37e4335af8136">bar_err</a>                      : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[BAR_ERR]. */</span>
<a name="l02796"></a>02796     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a61bda1b8409b8d1fd2b4eba2f60e079b">maint_op</a>                     : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[MAINT_OP]. */</span>
<a name="l02797"></a>02797     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ae70c84166281ca47e2781d908dd6eb24">rxbell</a>                       : 1;  <span class="comment">/**&lt; Reads SRIO()_INT_REG[RX_BELL]. */</span>
<a name="l02798"></a>02798     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ac9cf4ec9feeead750fedf160eda5e95b">bell_err</a>                     : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[BELL_ERR]. */</span>
<a name="l02799"></a>02799     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a30613f0bb54dd3481501fe73bcb7d1fe">txbell</a>                       : 1;  <span class="comment">/**&lt; Reads or sets  SRIO()_INT_REG[TXBELL]. */</span>
<a name="l02800"></a>02800 <span class="preprocessor">#else</span>
<a name="l02801"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a30613f0bb54dd3481501fe73bcb7d1fe">02801</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a30613f0bb54dd3481501fe73bcb7d1fe">txbell</a>                       : 1;
<a name="l02802"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ac9cf4ec9feeead750fedf160eda5e95b">02802</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ac9cf4ec9feeead750fedf160eda5e95b">bell_err</a>                     : 1;
<a name="l02803"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ae70c84166281ca47e2781d908dd6eb24">02803</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ae70c84166281ca47e2781d908dd6eb24">rxbell</a>                       : 1;
<a name="l02804"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a61bda1b8409b8d1fd2b4eba2f60e079b">02804</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a61bda1b8409b8d1fd2b4eba2f60e079b">maint_op</a>                     : 1;
<a name="l02805"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a2a653532347d1b5e5db37e4335af8136">02805</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a2a653532347d1b5e5db37e4335af8136">bar_err</a>                      : 1;
<a name="l02806"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a0b363b9ee3bb31a52d7578e3c475e02d">02806</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a0b363b9ee3bb31a52d7578e3c475e02d">deny_wr</a>                      : 1;
<a name="l02807"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a90ce1c419b372e6adbe2fc086201b30c">02807</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a90ce1c419b372e6adbe2fc086201b30c">sli_err</a>                      : 1;
<a name="l02808"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a0cdb9b9e2d9f70cac8bfe09cd79d559e">02808</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a0cdb9b9e2d9f70cac8bfe09cd79d559e">wr_done</a>                      : 1;
<a name="l02809"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a6c30ca311685c1c0ed637c973461ec74">02809</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a6c30ca311685c1c0ed637c973461ec74">mce_tx</a>                       : 1;
<a name="l02810"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ad1c3a3b4fe5a061707d25762edbb3fc1">02810</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ad1c3a3b4fe5a061707d25762edbb3fc1">mce_rx</a>                       : 1;
<a name="l02811"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a8f4d7dfe31a9715620c6bf5c05caca7d">02811</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a8f4d7dfe31a9715620c6bf5c05caca7d">soft_tx</a>                      : 1;
<a name="l02812"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#afd0d158f04918b6d011193315726f83b">02812</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#afd0d158f04918b6d011193315726f83b">soft_rx</a>                      : 1;
<a name="l02813"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#afb9226ee3a711532d72f7da182b13a27">02813</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#afb9226ee3a711532d72f7da182b13a27">log_erb</a>                      : 1;
<a name="l02814"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a73ba7412558b855fd1306fda206408ad">02814</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a73ba7412558b855fd1306fda206408ad">phy_erb</a>                      : 1;
<a name="l02815"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a8d90e999c7ddede411815ea09bf6265c">02815</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a8d90e999c7ddede411815ea09bf6265c">link_dwn</a>                     : 1;
<a name="l02816"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a401e401e378817c6c4a11a80d8aa7d9a">02816</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a401e401e378817c6c4a11a80d8aa7d9a">link_up</a>                      : 1;
<a name="l02817"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a1ff0d64ecfaba6ef92a5020859495643">02817</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a1ff0d64ecfaba6ef92a5020859495643">omsg0</a>                        : 1;
<a name="l02818"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aca5b1867b70b7079e7798be31f44e020">02818</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aca5b1867b70b7079e7798be31f44e020">omsg1</a>                        : 1;
<a name="l02819"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a2cd7c6a6e4b74d6d2bcdbe8f00c0fabc">02819</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a2cd7c6a6e4b74d6d2bcdbe8f00c0fabc">omsg_err</a>                     : 1;
<a name="l02820"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a5f0a67b08a3b6cd0c1dd94eb28b9b1a0">02820</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a5f0a67b08a3b6cd0c1dd94eb28b9b1a0">pko_rst_err</a>                  : 1;
<a name="l02821"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa631534aa78b8c674cb314c10b107a2d">02821</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa631534aa78b8c674cb314c10b107a2d">rtry_err</a>                     : 1;
<a name="l02822"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa83354194e506cef4f8da93baf0eaf49">02822</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa83354194e506cef4f8da93baf0eaf49">f_error</a>                      : 1;
<a name="l02823"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a438bd4885c6b4f90df698d1edb30cce5">02823</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a438bd4885c6b4f90df698d1edb30cce5">mac_buf</a>                      : 1;
<a name="l02824"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ab24d3bf684f0db8b63cb0d248fbfd2ad">02824</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ab24d3bf684f0db8b63cb0d248fbfd2ad">degrade</a>                      : 1;
<a name="l02825"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a60911778a222a22c806a2bca6f761612">02825</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a60911778a222a22c806a2bca6f761612">fail</a>                         : 1;
<a name="l02826"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ae0b0012f7a5ad8b7588b1d2b6b52f931">02826</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ae0b0012f7a5ad8b7588b1d2b6b52f931">ttl_tout</a>                     : 1;
<a name="l02827"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa2ad83e81294a95f65188176abcc75ad">02827</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#aa2ad83e81294a95f65188176abcc75ad">zero_pkt</a>                     : 1;
<a name="l02828"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a6c4de6dd26203ea357f4dc03088710e1">02828</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a6c4de6dd26203ea357f4dc03088710e1">sbe</a>                          : 1;
<a name="l02829"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ad134c5a4c3475cf003d6acc78cee6c8c">02829</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#ad134c5a4c3475cf003d6acc78cee6c8c">dbe</a>                          : 1;
<a name="l02830"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a4c52763eb303d9079be28d00e873063c">02830</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a4c52763eb303d9079be28d00e873063c">reserved_29_31</a>               : 3;
<a name="l02831"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a321099575aac714d035af299abcca8ef">02831</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#a321099575aac714d035af299abcca8ef">door_bell</a>                    : 16;
<a name="l02832"></a><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#af00af9dace40da7f9bcbe48aaf973628">02832</a>     uint64_t <a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html#af00af9dace40da7f9bcbe48aaf973628">reserved_48_63</a>               : 16;
<a name="l02833"></a>02833 <span class="preprocessor">#endif</span>
<a name="l02834"></a>02834 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__int__w1s.html#a8a5b84991e50d6d182059335bcd82ca3">s</a>;
<a name="l02835"></a><a class="code" href="unioncvmx__sriox__int__w1s.html#a5020681cd47333ce419e52d9b612fe69">02835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__int__w1s_1_1cvmx__sriox__int__w1s__s.html">cvmx_sriox_int_w1s_s</a>           <a class="code" href="unioncvmx__sriox__int__w1s.html#a5020681cd47333ce419e52d9b612fe69">cnf75xx</a>;
<a name="l02836"></a>02836 };
<a name="l02837"></a><a class="code" href="cvmx-sriox-defs_8h.html#ae07b0bec22e46709f7606fd69fc00c51">02837</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__int__w1s.html" title="cvmx_srio::_int_w1s">cvmx_sriox_int_w1s</a> <a class="code" href="unioncvmx__sriox__int__w1s.html" title="cvmx_srio::_int_w1s">cvmx_sriox_int_w1s_t</a>;
<a name="l02838"></a>02838 <span class="comment"></span>
<a name="l02839"></a>02839 <span class="comment">/**</span>
<a name="l02840"></a>02840 <span class="comment"> * cvmx_srio#_ip_feature</span>
<a name="l02841"></a>02841 <span class="comment"> *</span>
<a name="l02842"></a>02842 <span class="comment"> * This register is used to override powerup values used by the</span>
<a name="l02843"></a>02843 <span class="comment"> * SRIOMAINT registers and QLM configuration.  The register is</span>
<a name="l02844"></a>02844 <span class="comment"> * only reset during COLD boot.  It should only be modified only</span>
<a name="l02845"></a>02845 <span class="comment"> * while SRIO()_STATUS_REG[ACCESS] is zero.</span>
<a name="l02846"></a>02846 <span class="comment"> *</span>
<a name="l02847"></a>02847 <span class="comment"> * This register is reset by the coprocessor-clock cold reset.</span>
<a name="l02848"></a>02848 <span class="comment"> */</span>
<a name="l02849"></a><a class="code" href="unioncvmx__sriox__ip__feature.html">02849</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__ip__feature.html" title="cvmx_srio::_ip_feature">cvmx_sriox_ip_feature</a> {
<a name="l02850"></a><a class="code" href="unioncvmx__sriox__ip__feature.html#ab4dd67cbf30eb088f3b6653481411030">02850</a>     uint64_t <a class="code" href="unioncvmx__sriox__ip__feature.html#ab4dd67cbf30eb088f3b6653481411030">u64</a>;
<a name="l02851"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html">02851</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html">cvmx_sriox_ip_feature_s</a> {
<a name="l02852"></a>02852 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02853"></a>02853 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ae4d6f014f6f580897757d4473b7f8ece">ops</a>                          : 32; <span class="comment">/**&lt; Reset value for the OPs fields in both SRIOMAINT()_SRC_OPS and</span>
<a name="l02854"></a>02854 <span class="comment">                                                         SRIOMAINT()_DST_OPS. */</span>
<a name="l02855"></a>02855     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#afa094cb36c9a8e7d4b101aa62e7c352f">reserved_15_31</a>               : 17;
<a name="l02856"></a>02856     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a0af579e6ee42d91e885f23dd439d1efc">no_vmin</a>                      : 1;  <span class="comment">/**&lt; Lane sync valid minimum count disable.</span>
<a name="l02857"></a>02857 <span class="comment">                                                         0 = Wait for 2^12 valid codewords and at least</span>
<a name="l02858"></a>02858 <span class="comment">                                                         127 comma characters before starting</span>
<a name="l02859"></a>02859 <span class="comment">                                                         alignment.</span>
<a name="l02860"></a>02860 <span class="comment">                                                         1 = Wait only for 127 comma characters before</span>
<a name="l02861"></a>02861 <span class="comment">                                                         starting alignment. (SRIO V1.3 Compatable). */</span>
<a name="l02862"></a>02862     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#abf6cccb6ed4a40280a71be19178cdaeb">a66</a>                          : 1;  <span class="comment">/**&lt; 66-bit address support.  Value for bit 2 of the</span>
<a name="l02863"></a>02863 <span class="comment">                                                         EX_ADDR field in the SRIOMAINT()_PE_FEAT register. */</span>
<a name="l02864"></a>02864     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#aad6d827627c550f00b634dac20a1bb97">a50</a>                          : 1;  <span class="comment">/**&lt; 50-bit address support.  Value for bit 1 of the</span>
<a name="l02865"></a>02865 <span class="comment">                                                         EX_ADDR field in the SRIOMAINT()_PE_FEAT register. */</span>
<a name="l02866"></a>02866     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ae3397ad91fac120aef007ef8e270d3cb">reserved_11_11</a>               : 1;
<a name="l02867"></a>02867     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a6dc5b2026d6f713b95c35421cd6a3ebc">tx_flow</a>                      : 1;  <span class="comment">/**&lt; Reset value for SRIOMAINT()_IR_BUFFER_CONFIG[TX_FLOW]. */</span>
<a name="l02868"></a>02868     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#aab6e29b27c674b9439719e486eab46e3">pt_width</a>                     : 2;  <span class="comment">/**&lt; Reset value for SRIOMAINT()_PORT_0_CTL[PT_WIDTH]. */</span>
<a name="l02869"></a>02869     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a5e0df52354a028f0166cfd8909f7e2d5">tx_pol</a>                       : 4;  <span class="comment">/**&lt; TX SerDes polarity lanes 3-0.</span>
<a name="l02870"></a>02870 <span class="comment">                                                         0 = Normal operation.</span>
<a name="l02871"></a>02871 <span class="comment">                                                         1 = Invert, Swap +/- Tx SERDES pins. */</span>
<a name="l02872"></a>02872     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ac16944f5e37a45ca355cf0d7f01bc8ff">rx_pol</a>                       : 4;  <span class="comment">/**&lt; RX SerDes polarity lanes 3-0.</span>
<a name="l02873"></a>02873 <span class="comment">                                                         0 = Normal operation.</span>
<a name="l02874"></a>02874 <span class="comment">                                                         1 = Invert, Swap +/- Rx SERDES pins. */</span>
<a name="l02875"></a>02875 <span class="preprocessor">#else</span>
<a name="l02876"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ac16944f5e37a45ca355cf0d7f01bc8ff">02876</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ac16944f5e37a45ca355cf0d7f01bc8ff">rx_pol</a>                       : 4;
<a name="l02877"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a5e0df52354a028f0166cfd8909f7e2d5">02877</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a5e0df52354a028f0166cfd8909f7e2d5">tx_pol</a>                       : 4;
<a name="l02878"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#aab6e29b27c674b9439719e486eab46e3">02878</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#aab6e29b27c674b9439719e486eab46e3">pt_width</a>                     : 2;
<a name="l02879"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a6dc5b2026d6f713b95c35421cd6a3ebc">02879</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a6dc5b2026d6f713b95c35421cd6a3ebc">tx_flow</a>                      : 1;
<a name="l02880"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ae3397ad91fac120aef007ef8e270d3cb">02880</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ae3397ad91fac120aef007ef8e270d3cb">reserved_11_11</a>               : 1;
<a name="l02881"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#aad6d827627c550f00b634dac20a1bb97">02881</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#aad6d827627c550f00b634dac20a1bb97">a50</a>                          : 1;
<a name="l02882"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#abf6cccb6ed4a40280a71be19178cdaeb">02882</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#abf6cccb6ed4a40280a71be19178cdaeb">a66</a>                          : 1;
<a name="l02883"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a0af579e6ee42d91e885f23dd439d1efc">02883</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#a0af579e6ee42d91e885f23dd439d1efc">no_vmin</a>                      : 1;
<a name="l02884"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#afa094cb36c9a8e7d4b101aa62e7c352f">02884</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#afa094cb36c9a8e7d4b101aa62e7c352f">reserved_15_31</a>               : 17;
<a name="l02885"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ae4d6f014f6f580897757d4473b7f8ece">02885</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html#ae4d6f014f6f580897757d4473b7f8ece">ops</a>                          : 32;
<a name="l02886"></a>02886 <span class="preprocessor">#endif</span>
<a name="l02887"></a>02887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__ip__feature.html#ae1eba1fa0d14ec53b0fa1c37c51dd41d">s</a>;
<a name="l02888"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html">02888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html">cvmx_sriox_ip_feature_cn63xx</a> {
<a name="l02889"></a>02889 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02890"></a>02890 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a3f57882b1fa234863219b822d68a3117">ops</a>                          : 32; <span class="comment">/**&lt; Reset Value for the OPs fields in both the</span>
<a name="l02891"></a>02891 <span class="comment">                                                         SRIOMAINT(0..1)_SRC_OPS and SRIOMAINT(0..1)_DST_OPS</span>
<a name="l02892"></a>02892 <span class="comment">                                                         registers. */</span>
<a name="l02893"></a>02893     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#afc41e0bd237704f0d6c18f3f1d4090de">reserved_14_31</a>               : 18;
<a name="l02894"></a>02894     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a5c12d65c7f8ba2aa76098e3e0c1aa90a">a66</a>                          : 1;  <span class="comment">/**&lt; 66-bit Address Support.  Value for bit 2 of the</span>
<a name="l02895"></a>02895 <span class="comment">                                                         EX_ADDR field in the SRIOMAINT(0..1)_PE_FEAT register. */</span>
<a name="l02896"></a>02896     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a9dea3f6cf885c9b0b59cfb94616434ab">a50</a>                          : 1;  <span class="comment">/**&lt; 50-bit Address Support.  Value for bit 1 of the</span>
<a name="l02897"></a>02897 <span class="comment">                                                         EX_ADDR field in the SRIOMAINT(0..1)_PE_FEAT register. */</span>
<a name="l02898"></a>02898     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a81204a953c6dfed479cad94a88f9d8c7">reserved_11_11</a>               : 1;
<a name="l02899"></a>02899     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a28e80c56c5fc6aebcb3a4feb238f792c">tx_flow</a>                      : 1;  <span class="comment">/**&lt; Reset Value for the TX_FLOW field in the</span>
<a name="l02900"></a>02900 <span class="comment">                                                         SRIOMAINT(0..1)_IR_BUFFER_CONFIG register.</span>
<a name="l02901"></a>02901 <span class="comment">                                                         Pass 2 will Reset to 1 when RTL ready.</span>
<a name="l02902"></a>02902 <span class="comment">                                                         (TX flow control not supported in pass 1) */</span>
<a name="l02903"></a>02903     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#afd05eeffc238b16c8622fb06c62c56dd">pt_width</a>                     : 2;  <span class="comment">/**&lt; Value for the PT_WIDTH field in the</span>
<a name="l02904"></a>02904 <span class="comment">                                                         SRIOMAINT(0..1)_PORT_0_CTL register.</span>
<a name="l02905"></a>02905 <span class="comment">                                                         Reset to 0x2 rather than 0x3 in pass 1 (2 lane</span>
<a name="l02906"></a>02906 <span class="comment">                                                         interface supported in pass 1). */</span>
<a name="l02907"></a>02907     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a99b9a027e1e03034762e99d920a2703d">tx_pol</a>                       : 4;  <span class="comment">/**&lt; TX Serdes Polarity Lanes 3-0</span>
<a name="l02908"></a>02908 <span class="comment">                                                         0 = Normal Operation</span>
<a name="l02909"></a>02909 <span class="comment">                                                         1 = Invert, Swap +/- Tx SERDES Pins */</span>
<a name="l02910"></a>02910     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a0856ca86429524461add805d51906547">rx_pol</a>                       : 4;  <span class="comment">/**&lt; RX Serdes Polarity Lanes 3-0</span>
<a name="l02911"></a>02911 <span class="comment">                                                         0 = Normal Operation</span>
<a name="l02912"></a>02912 <span class="comment">                                                         1 = Invert, Swap +/- Rx SERDES Pins */</span>
<a name="l02913"></a>02913 <span class="preprocessor">#else</span>
<a name="l02914"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a0856ca86429524461add805d51906547">02914</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a0856ca86429524461add805d51906547">rx_pol</a>                       : 4;
<a name="l02915"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a99b9a027e1e03034762e99d920a2703d">02915</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a99b9a027e1e03034762e99d920a2703d">tx_pol</a>                       : 4;
<a name="l02916"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#afd05eeffc238b16c8622fb06c62c56dd">02916</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#afd05eeffc238b16c8622fb06c62c56dd">pt_width</a>                     : 2;
<a name="l02917"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a28e80c56c5fc6aebcb3a4feb238f792c">02917</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a28e80c56c5fc6aebcb3a4feb238f792c">tx_flow</a>                      : 1;
<a name="l02918"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a81204a953c6dfed479cad94a88f9d8c7">02918</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a81204a953c6dfed479cad94a88f9d8c7">reserved_11_11</a>               : 1;
<a name="l02919"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a9dea3f6cf885c9b0b59cfb94616434ab">02919</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a9dea3f6cf885c9b0b59cfb94616434ab">a50</a>                          : 1;
<a name="l02920"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a5c12d65c7f8ba2aa76098e3e0c1aa90a">02920</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a5c12d65c7f8ba2aa76098e3e0c1aa90a">a66</a>                          : 1;
<a name="l02921"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#afc41e0bd237704f0d6c18f3f1d4090de">02921</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#afc41e0bd237704f0d6c18f3f1d4090de">reserved_14_31</a>               : 18;
<a name="l02922"></a><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a3f57882b1fa234863219b822d68a3117">02922</a>     uint64_t <a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html#a3f57882b1fa234863219b822d68a3117">ops</a>                          : 32;
<a name="l02923"></a>02923 <span class="preprocessor">#endif</span>
<a name="l02924"></a>02924 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__ip__feature.html#af2c23bed90b6de21c5f070f6baee76e4">cn63xx</a>;
<a name="l02925"></a><a class="code" href="unioncvmx__sriox__ip__feature.html#a797fbc89ae1d82abf16a781ed83e0dd7">02925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__cn63xx.html">cvmx_sriox_ip_feature_cn63xx</a>   <a class="code" href="unioncvmx__sriox__ip__feature.html#a797fbc89ae1d82abf16a781ed83e0dd7">cn63xxp1</a>;
<a name="l02926"></a><a class="code" href="unioncvmx__sriox__ip__feature.html#ada4c84e467439f3671dda9a89a6b224c">02926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html">cvmx_sriox_ip_feature_s</a>        <a class="code" href="unioncvmx__sriox__ip__feature.html#ada4c84e467439f3671dda9a89a6b224c">cn66xx</a>;
<a name="l02927"></a><a class="code" href="unioncvmx__sriox__ip__feature.html#a16e838046b816cd2eb175ea12e90c860">02927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__ip__feature_1_1cvmx__sriox__ip__feature__s.html">cvmx_sriox_ip_feature_s</a>        <a class="code" href="unioncvmx__sriox__ip__feature.html#a16e838046b816cd2eb175ea12e90c860">cnf75xx</a>;
<a name="l02928"></a>02928 };
<a name="l02929"></a><a class="code" href="cvmx-sriox-defs_8h.html#a3beec10184e12523355b6ae005b97f25">02929</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__ip__feature.html" title="cvmx_srio::_ip_feature">cvmx_sriox_ip_feature</a> <a class="code" href="unioncvmx__sriox__ip__feature.html" title="cvmx_srio::_ip_feature">cvmx_sriox_ip_feature_t</a>;
<a name="l02930"></a>02930 <span class="comment"></span>
<a name="l02931"></a>02931 <span class="comment">/**</span>
<a name="l02932"></a>02932 <span class="comment"> * cvmx_srio#_mac_buffers</span>
<a name="l02933"></a>02933 <span class="comment"> *</span>
<a name="l02934"></a>02934 <span class="comment"> * Register displays errors status for each of the eight</span>
<a name="l02935"></a>02935 <span class="comment"> * RX and TX buffers and controls use of the buffer in</span>
<a name="l02936"></a>02936 <span class="comment"> * future operations.  It also displays the number of RX</span>
<a name="l02937"></a>02937 <span class="comment"> * and TX buffers currently used by the MAC.</span>
<a name="l02938"></a>02938 <span class="comment"> *</span>
<a name="l02939"></a>02939 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l02940"></a>02940 <span class="comment"> */</span>
<a name="l02941"></a><a class="code" href="unioncvmx__sriox__mac__buffers.html">02941</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__mac__buffers.html" title="cvmx_srio::_mac_buffers">cvmx_sriox_mac_buffers</a> {
<a name="l02942"></a><a class="code" href="unioncvmx__sriox__mac__buffers.html#ab17a43418f267498dad8eb0d2ba95a98">02942</a>     uint64_t <a class="code" href="unioncvmx__sriox__mac__buffers.html#ab17a43418f267498dad8eb0d2ba95a98">u64</a>;
<a name="l02943"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html">02943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html">cvmx_sriox_mac_buffers_s</a> {
<a name="l02944"></a>02944 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02945"></a>02945 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a926aff6890321d76069617b470237752">reserved_56_63</a>               : 8;
<a name="l02946"></a>02946     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#afc2f3ce1e0ee746c8473ee29a1091f38">tx_enb</a>                       : 8;  <span class="comment">/**&lt; TX buffer enable.  Each bit enables a specific TX</span>
<a name="l02947"></a>02947 <span class="comment">                                                         buffer.  At least 2 of these bits must be set for</span>
<a name="l02948"></a>02948 <span class="comment">                                                         proper operation.  These bits must be cleared to</span>
<a name="l02949"></a>02949 <span class="comment">                                                         and then set again to reuse the buffer after an</span>
<a name="l02950"></a>02950 <span class="comment">                                                         error occurs. */</span>
<a name="l02951"></a>02951     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#aebdc360b49ec79baab11d4728aad14bb">reserved_44_47</a>               : 4;
<a name="l02952"></a>02952     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a23a307c46fa12cc17418b8d74566634e">tx_inuse</a>                     : 4;  <span class="comment">/**&lt; Number of TX buffers containing packets waiting</span>
<a name="l02953"></a>02953 <span class="comment">                                                         to be transmitted or to be acknowledged. */</span>
<a name="l02954"></a>02954     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#ad6d58045f2dfb28e2a9e12c4314c81e4">tx_stat</a>                      : 8;  <span class="comment">/**&lt; Errors detected in main SRIO transmit buffers.</span>
<a name="l02955"></a>02955 <span class="comment">                                                         CRC error detected in buffer sets the corresponding bit</span>
<a name="l02956"></a>02956 <span class="comment">                                                         until the corresponding TX_ENB is disabled.  Each</span>
<a name="l02957"></a>02957 <span class="comment">                                                         bit set causes the SRIO()_INT_REG[MAC_BUF]</span>
<a name="l02958"></a>02958 <span class="comment">                                                         interrupt. */</span>
<a name="l02959"></a>02959     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a6e491ef70df051ce782331e8bf173df4">reserved_24_31</a>               : 8;
<a name="l02960"></a>02960     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#afb6f3a43734c16381e715139cadf92a0">rx_enb</a>                       : 8;  <span class="comment">/**&lt; RX buffer enable.  Each bit enables a specific RX</span>
<a name="l02961"></a>02961 <span class="comment">                                                         Buffer.  At least 2 of these bits must be set for</span>
<a name="l02962"></a>02962 <span class="comment">                                                         proper operation.  These bits must be cleared to</span>
<a name="l02963"></a>02963 <span class="comment">                                                         and then set again to reuse the buffer after an</span>
<a name="l02964"></a>02964 <span class="comment">                                                         error occurs. */</span>
<a name="l02965"></a>02965     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a5c00b6083bd702588081380193b184fd">reserved_12_15</a>               : 4;
<a name="l02966"></a>02966     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a42d9171ad2b77b8c22b7c9e4a216c3bf">rx_inuse</a>                     : 4;  <span class="comment">/**&lt; Number of RX buffers containing valid packets</span>
<a name="l02967"></a>02967 <span class="comment">                                                         waiting to be processed by the logical layer. */</span>
<a name="l02968"></a>02968     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a60c641eb77465a8d15faee37610905fc">rx_stat</a>                      : 8;  <span class="comment">/**&lt; Errors detected in main SRIO receive buffers.  CRC</span>
<a name="l02969"></a>02969 <span class="comment">                                                         error detected in buffer sets the corresponding bit</span>
<a name="l02970"></a>02970 <span class="comment">                                                         until the corresponding RX_ENB is disabled.  Each</span>
<a name="l02971"></a>02971 <span class="comment">                                                         bit set causes the SRIO()_INT_REG[MAC_BUF]</span>
<a name="l02972"></a>02972 <span class="comment">                                                         interrupt. */</span>
<a name="l02973"></a>02973 <span class="preprocessor">#else</span>
<a name="l02974"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a60c641eb77465a8d15faee37610905fc">02974</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a60c641eb77465a8d15faee37610905fc">rx_stat</a>                      : 8;
<a name="l02975"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a42d9171ad2b77b8c22b7c9e4a216c3bf">02975</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a42d9171ad2b77b8c22b7c9e4a216c3bf">rx_inuse</a>                     : 4;
<a name="l02976"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a5c00b6083bd702588081380193b184fd">02976</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a5c00b6083bd702588081380193b184fd">reserved_12_15</a>               : 4;
<a name="l02977"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#afb6f3a43734c16381e715139cadf92a0">02977</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#afb6f3a43734c16381e715139cadf92a0">rx_enb</a>                       : 8;
<a name="l02978"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a6e491ef70df051ce782331e8bf173df4">02978</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a6e491ef70df051ce782331e8bf173df4">reserved_24_31</a>               : 8;
<a name="l02979"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#ad6d58045f2dfb28e2a9e12c4314c81e4">02979</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#ad6d58045f2dfb28e2a9e12c4314c81e4">tx_stat</a>                      : 8;
<a name="l02980"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a23a307c46fa12cc17418b8d74566634e">02980</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a23a307c46fa12cc17418b8d74566634e">tx_inuse</a>                     : 4;
<a name="l02981"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#aebdc360b49ec79baab11d4728aad14bb">02981</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#aebdc360b49ec79baab11d4728aad14bb">reserved_44_47</a>               : 4;
<a name="l02982"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#afc2f3ce1e0ee746c8473ee29a1091f38">02982</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#afc2f3ce1e0ee746c8473ee29a1091f38">tx_enb</a>                       : 8;
<a name="l02983"></a><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a926aff6890321d76069617b470237752">02983</a>     uint64_t <a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html#a926aff6890321d76069617b470237752">reserved_56_63</a>               : 8;
<a name="l02984"></a>02984 <span class="preprocessor">#endif</span>
<a name="l02985"></a>02985 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__mac__buffers.html#a1548196c573d3499f02ef9387d462b56">s</a>;
<a name="l02986"></a><a class="code" href="unioncvmx__sriox__mac__buffers.html#aa36bb8e8e07d7d9ed950efe413d208dd">02986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html">cvmx_sriox_mac_buffers_s</a>       <a class="code" href="unioncvmx__sriox__mac__buffers.html#aa36bb8e8e07d7d9ed950efe413d208dd">cn63xx</a>;
<a name="l02987"></a><a class="code" href="unioncvmx__sriox__mac__buffers.html#af7502fdf45714ed4170e62391449b8c7">02987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html">cvmx_sriox_mac_buffers_s</a>       <a class="code" href="unioncvmx__sriox__mac__buffers.html#af7502fdf45714ed4170e62391449b8c7">cn66xx</a>;
<a name="l02988"></a><a class="code" href="unioncvmx__sriox__mac__buffers.html#af2493da68ad9c3417c276fcd292b2ac0">02988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mac__buffers_1_1cvmx__sriox__mac__buffers__s.html">cvmx_sriox_mac_buffers_s</a>       <a class="code" href="unioncvmx__sriox__mac__buffers.html#af2493da68ad9c3417c276fcd292b2ac0">cnf75xx</a>;
<a name="l02989"></a>02989 };
<a name="l02990"></a><a class="code" href="cvmx-sriox-defs_8h.html#ad738bfcc86373429fbcc055fd192a1a6">02990</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__mac__buffers.html" title="cvmx_srio::_mac_buffers">cvmx_sriox_mac_buffers</a> <a class="code" href="unioncvmx__sriox__mac__buffers.html" title="cvmx_srio::_mac_buffers">cvmx_sriox_mac_buffers_t</a>;
<a name="l02991"></a>02991 <span class="comment"></span>
<a name="l02992"></a>02992 <span class="comment">/**</span>
<a name="l02993"></a>02993 <span class="comment"> * cvmx_srio#_maint_op</span>
<a name="l02994"></a>02994 <span class="comment"> *</span>
<a name="l02995"></a>02995 <span class="comment"> * This register allows write access to the local SRIOMAINT registers.</span>
<a name="l02996"></a>02996 <span class="comment"> * A write to this register posts a read or write operation selected</span>
<a name="l02997"></a>02997 <span class="comment"> * by the OP bit to the local SRIOMAINT register selected by ADDR.</span>
<a name="l02998"></a>02998 <span class="comment"> * This write also sets the PENDING bit.  The PENDING bit is cleared by</span>
<a name="l02999"></a>02999 <span class="comment"> * hardware when the operation is complete.  The MAINT_OP Interrupt is</span>
<a name="l03000"></a>03000 <span class="comment"> * also set as the PENDING bit is cleared.  While this bit is set,</span>
<a name="l03001"></a>03001 <span class="comment"> * additional writes to this register stall the RSL.  The FAIL bit is</span>
<a name="l03002"></a>03002 <span class="comment"> * set with the clearing of the PENDING bit when an illegal address is</span>
<a name="l03003"></a>03003 <span class="comment"> * selected. WR_DATA is used only during write operations.  Only</span>
<a name="l03004"></a>03004 <span class="comment"> * 32-bit maintenance operations are supported.</span>
<a name="l03005"></a>03005 <span class="comment"> *</span>
<a name="l03006"></a>03006 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03007"></a>03007 <span class="comment"> */</span>
<a name="l03008"></a><a class="code" href="unioncvmx__sriox__maint__op.html">03008</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__maint__op.html" title="cvmx_srio::_maint_op">cvmx_sriox_maint_op</a> {
<a name="l03009"></a><a class="code" href="unioncvmx__sriox__maint__op.html#afed60f82fddce62b8de480c92c43287a">03009</a>     uint64_t <a class="code" href="unioncvmx__sriox__maint__op.html#afed60f82fddce62b8de480c92c43287a">u64</a>;
<a name="l03010"></a><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html">03010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html">cvmx_sriox_maint_op_s</a> {
<a name="l03011"></a>03011 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03012"></a>03012 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#ae5995900411bf694a3329028e036b441">wr_data</a>                      : 32; <span class="comment">/**&lt; Write data &lt;31:0&gt;. */</span>
<a name="l03013"></a>03013     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a1619974ccb136363459dbc6af3140d0f">reserved_27_31</a>               : 5;
<a name="l03014"></a>03014     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a0c231c2521d4e00e6934a93f43dd1d8c">fail</a>                         : 1;  <span class="comment">/**&lt; Maintenance operation address error. */</span>
<a name="l03015"></a>03015     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a772579d65af47c8efe185f3d513556c4">pending</a>                      : 1;  <span class="comment">/**&lt; Maintenance operation pending. */</span>
<a name="l03016"></a>03016     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a954912703b96a9efd97fe63fa739dc93">op</a>                           : 1;  <span class="comment">/**&lt; Operation. 0=Read, 1=Write. */</span>
<a name="l03017"></a>03017     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a5d796e741ceed76d1e4ff5e5f18f1ee8">addr</a>                         : 24; <span class="comment">/**&lt; Address. Addr[1:0] are ignored. */</span>
<a name="l03018"></a>03018 <span class="preprocessor">#else</span>
<a name="l03019"></a><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a5d796e741ceed76d1e4ff5e5f18f1ee8">03019</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a5d796e741ceed76d1e4ff5e5f18f1ee8">addr</a>                         : 24;
<a name="l03020"></a><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a954912703b96a9efd97fe63fa739dc93">03020</a>     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a954912703b96a9efd97fe63fa739dc93">op</a>                           : 1;
<a name="l03021"></a><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a772579d65af47c8efe185f3d513556c4">03021</a>     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a772579d65af47c8efe185f3d513556c4">pending</a>                      : 1;
<a name="l03022"></a><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a0c231c2521d4e00e6934a93f43dd1d8c">03022</a>     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a0c231c2521d4e00e6934a93f43dd1d8c">fail</a>                         : 1;
<a name="l03023"></a><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a1619974ccb136363459dbc6af3140d0f">03023</a>     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#a1619974ccb136363459dbc6af3140d0f">reserved_27_31</a>               : 5;
<a name="l03024"></a><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#ae5995900411bf694a3329028e036b441">03024</a>     uint64_t <a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html#ae5995900411bf694a3329028e036b441">wr_data</a>                      : 32;
<a name="l03025"></a>03025 <span class="preprocessor">#endif</span>
<a name="l03026"></a>03026 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__maint__op.html#a8025f0b8a920b203dd321569b90242e8">s</a>;
<a name="l03027"></a><a class="code" href="unioncvmx__sriox__maint__op.html#a35cc3dea24d0b440a9537f66220cc22a">03027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html">cvmx_sriox_maint_op_s</a>          <a class="code" href="unioncvmx__sriox__maint__op.html#a35cc3dea24d0b440a9537f66220cc22a">cn63xx</a>;
<a name="l03028"></a><a class="code" href="unioncvmx__sriox__maint__op.html#a4ea323cb816de9104e05ad05dc14786a">03028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html">cvmx_sriox_maint_op_s</a>          <a class="code" href="unioncvmx__sriox__maint__op.html#a4ea323cb816de9104e05ad05dc14786a">cn63xxp1</a>;
<a name="l03029"></a><a class="code" href="unioncvmx__sriox__maint__op.html#a6993e39b551c4a81e2e57986a914c5cd">03029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html">cvmx_sriox_maint_op_s</a>          <a class="code" href="unioncvmx__sriox__maint__op.html#a6993e39b551c4a81e2e57986a914c5cd">cn66xx</a>;
<a name="l03030"></a><a class="code" href="unioncvmx__sriox__maint__op.html#a7d3cb0878116c20a4afc452f5430c7f2">03030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__op_1_1cvmx__sriox__maint__op__s.html">cvmx_sriox_maint_op_s</a>          <a class="code" href="unioncvmx__sriox__maint__op.html#a7d3cb0878116c20a4afc452f5430c7f2">cnf75xx</a>;
<a name="l03031"></a>03031 };
<a name="l03032"></a><a class="code" href="cvmx-sriox-defs_8h.html#a59b9ec870a204a25a585aee5e84836c2">03032</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__maint__op.html" title="cvmx_srio::_maint_op">cvmx_sriox_maint_op</a> <a class="code" href="unioncvmx__sriox__maint__op.html" title="cvmx_srio::_maint_op">cvmx_sriox_maint_op_t</a>;
<a name="l03033"></a>03033 <span class="comment"></span>
<a name="l03034"></a>03034 <span class="comment">/**</span>
<a name="l03035"></a>03035 <span class="comment"> * cvmx_srio#_maint_rd_data</span>
<a name="l03036"></a>03036 <span class="comment"> *</span>
<a name="l03037"></a>03037 <span class="comment"> * This register allows read access of the local SRIOMAINT registers.  A write to the</span>
<a name="l03038"></a>03038 <span class="comment"> * SRIO()_MAINT_OP register with the OP bit set to zero initiates a read request and</span>
<a name="l03039"></a>03039 <span class="comment"> * clears the VALID bit.  The resulting read is returned here and the VALID bit is set.</span>
<a name="l03040"></a>03040 <span class="comment"> * Access to the register will not stall the RSL but the VALID bit should be read.</span>
<a name="l03041"></a>03041 <span class="comment"> *</span>
<a name="l03042"></a>03042 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03043"></a>03043 <span class="comment"> */</span>
<a name="l03044"></a><a class="code" href="unioncvmx__sriox__maint__rd__data.html">03044</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__maint__rd__data.html" title="cvmx_srio::_maint_rd_data">cvmx_sriox_maint_rd_data</a> {
<a name="l03045"></a><a class="code" href="unioncvmx__sriox__maint__rd__data.html#af390174820800f1052229a5989b123b5">03045</a>     uint64_t <a class="code" href="unioncvmx__sriox__maint__rd__data.html#af390174820800f1052229a5989b123b5">u64</a>;
<a name="l03046"></a><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html">03046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html">cvmx_sriox_maint_rd_data_s</a> {
<a name="l03047"></a>03047 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03048"></a>03048 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#aaf22663f03dc988bf3b689862b155f72">reserved_33_63</a>               : 31;
<a name="l03049"></a>03049     uint64_t <a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#ae6583dea4501edd010203633383e8e9e">valid</a>                        : 1;  <span class="comment">/**&lt; Read data valid. */</span>
<a name="l03050"></a>03050     uint64_t <a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#a93bdd40c28d27143f2c9d97d6cdcc4d0">rd_data</a>                      : 32; <span class="comment">/**&lt; Read data[31:0]. */</span>
<a name="l03051"></a>03051 <span class="preprocessor">#else</span>
<a name="l03052"></a><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#a93bdd40c28d27143f2c9d97d6cdcc4d0">03052</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#a93bdd40c28d27143f2c9d97d6cdcc4d0">rd_data</a>                      : 32;
<a name="l03053"></a><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#ae6583dea4501edd010203633383e8e9e">03053</a>     uint64_t <a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#ae6583dea4501edd010203633383e8e9e">valid</a>                        : 1;
<a name="l03054"></a><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#aaf22663f03dc988bf3b689862b155f72">03054</a>     uint64_t <a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html#aaf22663f03dc988bf3b689862b155f72">reserved_33_63</a>               : 31;
<a name="l03055"></a>03055 <span class="preprocessor">#endif</span>
<a name="l03056"></a>03056 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__maint__rd__data.html#aea915a5aae9a4323ef8ae178eb146659">s</a>;
<a name="l03057"></a><a class="code" href="unioncvmx__sriox__maint__rd__data.html#ac02bf9ca81fe50aeec8813e5f0333dd8">03057</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html">cvmx_sriox_maint_rd_data_s</a>     <a class="code" href="unioncvmx__sriox__maint__rd__data.html#ac02bf9ca81fe50aeec8813e5f0333dd8">cn63xx</a>;
<a name="l03058"></a><a class="code" href="unioncvmx__sriox__maint__rd__data.html#adaeb434d8f1818d3fdd0d965e31482d5">03058</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html">cvmx_sriox_maint_rd_data_s</a>     <a class="code" href="unioncvmx__sriox__maint__rd__data.html#adaeb434d8f1818d3fdd0d965e31482d5">cn63xxp1</a>;
<a name="l03059"></a><a class="code" href="unioncvmx__sriox__maint__rd__data.html#ab08b02a7b875729e19e036c86166bd80">03059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html">cvmx_sriox_maint_rd_data_s</a>     <a class="code" href="unioncvmx__sriox__maint__rd__data.html#ab08b02a7b875729e19e036c86166bd80">cn66xx</a>;
<a name="l03060"></a><a class="code" href="unioncvmx__sriox__maint__rd__data.html#a33102b3c6592d77514731d782e724c65">03060</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__maint__rd__data_1_1cvmx__sriox__maint__rd__data__s.html">cvmx_sriox_maint_rd_data_s</a>     <a class="code" href="unioncvmx__sriox__maint__rd__data.html#a33102b3c6592d77514731d782e724c65">cnf75xx</a>;
<a name="l03061"></a>03061 };
<a name="l03062"></a><a class="code" href="cvmx-sriox-defs_8h.html#a019b7e02be47ddf22166bcc263ed3331">03062</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__maint__rd__data.html" title="cvmx_srio::_maint_rd_data">cvmx_sriox_maint_rd_data</a> <a class="code" href="unioncvmx__sriox__maint__rd__data.html" title="cvmx_srio::_maint_rd_data">cvmx_sriox_maint_rd_data_t</a>;
<a name="l03063"></a>03063 <span class="comment"></span>
<a name="l03064"></a>03064 <span class="comment">/**</span>
<a name="l03065"></a>03065 <span class="comment"> * cvmx_srio#_mce_tx_ctl</span>
<a name="l03066"></a>03066 <span class="comment"> *</span>
<a name="l03067"></a>03067 <span class="comment"> * Writes to this register cause the SRIO device to generate a multicast event.</span>
<a name="l03068"></a>03068 <span class="comment"> * Setting the MCE bit requests the logic to generate the multicast event symbol.</span>
<a name="l03069"></a>03069 <span class="comment"> * Reading the bit shows the status of the transmit event.  The hardware will</span>
<a name="l03070"></a>03070 <span class="comment"> * clear the bit when the event has been transmitted and set the MCE_TX Interrupt.</span>
<a name="l03071"></a>03071 <span class="comment"> *</span>
<a name="l03072"></a>03072 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03073"></a>03073 <span class="comment"> */</span>
<a name="l03074"></a><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html">03074</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html" title="cvmx_srio::_mce_tx_ctl">cvmx_sriox_mce_tx_ctl</a> {
<a name="l03075"></a><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a82ba193385b3dbb460dc2f7a9fbbaddb">03075</a>     uint64_t <a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a82ba193385b3dbb460dc2f7a9fbbaddb">u64</a>;
<a name="l03076"></a><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html">03076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html">cvmx_sriox_mce_tx_ctl_s</a> {
<a name="l03077"></a>03077 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03078"></a>03078 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html#ac609675b2195cf820f95dfe81287fa22">reserved_1_63</a>                : 63;
<a name="l03079"></a>03079     uint64_t <a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html#a6c6e9d000ae7c475d1796f1a7d1716cf">mce</a>                          : 1;  <span class="comment">/**&lt; Multicast event transmit. */</span>
<a name="l03080"></a>03080 <span class="preprocessor">#else</span>
<a name="l03081"></a><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html#a6c6e9d000ae7c475d1796f1a7d1716cf">03081</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html#a6c6e9d000ae7c475d1796f1a7d1716cf">mce</a>                          : 1;
<a name="l03082"></a><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html#ac609675b2195cf820f95dfe81287fa22">03082</a>     uint64_t <a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html#ac609675b2195cf820f95dfe81287fa22">reserved_1_63</a>                : 63;
<a name="l03083"></a>03083 <span class="preprocessor">#endif</span>
<a name="l03084"></a>03084 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a7d5f5729cf65ab5a4ee5c2a83517860c">s</a>;
<a name="l03085"></a><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#afb36cca69d8d1360239a5e0baaad782a">03085</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html">cvmx_sriox_mce_tx_ctl_s</a>        <a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#afb36cca69d8d1360239a5e0baaad782a">cn63xx</a>;
<a name="l03086"></a><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a0a0b28a7e221a0b635856bb922dff7b3">03086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html">cvmx_sriox_mce_tx_ctl_s</a>        <a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a0a0b28a7e221a0b635856bb922dff7b3">cn63xxp1</a>;
<a name="l03087"></a><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a0aced2539bfd6c2d38caa251c4302280">03087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html">cvmx_sriox_mce_tx_ctl_s</a>        <a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a0aced2539bfd6c2d38caa251c4302280">cn66xx</a>;
<a name="l03088"></a><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a9c3a61288738db88e9b7b7afe3320b5b">03088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mce__tx__ctl_1_1cvmx__sriox__mce__tx__ctl__s.html">cvmx_sriox_mce_tx_ctl_s</a>        <a class="code" href="unioncvmx__sriox__mce__tx__ctl.html#a9c3a61288738db88e9b7b7afe3320b5b">cnf75xx</a>;
<a name="l03089"></a>03089 };
<a name="l03090"></a><a class="code" href="cvmx-sriox-defs_8h.html#a687f3cd15b6a571b01c18c9748bb9fed">03090</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__mce__tx__ctl.html" title="cvmx_srio::_mce_tx_ctl">cvmx_sriox_mce_tx_ctl</a> <a class="code" href="unioncvmx__sriox__mce__tx__ctl.html" title="cvmx_srio::_mce_tx_ctl">cvmx_sriox_mce_tx_ctl_t</a>;
<a name="l03091"></a>03091 <span class="comment"></span>
<a name="l03092"></a>03092 <span class="comment">/**</span>
<a name="l03093"></a>03093 <span class="comment"> * cvmx_srio#_mem_op_ctrl</span>
<a name="l03094"></a>03094 <span class="comment"> *</span>
<a name="l03095"></a>03095 <span class="comment"> * This register is used to control memory operations.  Bits are provided to override</span>
<a name="l03096"></a>03096 <span class="comment"> * the priority of the outgoing responses to memory operations.  The memory operations</span>
<a name="l03097"></a>03097 <span class="comment"> * with responses include NREAD, NWRITE_R, ATOMIC_INC, ATOMIC_DEC, ATOMIC_SET and ATOMIC_CLR.</span>
<a name="l03098"></a>03098 <span class="comment"> *</span>
<a name="l03099"></a>03099 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03100"></a>03100 <span class="comment"> */</span>
<a name="l03101"></a><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html">03101</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html" title="cvmx_srio::_mem_op_ctrl">cvmx_sriox_mem_op_ctrl</a> {
<a name="l03102"></a><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#adfb1ed461a655245851468590a4bb3b0">03102</a>     uint64_t <a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#adfb1ed461a655245851468590a4bb3b0">u64</a>;
<a name="l03103"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html">03103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html">cvmx_sriox_mem_op_ctrl_s</a> {
<a name="l03104"></a>03104 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03105"></a>03105 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#aa1a4725fd96f1f8cad118d746d0aea3e">reserved_10_63</a>               : 54;
<a name="l03106"></a>03106     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a8af4b17b0ab8ca27e02863254b1b82bc">rr_ro</a>                        : 1;  <span class="comment">/**&lt; Read response relaxed ordering.  Controls ordering</span>
<a name="l03107"></a>03107 <span class="comment">                                                         rules for incoming memory operations.</span>
<a name="l03108"></a>03108 <span class="comment">                                                         0 = Normal ordering.</span>
<a name="l03109"></a>03109 <span class="comment">                                                         1 = Relaxed ordering. */</span>
<a name="l03110"></a>03110     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a416a03c0b80acd49fb2b2a8cb1b85d1b">w_ro</a>                         : 1;  <span class="comment">/**&lt; Write relaxed ordering.  Controls ordering rules</span>
<a name="l03111"></a>03111 <span class="comment">                                                         for incoming memory operations.</span>
<a name="l03112"></a>03112 <span class="comment">                                                         0 = Normal ordering.</span>
<a name="l03113"></a>03113 <span class="comment">                                                         1 = Relaxed ordering. */</span>
<a name="l03114"></a>03114     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a369dacee59806b30d22f5c4c805ecfea">reserved_6_7</a>                 : 2;
<a name="l03115"></a>03115     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a7440d8bc319700a443f3ab4548e41a87">rp1_sid</a>                      : 1;  <span class="comment">/**&lt; Sets response priority for incomimg memory ops</span>
<a name="l03116"></a>03116 <span class="comment">                                                         of priority 1 on the secondary ID (0=2, 1=3). */</span>
<a name="l03117"></a>03117     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a150431ed57ad52a8d6217d0b911ce202">rp0_sid</a>                      : 2;  <span class="comment">/**&lt; Sets response priority for incomimg memory ops</span>
<a name="l03118"></a>03118 <span class="comment">                                                         of priority 0 on the secondary ID (0,1=1 2=2, 3=3). */</span>
<a name="l03119"></a>03119     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#abd818d847cc46063b347a8098d7e9335">rp1_pid</a>                      : 1;  <span class="comment">/**&lt; Sets response priority for incomimg memory ops</span>
<a name="l03120"></a>03120 <span class="comment">                                                         of priority 1 on the primary ID (0=2, 1=3). */</span>
<a name="l03121"></a>03121     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a8e23f7a9dccd2c4f92442d5df99dec89">rp0_pid</a>                      : 2;  <span class="comment">/**&lt; Sets response priority for incomimg memory ops</span>
<a name="l03122"></a>03122 <span class="comment">                                                         of priority 0 on the primary ID (0,1=1 2=2, 3=3). */</span>
<a name="l03123"></a>03123 <span class="preprocessor">#else</span>
<a name="l03124"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a8e23f7a9dccd2c4f92442d5df99dec89">03124</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a8e23f7a9dccd2c4f92442d5df99dec89">rp0_pid</a>                      : 2;
<a name="l03125"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#abd818d847cc46063b347a8098d7e9335">03125</a>     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#abd818d847cc46063b347a8098d7e9335">rp1_pid</a>                      : 1;
<a name="l03126"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a150431ed57ad52a8d6217d0b911ce202">03126</a>     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a150431ed57ad52a8d6217d0b911ce202">rp0_sid</a>                      : 2;
<a name="l03127"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a7440d8bc319700a443f3ab4548e41a87">03127</a>     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a7440d8bc319700a443f3ab4548e41a87">rp1_sid</a>                      : 1;
<a name="l03128"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a369dacee59806b30d22f5c4c805ecfea">03128</a>     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a369dacee59806b30d22f5c4c805ecfea">reserved_6_7</a>                 : 2;
<a name="l03129"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a416a03c0b80acd49fb2b2a8cb1b85d1b">03129</a>     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a416a03c0b80acd49fb2b2a8cb1b85d1b">w_ro</a>                         : 1;
<a name="l03130"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a8af4b17b0ab8ca27e02863254b1b82bc">03130</a>     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#a8af4b17b0ab8ca27e02863254b1b82bc">rr_ro</a>                        : 1;
<a name="l03131"></a><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#aa1a4725fd96f1f8cad118d746d0aea3e">03131</a>     uint64_t <a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html#aa1a4725fd96f1f8cad118d746d0aea3e">reserved_10_63</a>               : 54;
<a name="l03132"></a>03132 <span class="preprocessor">#endif</span>
<a name="l03133"></a>03133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#ac89a2fa3da1b93ce9b986d791cb2e0cd">s</a>;
<a name="l03134"></a><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#ad5e88bd962c7957381c730e1a38d9761">03134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html">cvmx_sriox_mem_op_ctrl_s</a>       <a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#ad5e88bd962c7957381c730e1a38d9761">cn63xx</a>;
<a name="l03135"></a><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#afb2b996be7f02c27922ec838de04d890">03135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html">cvmx_sriox_mem_op_ctrl_s</a>       <a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#afb2b996be7f02c27922ec838de04d890">cn63xxp1</a>;
<a name="l03136"></a><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#aaf46cd4dd5664821731ad32bdb72bc38">03136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html">cvmx_sriox_mem_op_ctrl_s</a>       <a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#aaf46cd4dd5664821731ad32bdb72bc38">cn66xx</a>;
<a name="l03137"></a><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#a4d8cb41d817c7d46b6d11f06e04bee0f">03137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__mem__op__ctrl_1_1cvmx__sriox__mem__op__ctrl__s.html">cvmx_sriox_mem_op_ctrl_s</a>       <a class="code" href="unioncvmx__sriox__mem__op__ctrl.html#a4d8cb41d817c7d46b6d11f06e04bee0f">cnf75xx</a>;
<a name="l03138"></a>03138 };
<a name="l03139"></a><a class="code" href="cvmx-sriox-defs_8h.html#adb2dce34adf936000a69a917f026ef31">03139</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__mem__op__ctrl.html" title="cvmx_srio::_mem_op_ctrl">cvmx_sriox_mem_op_ctrl</a> <a class="code" href="unioncvmx__sriox__mem__op__ctrl.html" title="cvmx_srio::_mem_op_ctrl">cvmx_sriox_mem_op_ctrl_t</a>;
<a name="l03140"></a>03140 <span class="comment"></span>
<a name="l03141"></a>03141 <span class="comment">/**</span>
<a name="l03142"></a>03142 <span class="comment"> * cvmx_srio#_omsg_ctrl#</span>
<a name="l03143"></a>03143 <span class="comment"> *</span>
<a name="l03144"></a>03144 <span class="comment"> * 1) If IDM_TT, IDM_SIS, and IDM_DID are all clear, then the &quot;ID match&quot; will always be false.</span>
<a name="l03145"></a>03145 <span class="comment"> *</span>
<a name="l03146"></a>03146 <span class="comment"> * 2) LTTR_SP and LTTR_MP must be nonzero at all times, otherwise the message output queue can</span>
<a name="l03147"></a>03147 <span class="comment"> * get blocked.</span>
<a name="l03148"></a>03148 <span class="comment"> *</span>
<a name="l03149"></a>03149 <span class="comment"> * 3) TESTMODE has no function on controller 1.</span>
<a name="l03150"></a>03150 <span class="comment"> *</span>
<a name="l03151"></a>03151 <span class="comment"> * 4) When IDM_TT=0, it is possible for an ID match to match an 8-bit DID with a 16-bit DID SRIO</span>
<a name="l03152"></a>03152 <span class="comment"> * zero-extends all 8-bit DID&apos;s, and the DID comparisons are always 16-bits.</span>
<a name="l03153"></a>03153 <span class="comment"> *</span>
<a name="l03154"></a>03154 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03155"></a>03155 <span class="comment"> */</span>
<a name="l03156"></a><a class="code" href="unioncvmx__sriox__omsg__ctrlx.html">03156</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__ctrlx.html" title="cvmx_srio::_omsg_ctrl#">cvmx_sriox_omsg_ctrlx</a> {
<a name="l03157"></a><a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#a6645b2979c42f5ad604a88e38731d14a">03157</a>     uint64_t <a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#a6645b2979c42f5ad604a88e38731d14a">u64</a>;
<a name="l03158"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html">03158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html">cvmx_sriox_omsg_ctrlx_s</a> {
<a name="l03159"></a>03159 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03160"></a>03160 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a80a6858c103700da15f35b57b9b1c44c">testmode</a>                     : 1;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l03161"></a>03161     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ae1d65b39f1187fcc236191e56f8e45f7">reserved_37_62</a>               : 26;
<a name="l03162"></a>03162     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#aed75bbdd2079b3027be94ba3cbf295a0">silo_max</a>                     : 5;  <span class="comment">/**&lt; Sets max number outgoing segments for this controller.</span>
<a name="l03163"></a>03163 <span class="comment">                                                         Valid range is 0x01 .. 0x10  Note that lower</span>
<a name="l03164"></a>03164 <span class="comment">                                                         values will reduce bandwidth. */</span>
<a name="l03165"></a>03165     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ac78f34a028551a03c7696da92f196c51">rtry_thr</a>                     : 16; <span class="comment">/**&lt; Controller retry threshold. */</span>
<a name="l03166"></a>03166     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ab3b9eeaab58cee4d751cecb07862b3a0">rtry_en</a>                      : 1;  <span class="comment">/**&lt; Controller retry threshold enable. */</span>
<a name="l03167"></a>03167     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a92e1fc27676ef07eee46ef08d7b56c9c">reserved_11_14</a>               : 4;
<a name="l03168"></a>03168     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ada1512121a0a4d112123b3fc47e56209">idm_tt</a>                       : 1;  <span class="comment">/**&lt; Controller ID match includes TT ID. */</span>
<a name="l03169"></a>03169     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a1aa93906136d00ccdc8e868275891610">idm_sis</a>                      : 1;  <span class="comment">/**&lt; Controller ID match includes SIS. */</span>
<a name="l03170"></a>03170     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a45aaa00c793bbc18622a0c45b2cdaf3d">idm_did</a>                      : 1;  <span class="comment">/**&lt; Controller ID match includes DID. */</span>
<a name="l03171"></a>03171     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a94667e8d78a04dde3daca7e0cae1951d">lttr_sp</a>                      : 4;  <span class="comment">/**&lt; Controller SP allowable letters in dynamic letter select mode (LNS). */</span>
<a name="l03172"></a>03172     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a2049488d50c89e69425d06db5dfbb32b">lttr_mp</a>                      : 4;  <span class="comment">/**&lt; Controller MP allowable letters in dynamic letter select mode (LNS). */</span>
<a name="l03173"></a>03173 <span class="preprocessor">#else</span>
<a name="l03174"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a2049488d50c89e69425d06db5dfbb32b">03174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a2049488d50c89e69425d06db5dfbb32b">lttr_mp</a>                      : 4;
<a name="l03175"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a94667e8d78a04dde3daca7e0cae1951d">03175</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a94667e8d78a04dde3daca7e0cae1951d">lttr_sp</a>                      : 4;
<a name="l03176"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a45aaa00c793bbc18622a0c45b2cdaf3d">03176</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a45aaa00c793bbc18622a0c45b2cdaf3d">idm_did</a>                      : 1;
<a name="l03177"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a1aa93906136d00ccdc8e868275891610">03177</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a1aa93906136d00ccdc8e868275891610">idm_sis</a>                      : 1;
<a name="l03178"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ada1512121a0a4d112123b3fc47e56209">03178</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ada1512121a0a4d112123b3fc47e56209">idm_tt</a>                       : 1;
<a name="l03179"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a92e1fc27676ef07eee46ef08d7b56c9c">03179</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a92e1fc27676ef07eee46ef08d7b56c9c">reserved_11_14</a>               : 4;
<a name="l03180"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ab3b9eeaab58cee4d751cecb07862b3a0">03180</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ab3b9eeaab58cee4d751cecb07862b3a0">rtry_en</a>                      : 1;
<a name="l03181"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ac78f34a028551a03c7696da92f196c51">03181</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ac78f34a028551a03c7696da92f196c51">rtry_thr</a>                     : 16;
<a name="l03182"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#aed75bbdd2079b3027be94ba3cbf295a0">03182</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#aed75bbdd2079b3027be94ba3cbf295a0">silo_max</a>                     : 5;
<a name="l03183"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ae1d65b39f1187fcc236191e56f8e45f7">03183</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#ae1d65b39f1187fcc236191e56f8e45f7">reserved_37_62</a>               : 26;
<a name="l03184"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a80a6858c103700da15f35b57b9b1c44c">03184</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html#a80a6858c103700da15f35b57b9b1c44c">testmode</a>                     : 1;
<a name="l03185"></a>03185 <span class="preprocessor">#endif</span>
<a name="l03186"></a>03186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#a518f31267f7f97792f7135413ff94d0d">s</a>;
<a name="l03187"></a><a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#ae88dcafad44c995f504816269406e168">03187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html">cvmx_sriox_omsg_ctrlx_s</a>        <a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#ae88dcafad44c995f504816269406e168">cn63xx</a>;
<a name="l03188"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html">03188</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html">cvmx_sriox_omsg_ctrlx_cn63xxp1</a> {
<a name="l03189"></a>03189 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03190"></a>03190 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#ae01260949bc43e2e588f910bd2eef2fd">testmode</a>                     : 1;  <span class="comment">/**&lt; Controller X test mode (keep as RSVD in HRM) */</span>
<a name="l03191"></a>03191     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aeb565b86570c88ca6c308ef04ff91b96">reserved_32_62</a>               : 31;
<a name="l03192"></a>03192     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#ab63712a9473c61d5ea3208fa5958501c">rtry_thr</a>                     : 16; <span class="comment">/**&lt; Controller X Retry threshold */</span>
<a name="l03193"></a>03193     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a049c8dace70a54d1851fbfe83274c36c">rtry_en</a>                      : 1;  <span class="comment">/**&lt; Controller X Retry threshold enable */</span>
<a name="l03194"></a>03194     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a0877248b05eb2b1f07a1003a8bfcc81b">reserved_11_14</a>               : 4;
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a116e6e04776f911a16dbccf48ceb9e75">idm_tt</a>                       : 1;  <span class="comment">/**&lt; Controller X ID match includes TT ID */</span>
<a name="l03196"></a>03196     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aa9e0d4c340dfcdd1772658fb8d4bcc70">idm_sis</a>                      : 1;  <span class="comment">/**&lt; Controller X ID match includes SIS */</span>
<a name="l03197"></a>03197     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aded24259a39148e7915c1eeef3cd7a94">idm_did</a>                      : 1;  <span class="comment">/**&lt; Controller X ID match includes DID */</span>
<a name="l03198"></a>03198     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a51e25ac4222c7d757860bd6bfc56a2bb">lttr_sp</a>                      : 4;  <span class="comment">/**&lt; Controller X SP allowable letters in dynamic</span>
<a name="l03199"></a>03199 <span class="comment">                                                         letter select mode (LNS) */</span>
<a name="l03200"></a>03200     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a5577147a787b34f005de767b0788d6ec">lttr_mp</a>                      : 4;  <span class="comment">/**&lt; Controller X MP allowable letters in dynamic</span>
<a name="l03201"></a>03201 <span class="comment">                                                         letter select mode (LNS) */</span>
<a name="l03202"></a>03202 <span class="preprocessor">#else</span>
<a name="l03203"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a5577147a787b34f005de767b0788d6ec">03203</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a5577147a787b34f005de767b0788d6ec">lttr_mp</a>                      : 4;
<a name="l03204"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a51e25ac4222c7d757860bd6bfc56a2bb">03204</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a51e25ac4222c7d757860bd6bfc56a2bb">lttr_sp</a>                      : 4;
<a name="l03205"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aded24259a39148e7915c1eeef3cd7a94">03205</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aded24259a39148e7915c1eeef3cd7a94">idm_did</a>                      : 1;
<a name="l03206"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aa9e0d4c340dfcdd1772658fb8d4bcc70">03206</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aa9e0d4c340dfcdd1772658fb8d4bcc70">idm_sis</a>                      : 1;
<a name="l03207"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a116e6e04776f911a16dbccf48ceb9e75">03207</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a116e6e04776f911a16dbccf48ceb9e75">idm_tt</a>                       : 1;
<a name="l03208"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a0877248b05eb2b1f07a1003a8bfcc81b">03208</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a0877248b05eb2b1f07a1003a8bfcc81b">reserved_11_14</a>               : 4;
<a name="l03209"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a049c8dace70a54d1851fbfe83274c36c">03209</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#a049c8dace70a54d1851fbfe83274c36c">rtry_en</a>                      : 1;
<a name="l03210"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#ab63712a9473c61d5ea3208fa5958501c">03210</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#ab63712a9473c61d5ea3208fa5958501c">rtry_thr</a>                     : 16;
<a name="l03211"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aeb565b86570c88ca6c308ef04ff91b96">03211</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#aeb565b86570c88ca6c308ef04ff91b96">reserved_32_62</a>               : 31;
<a name="l03212"></a><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#ae01260949bc43e2e588f910bd2eef2fd">03212</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__cn63xxp1.html#ae01260949bc43e2e588f910bd2eef2fd">testmode</a>                     : 1;
<a name="l03213"></a>03213 <span class="preprocessor">#endif</span>
<a name="l03214"></a>03214 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#aa6e74bbf6cec5ffc1647ce9778c012d1">cn63xxp1</a>;
<a name="l03215"></a><a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#ab608ad0d167e6a943eeba93641c34cab">03215</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html">cvmx_sriox_omsg_ctrlx_s</a>        <a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#ab608ad0d167e6a943eeba93641c34cab">cn66xx</a>;
<a name="l03216"></a><a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#aadaa5354ec7a59dce4d55b47182cfab0">03216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__ctrlx_1_1cvmx__sriox__omsg__ctrlx__s.html">cvmx_sriox_omsg_ctrlx_s</a>        <a class="code" href="unioncvmx__sriox__omsg__ctrlx.html#aadaa5354ec7a59dce4d55b47182cfab0">cnf75xx</a>;
<a name="l03217"></a>03217 };
<a name="l03218"></a><a class="code" href="cvmx-sriox-defs_8h.html#a0bbe2641fc1b6d18db569f104b037e63">03218</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__ctrlx.html" title="cvmx_srio::_omsg_ctrl#">cvmx_sriox_omsg_ctrlx</a> <a class="code" href="unioncvmx__sriox__omsg__ctrlx.html" title="cvmx_srio::_omsg_ctrl#">cvmx_sriox_omsg_ctrlx_t</a>;
<a name="l03219"></a>03219 <span class="comment"></span>
<a name="l03220"></a>03220 <span class="comment">/**</span>
<a name="l03221"></a>03221 <span class="comment"> * cvmx_srio#_omsg_done_counts#</span>
<a name="l03222"></a>03222 <span class="comment"> *</span>
<a name="l03223"></a>03223 <span class="comment"> * This register shows the number of successful and unsuccessful outgoing messages issued</span>
<a name="l03224"></a>03224 <span class="comment"> * through this controller.  The only messages considered are the ones with</span>
<a name="l03225"></a>03225 <span class="comment"> * SRIO_OMSG_HDR_S[INTR] set.  This register is typically not written while Outbound</span>
<a name="l03226"></a>03226 <span class="comment"> * SRIO Memory traffic is enabled.  The sum of the GOOD and BAD counts should equal the</span>
<a name="l03227"></a>03227 <span class="comment"> * number of messages sent unless the MAC has been reset.</span>
<a name="l03228"></a>03228 <span class="comment"> *</span>
<a name="l03229"></a>03229 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03230"></a>03230 <span class="comment"> */</span>
<a name="l03231"></a><a class="code" href="unioncvmx__sriox__omsg__done__countsx.html">03231</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__done__countsx.html" title="cvmx_srio::_omsg_done_counts#">cvmx_sriox_omsg_done_countsx</a> {
<a name="l03232"></a><a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#a7dabe545860a3698a31e143770ba037e">03232</a>     uint64_t <a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#a7dabe545860a3698a31e143770ba037e">u64</a>;
<a name="l03233"></a><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html">03233</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html">cvmx_sriox_omsg_done_countsx_s</a> {
<a name="l03234"></a>03234 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03235"></a>03235 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a9dc2bb183827e757913c4e1d825b98fd">reserved_32_63</a>               : 32;
<a name="l03236"></a>03236     uint64_t <a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a26e7615ca82664b0b72b90570e6a77ed">bad</a>                          : 16; <span class="comment">/**&lt; Number of outbound messages with SRIO_OMSG_HDR_S[INTR] set that</span>
<a name="l03237"></a>03237 <span class="comment">                                                         did not increment GOOD. (One or more segment of the</span>
<a name="l03238"></a>03238 <span class="comment">                                                         message either timed out, reached the retry limit,</span>
<a name="l03239"></a>03239 <span class="comment">                                                         or received an ERROR response.) */</span>
<a name="l03240"></a>03240     uint64_t <a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a1b6fa03f1bb2ccaf30b52136e0361caf">good</a>                         : 16; <span class="comment">/**&lt; Number of outbound messages with SRIO_OMSG_HDR_S[INTR] set that</span>
<a name="l03241"></a>03241 <span class="comment">                                                         received a DONE response for every segment. */</span>
<a name="l03242"></a>03242 <span class="preprocessor">#else</span>
<a name="l03243"></a><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a1b6fa03f1bb2ccaf30b52136e0361caf">03243</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a1b6fa03f1bb2ccaf30b52136e0361caf">good</a>                         : 16;
<a name="l03244"></a><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a26e7615ca82664b0b72b90570e6a77ed">03244</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a26e7615ca82664b0b72b90570e6a77ed">bad</a>                          : 16;
<a name="l03245"></a><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a9dc2bb183827e757913c4e1d825b98fd">03245</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html#a9dc2bb183827e757913c4e1d825b98fd">reserved_32_63</a>               : 32;
<a name="l03246"></a>03246 <span class="preprocessor">#endif</span>
<a name="l03247"></a>03247 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#a421f9d497125dbccc850a239f0ffcf16">s</a>;
<a name="l03248"></a><a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#a1c1e8e589ca22c5116b48c7f7102f403">03248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html">cvmx_sriox_omsg_done_countsx_s</a> <a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#a1c1e8e589ca22c5116b48c7f7102f403">cn63xx</a>;
<a name="l03249"></a><a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#aac5e1a5791b2d62540123aea31fa4023">03249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html">cvmx_sriox_omsg_done_countsx_s</a> <a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#aac5e1a5791b2d62540123aea31fa4023">cn66xx</a>;
<a name="l03250"></a><a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#ab7b0f08cd5eb92a63b345f8e24e3507a">03250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__done__countsx_1_1cvmx__sriox__omsg__done__countsx__s.html">cvmx_sriox_omsg_done_countsx_s</a> <a class="code" href="unioncvmx__sriox__omsg__done__countsx.html#ab7b0f08cd5eb92a63b345f8e24e3507a">cnf75xx</a>;
<a name="l03251"></a>03251 };
<a name="l03252"></a><a class="code" href="cvmx-sriox-defs_8h.html#a55e240036c916323ba7555e3cc5d158b">03252</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__done__countsx.html" title="cvmx_srio::_omsg_done_counts#">cvmx_sriox_omsg_done_countsx</a> <a class="code" href="unioncvmx__sriox__omsg__done__countsx.html" title="cvmx_srio::_omsg_done_counts#">cvmx_sriox_omsg_done_countsx_t</a>;
<a name="l03253"></a>03253 <span class="comment"></span>
<a name="l03254"></a>03254 <span class="comment">/**</span>
<a name="l03255"></a>03255 <span class="comment"> * cvmx_srio#_omsg_fmp_mr#</span>
<a name="l03256"></a>03256 <span class="comment"> *</span>
<a name="l03257"></a>03257 <span class="comment"> * This CSR controls when FMP candidate message segments (from the two different controllers)</span>
<a name="l03258"></a>03258 <span class="comment"> * can enter the message segment silo to be sent out. A segment remains in the silo until after</span>
<a name="l03259"></a>03259 <span class="comment"> * is has been transmitted and either acknowledged or errored out.</span>
<a name="l03260"></a>03260 <span class="comment"> * Candidates and silo entries are one of 4 types:</span>
<a name="l03261"></a>03261 <span class="comment"> *</span>
<a name="l03262"></a>03262 <span class="comment"> * _ SP  a single-segment message.</span>
<a name="l03263"></a>03263 <span class="comment"> *</span>
<a name="l03264"></a>03264 <span class="comment"> * _ FMP the first segment of a multi-segment message.</span>
<a name="l03265"></a>03265 <span class="comment"> *</span>
<a name="l03266"></a>03266 <span class="comment"> * _ NMP the other segments in a multi-segment message.</span>
<a name="l03267"></a>03267 <span class="comment"> *</span>
<a name="l03268"></a>03268 <span class="comment"> * _ PSD the silo psuedo-entry that is valid only while a controller is in the middle of pushing</span>
<a name="l03269"></a>03269 <span class="comment"> *   a multi-segment message into the silo and can match against segments generated by</span>
<a name="l03270"></a>03270 <span class="comment"> *   the other controller</span>
<a name="l03271"></a>03271 <span class="comment"> *</span>
<a name="l03272"></a>03272 <span class="comment"> * When a candidate &quot;matches&quot; against a silo entry or pseudo entry, it cannot enter the</span>
<a name="l03273"></a>03273 <span class="comment"> * silo.  By default (i.e. zeroes in this CSR), the FMP candidate matches against all</span>
<a name="l03274"></a>03274 <span class="comment"> * entries in the silo. When fields in this CSR are set, FMP candidate segments will</span>
<a name="l03275"></a>03275 <span class="comment"> * match fewer silo entries and can enter the silo more freely, probably providing</span>
<a name="l03276"></a>03276 <span class="comment"> * better performance.</span>
<a name="l03277"></a>03277 <span class="comment"> *</span>
<a name="l03278"></a>03278 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03279"></a>03279 <span class="comment"> */</span>
<a name="l03280"></a><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html">03280</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html" title="cvmx_srio::_omsg_fmp_mr#">cvmx_sriox_omsg_fmp_mrx</a> {
<a name="l03281"></a><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#a889e0dcab2961ef033052195a327cc7b">03281</a>     uint64_t <a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#a889e0dcab2961ef033052195a327cc7b">u64</a>;
<a name="l03282"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html">03282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html">cvmx_sriox_omsg_fmp_mrx_s</a> {
<a name="l03283"></a>03283 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03284"></a>03284 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a09788428c4b9900a4cc12859acf5fa57">reserved_15_63</a>               : 49;
<a name="l03285"></a>03285     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ae06acf577ea4c4c7eb9a25479996e88c">ctlr_sp</a>                      : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable controller SP.</span>
<a name="l03286"></a>03286 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03287"></a>03287 <span class="comment">                                                         only match siloed SP segments that were created</span>
<a name="l03288"></a>03288 <span class="comment">                                                         by the same controller. When clear, this FMP-SP</span>
<a name="l03289"></a>03289 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03290"></a>03290 <span class="comment">                                                         created by the other controller.</span>
<a name="l03291"></a>03291 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03292"></a>03292     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a0356adf3f013ac6665aed14440b96c3e">ctlr_fmp</a>                     : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable controller FIRSTMP.</span>
<a name="l03293"></a>03293 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03294"></a>03294 <span class="comment">                                                         only match siloed FMP segments that were created</span>
<a name="l03295"></a>03295 <span class="comment">                                                         by the same controller. When clear, this FMP-FMP</span>
<a name="l03296"></a>03296 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03297"></a>03297 <span class="comment">                                                         created by the other controller.</span>
<a name="l03298"></a>03298 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03299"></a>03299     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#aa83a2cc9ec687788650e9b0c8e2f58f7">ctlr_nmp</a>                     : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable controller NFIRSTMP.</span>
<a name="l03300"></a>03300 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03301"></a>03301 <span class="comment">                                                         only match siloed NMP segments that were created</span>
<a name="l03302"></a>03302 <span class="comment">                                                         by the same controller. When clear, this FMP-NMP</span>
<a name="l03303"></a>03303 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03304"></a>03304 <span class="comment">                                                         created by the other controller.</span>
<a name="l03305"></a>03305 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03306"></a>03306     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ae03aed41f6f9fbe57e7fd7d423ef3526">id_sp</a>                        : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable ID SP.</span>
<a name="l03307"></a>03307 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03308"></a>03308 <span class="comment">                                                         only match siloed SP segments that &quot;ID match&quot; the</span>
<a name="l03309"></a>03309 <span class="comment">                                                         candidate. When clear, this FMP-SP match can occur</span>
<a name="l03310"></a>03310 <span class="comment">                                                         with any ID values.</span>
<a name="l03311"></a>03311 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03312"></a>03312     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a5bad83b78d2e6b950786ee64d9b83047">id_fmp</a>                       : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable ID FIRSTMP.</span>
<a name="l03313"></a>03313 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03314"></a>03314 <span class="comment">                                                         only match siloed FMP segments that &quot;ID match&quot; the</span>
<a name="l03315"></a>03315 <span class="comment">                                                         candidate. When clear, this FMP-FMP match can occur</span>
<a name="l03316"></a>03316 <span class="comment">                                                         with any ID values.</span>
<a name="l03317"></a>03317 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03318"></a>03318     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a6f3d805e8711bf581185c42449f4be34">id_nmp</a>                       : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable ID NFIRSTMP.</span>
<a name="l03319"></a>03319 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03320"></a>03320 <span class="comment">                                                         only match siloed NMP segments that &quot;ID match&quot; the</span>
<a name="l03321"></a>03321 <span class="comment">                                                         candidate. When clear, this FMP-NMP match can occur</span>
<a name="l03322"></a>03322 <span class="comment">                                                         with any ID values.</span>
<a name="l03323"></a>03323 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03324"></a>03324     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ac4d4ffdfeb0b1d48bdb36678b759b467">id_psd</a>                       : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable ID PSEUDO.</span>
<a name="l03325"></a>03325 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03326"></a>03326 <span class="comment">                                                         only match the silo pseudo (for the other</span>
<a name="l03327"></a>03327 <span class="comment">                                                         controller) when it is an &quot;ID match&quot;. When clear,</span>
<a name="l03328"></a>03328 <span class="comment">                                                         this FMP-PSD match can occur with any ID values.</span>
<a name="l03329"></a>03329 <span class="comment">                                                         Not used by the hardware when ALL_PSD is set. */</span>
<a name="l03330"></a>03330     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a6befd2dd334b456584d87ff9b283e4cc">mbox_sp</a>                      : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable MBOX SP.</span>
<a name="l03331"></a>03331 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03332"></a>03332 <span class="comment">                                                         only match siloed SP segments with the same 2-bit</span>
<a name="l03333"></a>03333 <span class="comment">                                                         mbox value as the candidate. When clear, this</span>
<a name="l03334"></a>03334 <span class="comment">                                                         FMP-SP match can occur with any mbox values.</span>
<a name="l03335"></a>03335 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03336"></a>03336     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#af85a078ed81bd83a20f356dd1212be94">mbox_fmp</a>                     : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable MBOX FIRSTMP.</span>
<a name="l03337"></a>03337 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03338"></a>03338 <span class="comment">                                                         only match siloed FMP segments with the same 2-bit</span>
<a name="l03339"></a>03339 <span class="comment">                                                         mbox value as the candidate. When clear, this</span>
<a name="l03340"></a>03340 <span class="comment">                                                         FMP-FMP match can occur with any mbox values.</span>
<a name="l03341"></a>03341 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03342"></a>03342     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#aff373e6d0ee44c52c73b71e8fe7b4c53">mbox_nmp</a>                     : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable MBOX NFIRSTMP.</span>
<a name="l03343"></a>03343 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03344"></a>03344 <span class="comment">                                                         only match siloed NMP segments with the same 2-bit</span>
<a name="l03345"></a>03345 <span class="comment">                                                         mbox value as the candidate. When clear, this</span>
<a name="l03346"></a>03346 <span class="comment">                                                         FMP-NMP match can occur with any mbox values.</span>
<a name="l03347"></a>03347 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03348"></a>03348     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a4248d5a1eea29f18064f4609f940e2a0">mbox_psd</a>                     : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable MBOX PSEUDO.</span>
<a name="l03349"></a>03349 <span class="comment">                                                         When set, the FMP candidate message segment can</span>
<a name="l03350"></a>03350 <span class="comment">                                                         only match the silo pseudo (for the other</span>
<a name="l03351"></a>03351 <span class="comment">                                                         controller) if the pseudo has the same 2-bit mbox</span>
<a name="l03352"></a>03352 <span class="comment">                                                         value as the candidate. When clear, this FMP-PSD</span>
<a name="l03353"></a>03353 <span class="comment">                                                         match can occur with any mbox values.</span>
<a name="l03354"></a>03354 <span class="comment">                                                         Not used by the hardware when ALL_PSD is set. */</span>
<a name="l03355"></a>03355     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a234a173322247996d50d2fd858783f4f">all_sp</a>                       : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable all SP.</span>
<a name="l03356"></a>03356 <span class="comment">                                                         When set, no FMP candidate message segments ever</span>
<a name="l03357"></a>03357 <span class="comment">                                                         match siloed SP segments and ID_SP</span>
<a name="l03358"></a>03358 <span class="comment">                                                         and MBOX_SP are not used. When clear, FMP-SP</span>
<a name="l03359"></a>03359 <span class="comment">                                                         matches can occur. */</span>
<a name="l03360"></a>03360     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a01f7785bc792a17183f69af1bb84b985">all_fmp</a>                      : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable all FIRSTMP.</span>
<a name="l03361"></a>03361 <span class="comment">                                                         When set, no FMP candidate message segments ever</span>
<a name="l03362"></a>03362 <span class="comment">                                                         match siloed FMP segments and ID_FMP and MBOX_FMP</span>
<a name="l03363"></a>03363 <span class="comment">                                                         are not used. When clear, FMP-FMP matches can</span>
<a name="l03364"></a>03364 <span class="comment">                                                         occur. */</span>
<a name="l03365"></a>03365     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a8a05d79db86358bc5ffd514459c2ff97">all_nmp</a>                      : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable all NFIRSTMP.</span>
<a name="l03366"></a>03366 <span class="comment">                                                         When set, no FMP candidate message segments ever</span>
<a name="l03367"></a>03367 <span class="comment">                                                         match siloed NMP segments and ID_NMP and MBOX_NMP</span>
<a name="l03368"></a>03368 <span class="comment">                                                         are not used. When clear, FMP-NMP matches can</span>
<a name="l03369"></a>03369 <span class="comment">                                                         occur. */</span>
<a name="l03370"></a>03370     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ade62988d01e306cc8608e8b8d308fac8">all_psd</a>                      : 1;  <span class="comment">/**&lt; Controller FIRSTMP enable all PSEUDO.</span>
<a name="l03371"></a>03371 <span class="comment">                                                         When set, no FMP candidate message segments ever</span>
<a name="l03372"></a>03372 <span class="comment">                                                         match the silo pseudo (for the other controller)</span>
<a name="l03373"></a>03373 <span class="comment">                                                         and ID_PSD and MBOX_PSD are not used. When clear,</span>
<a name="l03374"></a>03374 <span class="comment">                                                         FMP-PSD matches can occur. */</span>
<a name="l03375"></a>03375 <span class="preprocessor">#else</span>
<a name="l03376"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ade62988d01e306cc8608e8b8d308fac8">03376</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ade62988d01e306cc8608e8b8d308fac8">all_psd</a>                      : 1;
<a name="l03377"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a8a05d79db86358bc5ffd514459c2ff97">03377</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a8a05d79db86358bc5ffd514459c2ff97">all_nmp</a>                      : 1;
<a name="l03378"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a01f7785bc792a17183f69af1bb84b985">03378</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a01f7785bc792a17183f69af1bb84b985">all_fmp</a>                      : 1;
<a name="l03379"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a234a173322247996d50d2fd858783f4f">03379</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a234a173322247996d50d2fd858783f4f">all_sp</a>                       : 1;
<a name="l03380"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a4248d5a1eea29f18064f4609f940e2a0">03380</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a4248d5a1eea29f18064f4609f940e2a0">mbox_psd</a>                     : 1;
<a name="l03381"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#aff373e6d0ee44c52c73b71e8fe7b4c53">03381</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#aff373e6d0ee44c52c73b71e8fe7b4c53">mbox_nmp</a>                     : 1;
<a name="l03382"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#af85a078ed81bd83a20f356dd1212be94">03382</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#af85a078ed81bd83a20f356dd1212be94">mbox_fmp</a>                     : 1;
<a name="l03383"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a6befd2dd334b456584d87ff9b283e4cc">03383</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a6befd2dd334b456584d87ff9b283e4cc">mbox_sp</a>                      : 1;
<a name="l03384"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ac4d4ffdfeb0b1d48bdb36678b759b467">03384</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ac4d4ffdfeb0b1d48bdb36678b759b467">id_psd</a>                       : 1;
<a name="l03385"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a6f3d805e8711bf581185c42449f4be34">03385</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a6f3d805e8711bf581185c42449f4be34">id_nmp</a>                       : 1;
<a name="l03386"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a5bad83b78d2e6b950786ee64d9b83047">03386</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a5bad83b78d2e6b950786ee64d9b83047">id_fmp</a>                       : 1;
<a name="l03387"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ae03aed41f6f9fbe57e7fd7d423ef3526">03387</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ae03aed41f6f9fbe57e7fd7d423ef3526">id_sp</a>                        : 1;
<a name="l03388"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#aa83a2cc9ec687788650e9b0c8e2f58f7">03388</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#aa83a2cc9ec687788650e9b0c8e2f58f7">ctlr_nmp</a>                     : 1;
<a name="l03389"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a0356adf3f013ac6665aed14440b96c3e">03389</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a0356adf3f013ac6665aed14440b96c3e">ctlr_fmp</a>                     : 1;
<a name="l03390"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ae06acf577ea4c4c7eb9a25479996e88c">03390</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#ae06acf577ea4c4c7eb9a25479996e88c">ctlr_sp</a>                      : 1;
<a name="l03391"></a><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a09788428c4b9900a4cc12859acf5fa57">03391</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html#a09788428c4b9900a4cc12859acf5fa57">reserved_15_63</a>               : 49;
<a name="l03392"></a>03392 <span class="preprocessor">#endif</span>
<a name="l03393"></a>03393 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#acb02d1d050785160a0120e84e7864d5f">s</a>;
<a name="l03394"></a><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#a7cd38683f873f84e1c8081920b8852df">03394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html">cvmx_sriox_omsg_fmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#a7cd38683f873f84e1c8081920b8852df">cn63xx</a>;
<a name="l03395"></a><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#a677e6228ac7c00325a3fb1e38080789a">03395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html">cvmx_sriox_omsg_fmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#a677e6228ac7c00325a3fb1e38080789a">cn63xxp1</a>;
<a name="l03396"></a><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#af8e942ed655262573990d092cf4ea76d">03396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html">cvmx_sriox_omsg_fmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#af8e942ed655262573990d092cf4ea76d">cn66xx</a>;
<a name="l03397"></a><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#adf96dc64eb98afe4d512685f56880aa0">03397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__fmp__mrx_1_1cvmx__sriox__omsg__fmp__mrx__s.html">cvmx_sriox_omsg_fmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html#adf96dc64eb98afe4d512685f56880aa0">cnf75xx</a>;
<a name="l03398"></a>03398 };
<a name="l03399"></a><a class="code" href="cvmx-sriox-defs_8h.html#a6f676e09f4546212f5b122378cb918d1">03399</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html" title="cvmx_srio::_omsg_fmp_mr#">cvmx_sriox_omsg_fmp_mrx</a> <a class="code" href="unioncvmx__sriox__omsg__fmp__mrx.html" title="cvmx_srio::_omsg_fmp_mr#">cvmx_sriox_omsg_fmp_mrx_t</a>;
<a name="l03400"></a>03400 <span class="comment"></span>
<a name="l03401"></a>03401 <span class="comment">/**</span>
<a name="l03402"></a>03402 <span class="comment"> * cvmx_srio#_omsg_nmp_mr#</span>
<a name="l03403"></a>03403 <span class="comment"> *</span>
<a name="l03404"></a>03404 <span class="comment"> * This CSR controls when NMP candidate message segments (from the two different controllers)</span>
<a name="l03405"></a>03405 <span class="comment"> * can enter the message segment silo to be sent out. A segment remains in the silo until after</span>
<a name="l03406"></a>03406 <span class="comment"> * it has been transmitted and either acknowledged or errored out.</span>
<a name="l03407"></a>03407 <span class="comment"> * Candidates and silo entries are one of 4 types:</span>
<a name="l03408"></a>03408 <span class="comment"> *</span>
<a name="l03409"></a>03409 <span class="comment"> * _ SP  a single-segment message.</span>
<a name="l03410"></a>03410 <span class="comment"> *</span>
<a name="l03411"></a>03411 <span class="comment"> * _ FMP the first segment of a multi-segment message.</span>
<a name="l03412"></a>03412 <span class="comment"> *</span>
<a name="l03413"></a>03413 <span class="comment"> * _ NMP the other segments in a multi-segment message.</span>
<a name="l03414"></a>03414 <span class="comment"> *</span>
<a name="l03415"></a>03415 <span class="comment"> * _ PSD the silo psuedo-entry that is valid only while a controller is in the middle of pushing</span>
<a name="l03416"></a>03416 <span class="comment"> *   a multi-segment message into the silo and can match against segments generated by</span>
<a name="l03417"></a>03417 <span class="comment"> *   the other controller</span>
<a name="l03418"></a>03418 <span class="comment"> *</span>
<a name="l03419"></a>03419 <span class="comment"> * When a candidate &quot;matches&quot; against a silo entry or pseudo entry, it cannot enter the</span>
<a name="l03420"></a>03420 <span class="comment"> * silo.  By default (i.e. zeroes in this CSR), the NMP candidate matches against all</span>
<a name="l03421"></a>03421 <span class="comment"> * entries in the silo. When fields in this CSR are set, NMP candidate segments will</span>
<a name="l03422"></a>03422 <span class="comment"> * match fewer silo entries and can enter the silo more freely, probably providing</span>
<a name="l03423"></a>03423 <span class="comment"> * better performance.</span>
<a name="l03424"></a>03424 <span class="comment"> *</span>
<a name="l03425"></a>03425 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03426"></a>03426 <span class="comment"> */</span>
<a name="l03427"></a><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html">03427</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html" title="cvmx_srio::_omsg_nmp_mr#">cvmx_sriox_omsg_nmp_mrx</a> {
<a name="l03428"></a><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a34d2cabe9f4941ace7fde7b006fc5047">03428</a>     uint64_t <a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a34d2cabe9f4941ace7fde7b006fc5047">u64</a>;
<a name="l03429"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html">03429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html">cvmx_sriox_omsg_nmp_mrx_s</a> {
<a name="l03430"></a>03430 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03431"></a>03431 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a5f7a9d041494b763348963715d6a7786">reserved_15_63</a>               : 49;
<a name="l03432"></a>03432     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a60cd8fd150cf4a583da666bd2eec0f7b">ctlr_sp</a>                      : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable controller SP.</span>
<a name="l03433"></a>03433 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03434"></a>03434 <span class="comment">                                                         only match siloed SP segments that were created</span>
<a name="l03435"></a>03435 <span class="comment">                                                         by the same controller. When clear, this NMP-SP</span>
<a name="l03436"></a>03436 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03437"></a>03437 <span class="comment">                                                         created by the other controller.</span>
<a name="l03438"></a>03438 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03439"></a>03439     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a66b64c88c2e9545b8a6aecee49ec833f">ctlr_fmp</a>                     : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable controller FIRSTMP.</span>
<a name="l03440"></a>03440 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03441"></a>03441 <span class="comment">                                                         only match siloed FMP segments that were created</span>
<a name="l03442"></a>03442 <span class="comment">                                                         by the same controller. When clear, this NMP-FMP</span>
<a name="l03443"></a>03443 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03444"></a>03444 <span class="comment">                                                         created by the other controller.</span>
<a name="l03445"></a>03445 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03446"></a>03446     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a90f4c29f191d00b98a9538787e963296">ctlr_nmp</a>                     : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable controller NFIRSTMP.</span>
<a name="l03447"></a>03447 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03448"></a>03448 <span class="comment">                                                         only match siloed NMP segments that were created</span>
<a name="l03449"></a>03449 <span class="comment">                                                         by the same controller. When clear, this NMP-NMP</span>
<a name="l03450"></a>03450 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03451"></a>03451 <span class="comment">                                                         created by the other controller.</span>
<a name="l03452"></a>03452 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03453"></a>03453     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a884aee39c9d3529cc45e925977d63db3">id_sp</a>                        : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable ID SP.</span>
<a name="l03454"></a>03454 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03455"></a>03455 <span class="comment">                                                         only match siloed SP segments that &quot;ID match&quot; the</span>
<a name="l03456"></a>03456 <span class="comment">                                                         candidate. When clear, this NMP-SP match can occur</span>
<a name="l03457"></a>03457 <span class="comment">                                                         with any ID values.</span>
<a name="l03458"></a>03458 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03459"></a>03459     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a713f17d33c2da2da908abcc32d5fa07e">id_fmp</a>                       : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable ID FIRSTMP.</span>
<a name="l03460"></a>03460 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03461"></a>03461 <span class="comment">                                                         only match siloed FMP segments that &quot;ID match&quot; the</span>
<a name="l03462"></a>03462 <span class="comment">                                                         candidate. When clear, this NMP-FMP match can occur</span>
<a name="l03463"></a>03463 <span class="comment">                                                         with any ID values.</span>
<a name="l03464"></a>03464 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03465"></a>03465     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a096fec9e3b2c9922377778aa66e807b5">id_nmp</a>                       : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable ID NFIRSTMP.</span>
<a name="l03466"></a>03466 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03467"></a>03467 <span class="comment">                                                         only match siloed NMP segments that &quot;ID match&quot; the</span>
<a name="l03468"></a>03468 <span class="comment">                                                         candidate. When clear, this NMP-NMP match can occur</span>
<a name="l03469"></a>03469 <span class="comment">                                                         with any ID values.</span>
<a name="l03470"></a>03470 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03471"></a>03471     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a401f6143163962b0e785fbc13888b934">reserved_8_8</a>                 : 1;
<a name="l03472"></a>03472     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a1a37dddc56683f8f3932db31d2d0ab53">mbox_sp</a>                      : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable MBOX SP.</span>
<a name="l03473"></a>03473 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03474"></a>03474 <span class="comment">                                                         only match siloed SP segments with the same 2-bit</span>
<a name="l03475"></a>03475 <span class="comment">                                                         mbox  value as the candidate. When clear, this</span>
<a name="l03476"></a>03476 <span class="comment">                                                         NMP-SP match can occur with any mbox values.</span>
<a name="l03477"></a>03477 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03478"></a>03478     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#adc1ca9ad95269a8d1b317bf5c95ada60">mbox_fmp</a>                     : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable MBOX FIRSTMP.</span>
<a name="l03479"></a>03479 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03480"></a>03480 <span class="comment">                                                         only match siloed FMP segments with the same 2-bit</span>
<a name="l03481"></a>03481 <span class="comment">                                                         mbox value as the candidate. When clear, this</span>
<a name="l03482"></a>03482 <span class="comment">                                                         NMP-FMP match can occur with any mbox values.</span>
<a name="l03483"></a>03483 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03484"></a>03484     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a9edd2fd7409d8c5bf9bdfa67d79c2e52">mbox_nmp</a>                     : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable MBOX NFIRSTMP.</span>
<a name="l03485"></a>03485 <span class="comment">                                                         When set, the NMP candidate message segment can</span>
<a name="l03486"></a>03486 <span class="comment">                                                         only match siloed NMP segments with the same 2-bit</span>
<a name="l03487"></a>03487 <span class="comment">                                                         mbox value as the candidate. When clear, this</span>
<a name="l03488"></a>03488 <span class="comment">                                                         NMP-NMP match can occur with any mbox values.</span>
<a name="l03489"></a>03489 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03490"></a>03490     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#ac374a8fe09612c860d936a47771222cb">reserved_4_4</a>                 : 1;
<a name="l03491"></a>03491     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a83c1ae9a6d10406e4197958f1898cf8f">all_sp</a>                       : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable all SP.</span>
<a name="l03492"></a>03492 <span class="comment">                                                         When set, no NMP candidate message segments ever</span>
<a name="l03493"></a>03493 <span class="comment">                                                         match siloed SP segments and ID_SP</span>
<a name="l03494"></a>03494 <span class="comment">                                                         and MBOX_SP are not used. When clear, NMP-SP</span>
<a name="l03495"></a>03495 <span class="comment">                                                         matches can occur. */</span>
<a name="l03496"></a>03496     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a4f2a75d624340b6cdc64a74a3cb6f435">all_fmp</a>                      : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable all FIRSTMP.</span>
<a name="l03497"></a>03497 <span class="comment">                                                         When set, no NMP candidate message segments ever</span>
<a name="l03498"></a>03498 <span class="comment">                                                         match siloed FMP segments and ID_FMP and MBOX_FMP</span>
<a name="l03499"></a>03499 <span class="comment">                                                         are not used. When clear, NMP-FMP matches can</span>
<a name="l03500"></a>03500 <span class="comment">                                                         occur. */</span>
<a name="l03501"></a>03501     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#abd2a49941a31d5b2ac847eeb4e8b984e">all_nmp</a>                      : 1;  <span class="comment">/**&lt; Controller NFIRSTMP enable all NFIRSTMP.</span>
<a name="l03502"></a>03502 <span class="comment">                                                         When set, no NMP candidate message segments ever</span>
<a name="l03503"></a>03503 <span class="comment">                                                         match siloed NMP segments and ID_NMP and MBOX_NMP</span>
<a name="l03504"></a>03504 <span class="comment">                                                         are not used. When clear, NMP-NMP matches can</span>
<a name="l03505"></a>03505 <span class="comment">                                                         occur. */</span>
<a name="l03506"></a>03506     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a2fc3ef0a455a79eb91193c51e715dd18">reserved_0_0</a>                 : 1;
<a name="l03507"></a>03507 <span class="preprocessor">#else</span>
<a name="l03508"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a2fc3ef0a455a79eb91193c51e715dd18">03508</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a2fc3ef0a455a79eb91193c51e715dd18">reserved_0_0</a>                 : 1;
<a name="l03509"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#abd2a49941a31d5b2ac847eeb4e8b984e">03509</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#abd2a49941a31d5b2ac847eeb4e8b984e">all_nmp</a>                      : 1;
<a name="l03510"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a4f2a75d624340b6cdc64a74a3cb6f435">03510</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a4f2a75d624340b6cdc64a74a3cb6f435">all_fmp</a>                      : 1;
<a name="l03511"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a83c1ae9a6d10406e4197958f1898cf8f">03511</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a83c1ae9a6d10406e4197958f1898cf8f">all_sp</a>                       : 1;
<a name="l03512"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#ac374a8fe09612c860d936a47771222cb">03512</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#ac374a8fe09612c860d936a47771222cb">reserved_4_4</a>                 : 1;
<a name="l03513"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a9edd2fd7409d8c5bf9bdfa67d79c2e52">03513</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a9edd2fd7409d8c5bf9bdfa67d79c2e52">mbox_nmp</a>                     : 1;
<a name="l03514"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#adc1ca9ad95269a8d1b317bf5c95ada60">03514</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#adc1ca9ad95269a8d1b317bf5c95ada60">mbox_fmp</a>                     : 1;
<a name="l03515"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a1a37dddc56683f8f3932db31d2d0ab53">03515</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a1a37dddc56683f8f3932db31d2d0ab53">mbox_sp</a>                      : 1;
<a name="l03516"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a401f6143163962b0e785fbc13888b934">03516</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a401f6143163962b0e785fbc13888b934">reserved_8_8</a>                 : 1;
<a name="l03517"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a096fec9e3b2c9922377778aa66e807b5">03517</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a096fec9e3b2c9922377778aa66e807b5">id_nmp</a>                       : 1;
<a name="l03518"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a713f17d33c2da2da908abcc32d5fa07e">03518</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a713f17d33c2da2da908abcc32d5fa07e">id_fmp</a>                       : 1;
<a name="l03519"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a884aee39c9d3529cc45e925977d63db3">03519</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a884aee39c9d3529cc45e925977d63db3">id_sp</a>                        : 1;
<a name="l03520"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a90f4c29f191d00b98a9538787e963296">03520</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a90f4c29f191d00b98a9538787e963296">ctlr_nmp</a>                     : 1;
<a name="l03521"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a66b64c88c2e9545b8a6aecee49ec833f">03521</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a66b64c88c2e9545b8a6aecee49ec833f">ctlr_fmp</a>                     : 1;
<a name="l03522"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a60cd8fd150cf4a583da666bd2eec0f7b">03522</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a60cd8fd150cf4a583da666bd2eec0f7b">ctlr_sp</a>                      : 1;
<a name="l03523"></a><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a5f7a9d041494b763348963715d6a7786">03523</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html#a5f7a9d041494b763348963715d6a7786">reserved_15_63</a>               : 49;
<a name="l03524"></a>03524 <span class="preprocessor">#endif</span>
<a name="l03525"></a>03525 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#aefc9b39afb4d143cdb6189d311b7941c">s</a>;
<a name="l03526"></a><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a9c61d48e77b877aa03a8b5bc42bd5fd7">03526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html">cvmx_sriox_omsg_nmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a9c61d48e77b877aa03a8b5bc42bd5fd7">cn63xx</a>;
<a name="l03527"></a><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a6a3135d9c30e4e8d1ebd4c8b860178ae">03527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html">cvmx_sriox_omsg_nmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a6a3135d9c30e4e8d1ebd4c8b860178ae">cn63xxp1</a>;
<a name="l03528"></a><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a4d9524e4dadd4bc6dcd1803c1d28a292">03528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html">cvmx_sriox_omsg_nmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#a4d9524e4dadd4bc6dcd1803c1d28a292">cn66xx</a>;
<a name="l03529"></a><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#aec2b60a3419950f7ec2c2393178ce464">03529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__nmp__mrx_1_1cvmx__sriox__omsg__nmp__mrx__s.html">cvmx_sriox_omsg_nmp_mrx_s</a>      <a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html#aec2b60a3419950f7ec2c2393178ce464">cnf75xx</a>;
<a name="l03530"></a>03530 };
<a name="l03531"></a><a class="code" href="cvmx-sriox-defs_8h.html#ae320d708e5e44483ef7a3be75c9841e0">03531</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html" title="cvmx_srio::_omsg_nmp_mr#">cvmx_sriox_omsg_nmp_mrx</a> <a class="code" href="unioncvmx__sriox__omsg__nmp__mrx.html" title="cvmx_srio::_omsg_nmp_mr#">cvmx_sriox_omsg_nmp_mrx_t</a>;
<a name="l03532"></a>03532 <span class="comment"></span>
<a name="l03533"></a>03533 <span class="comment">/**</span>
<a name="l03534"></a>03534 <span class="comment"> * cvmx_srio#_omsg_port#</span>
<a name="l03535"></a>03535 <span class="comment"> *</span>
<a name="l03536"></a>03536 <span class="comment"> * Enable Outgoing message ports.</span>
<a name="l03537"></a>03537 <span class="comment"> *</span>
<a name="l03538"></a>03538 <span class="comment"> * This register is reset by the coprocessor-clock reset.</span>
<a name="l03539"></a>03539 <span class="comment"> */</span>
<a name="l03540"></a><a class="code" href="unioncvmx__sriox__omsg__portx.html">03540</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__portx.html" title="cvmx_srio::_omsg_port#">cvmx_sriox_omsg_portx</a> {
<a name="l03541"></a><a class="code" href="unioncvmx__sriox__omsg__portx.html#a4f1c2121f7415a423e142f9e3793e7a9">03541</a>     uint64_t <a class="code" href="unioncvmx__sriox__omsg__portx.html#a4f1c2121f7415a423e142f9e3793e7a9">u64</a>;
<a name="l03542"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html">03542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html">cvmx_sriox_omsg_portx_s</a> {
<a name="l03543"></a>03543 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03544"></a>03544 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#ab84f0c3527368f0b855950ac5a4e2026">reserved_32_63</a>               : 32;
<a name="l03545"></a>03545     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#a19b4f7aaefe2f9d21603c31d770f3791">enable</a>                       : 1;  <span class="comment">/**&lt; Controller enable. */</span>
<a name="l03546"></a>03546     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#a51fcb478b156d73867434718ccc67aaa">reserved_3_30</a>                : 28;
<a name="l03547"></a>03547     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#af5a7bd82fd7988571c1b7fa1386e3424">port</a>                         : 3;  <span class="comment">/**&lt; Controller X PKO port */</span>
<a name="l03548"></a>03548 <span class="preprocessor">#else</span>
<a name="l03549"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#af5a7bd82fd7988571c1b7fa1386e3424">03549</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#af5a7bd82fd7988571c1b7fa1386e3424">port</a>                         : 3;
<a name="l03550"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#a51fcb478b156d73867434718ccc67aaa">03550</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#a51fcb478b156d73867434718ccc67aaa">reserved_3_30</a>                : 28;
<a name="l03551"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#a19b4f7aaefe2f9d21603c31d770f3791">03551</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#a19b4f7aaefe2f9d21603c31d770f3791">enable</a>                       : 1;
<a name="l03552"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#ab84f0c3527368f0b855950ac5a4e2026">03552</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html#ab84f0c3527368f0b855950ac5a4e2026">reserved_32_63</a>               : 32;
<a name="l03553"></a>03553 <span class="preprocessor">#endif</span>
<a name="l03554"></a>03554 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__portx.html#a52ec3ac07d896e9fa376582003e01249">s</a>;
<a name="l03555"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html">03555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html">cvmx_sriox_omsg_portx_cn63xx</a> {
<a name="l03556"></a>03556 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03557"></a>03557 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#ab744808b7ca02e0d88e1ca9f2f296bcb">reserved_32_63</a>               : 32;
<a name="l03558"></a>03558     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a0d9a02aa20dbb227d79879d079511404">enable</a>                       : 1;  <span class="comment">/**&lt; Controller X enable */</span>
<a name="l03559"></a>03559     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a12464868707d9ee544fb50bfa4673b94">reserved_2_30</a>                : 29;
<a name="l03560"></a>03560     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a7275954239a701582eac76f0778f4413">port</a>                         : 2;  <span class="comment">/**&lt; Controller X PKO port */</span>
<a name="l03561"></a>03561 <span class="preprocessor">#else</span>
<a name="l03562"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a7275954239a701582eac76f0778f4413">03562</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a7275954239a701582eac76f0778f4413">port</a>                         : 2;
<a name="l03563"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a12464868707d9ee544fb50bfa4673b94">03563</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a12464868707d9ee544fb50bfa4673b94">reserved_2_30</a>                : 29;
<a name="l03564"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a0d9a02aa20dbb227d79879d079511404">03564</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#a0d9a02aa20dbb227d79879d079511404">enable</a>                       : 1;
<a name="l03565"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#ab744808b7ca02e0d88e1ca9f2f296bcb">03565</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html#ab744808b7ca02e0d88e1ca9f2f296bcb">reserved_32_63</a>               : 32;
<a name="l03566"></a>03566 <span class="preprocessor">#endif</span>
<a name="l03567"></a>03567 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__portx.html#a4c28dd82e66871e7f56de8ff454d7b41">cn63xx</a>;
<a name="l03568"></a><a class="code" href="unioncvmx__sriox__omsg__portx.html#a85d1892189d68fffba643892b9b3f941">03568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cn63xx.html">cvmx_sriox_omsg_portx_cn63xx</a>   <a class="code" href="unioncvmx__sriox__omsg__portx.html#a85d1892189d68fffba643892b9b3f941">cn63xxp1</a>;
<a name="l03569"></a><a class="code" href="unioncvmx__sriox__omsg__portx.html#a700d09d43e164ee25110452a058e9d3a">03569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__s.html">cvmx_sriox_omsg_portx_s</a>        <a class="code" href="unioncvmx__sriox__omsg__portx.html#a700d09d43e164ee25110452a058e9d3a">cn66xx</a>;
<a name="l03570"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html">03570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html">cvmx_sriox_omsg_portx_cnf75xx</a> {
<a name="l03571"></a>03571 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03572"></a>03572 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#ac4197b929fbbf831cb44b3aaf627db28">reserved_32_63</a>               : 32;
<a name="l03573"></a>03573     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#ae4e3137d0c4c81d6579ab0c9a439d069">enable</a>                       : 1;  <span class="comment">/**&lt; Controller enable. */</span>
<a name="l03574"></a>03574     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#a7c26934db80bfb902e054502bd2ea34f">reserved_0_30</a>                : 31;
<a name="l03575"></a>03575 <span class="preprocessor">#else</span>
<a name="l03576"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#a7c26934db80bfb902e054502bd2ea34f">03576</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#a7c26934db80bfb902e054502bd2ea34f">reserved_0_30</a>                : 31;
<a name="l03577"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#ae4e3137d0c4c81d6579ab0c9a439d069">03577</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#ae4e3137d0c4c81d6579ab0c9a439d069">enable</a>                       : 1;
<a name="l03578"></a><a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#ac4197b929fbbf831cb44b3aaf627db28">03578</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__portx_1_1cvmx__sriox__omsg__portx__cnf75xx.html#ac4197b929fbbf831cb44b3aaf627db28">reserved_32_63</a>               : 32;
<a name="l03579"></a>03579 <span class="preprocessor">#endif</span>
<a name="l03580"></a>03580 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__portx.html#ab9dbe22212b5f07f40a15121776ed287">cnf75xx</a>;
<a name="l03581"></a>03581 };
<a name="l03582"></a><a class="code" href="cvmx-sriox-defs_8h.html#a1275cae8ec622b5f3bd2e8a9498d3672">03582</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__portx.html" title="cvmx_srio::_omsg_port#">cvmx_sriox_omsg_portx</a> <a class="code" href="unioncvmx__sriox__omsg__portx.html" title="cvmx_srio::_omsg_port#">cvmx_sriox_omsg_portx_t</a>;
<a name="l03583"></a>03583 <span class="comment"></span>
<a name="l03584"></a>03584 <span class="comment">/**</span>
<a name="l03585"></a>03585 <span class="comment"> * cvmx_srio#_omsg_silo_thr</span>
<a name="l03586"></a>03586 <span class="comment"> *</span>
<a name="l03587"></a>03587 <span class="comment"> * This register limits the number of outgoing message segments in flight at a time.</span>
<a name="l03588"></a>03588 <span class="comment"> *</span>
<a name="l03589"></a>03589 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03590"></a>03590 <span class="comment"> */</span>
<a name="l03591"></a><a class="code" href="unioncvmx__sriox__omsg__silo__thr.html">03591</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__silo__thr.html" title="cvmx_srio::_omsg_silo_thr">cvmx_sriox_omsg_silo_thr</a> {
<a name="l03592"></a><a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#ab2cd2555b1fcbfe9b7506b1ee30355ad">03592</a>     uint64_t <a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#ab2cd2555b1fcbfe9b7506b1ee30355ad">u64</a>;
<a name="l03593"></a><a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html">03593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html">cvmx_sriox_omsg_silo_thr_s</a> {
<a name="l03594"></a>03594 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03595"></a>03595 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html#a94a5494710fdd80bb3a6147a54a4e6e0">reserved_5_63</a>                : 59;
<a name="l03596"></a>03596     uint64_t <a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html#ae5d9063c68c2863812d32cb4f24a1088">tot_silo</a>                     : 5;  <span class="comment">/**&lt; Sets max number segments in flight for all</span>
<a name="l03597"></a>03597 <span class="comment">                                                         controllers.  Valid range is 0x01..0x10 but</span>
<a name="l03598"></a>03598 <span class="comment">                                                         lower values reduce bandwidth. */</span>
<a name="l03599"></a>03599 <span class="preprocessor">#else</span>
<a name="l03600"></a><a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html#ae5d9063c68c2863812d32cb4f24a1088">03600</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html#ae5d9063c68c2863812d32cb4f24a1088">tot_silo</a>                     : 5;
<a name="l03601"></a><a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html#a94a5494710fdd80bb3a6147a54a4e6e0">03601</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html#a94a5494710fdd80bb3a6147a54a4e6e0">reserved_5_63</a>                : 59;
<a name="l03602"></a>03602 <span class="preprocessor">#endif</span>
<a name="l03603"></a>03603 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#aa76aaf0b2085bb2c1d589da72d7ddf31">s</a>;
<a name="l03604"></a><a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#aa98b388e8ea3e4918c49a4438bdbeb57">03604</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html">cvmx_sriox_omsg_silo_thr_s</a>     <a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#aa98b388e8ea3e4918c49a4438bdbeb57">cn63xx</a>;
<a name="l03605"></a><a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#a8a76277cc81f3801714ab7cb55d94d01">03605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html">cvmx_sriox_omsg_silo_thr_s</a>     <a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#a8a76277cc81f3801714ab7cb55d94d01">cn66xx</a>;
<a name="l03606"></a><a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#ab536a48a3c28a0ce0d1af01832dc17c5">03606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__silo__thr_1_1cvmx__sriox__omsg__silo__thr__s.html">cvmx_sriox_omsg_silo_thr_s</a>     <a class="code" href="unioncvmx__sriox__omsg__silo__thr.html#ab536a48a3c28a0ce0d1af01832dc17c5">cnf75xx</a>;
<a name="l03607"></a>03607 };
<a name="l03608"></a><a class="code" href="cvmx-sriox-defs_8h.html#a73b89e5e18c1627234774b27330b84ef">03608</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__silo__thr.html" title="cvmx_srio::_omsg_silo_thr">cvmx_sriox_omsg_silo_thr</a> <a class="code" href="unioncvmx__sriox__omsg__silo__thr.html" title="cvmx_srio::_omsg_silo_thr">cvmx_sriox_omsg_silo_thr_t</a>;
<a name="l03609"></a>03609 <span class="comment"></span>
<a name="l03610"></a>03610 <span class="comment">/**</span>
<a name="l03611"></a>03611 <span class="comment"> * cvmx_srio#_omsg_sp_mr#</span>
<a name="l03612"></a>03612 <span class="comment"> *</span>
<a name="l03613"></a>03613 <span class="comment"> * This CSR controls when SP candidate message segments (from the two different controllers)</span>
<a name="l03614"></a>03614 <span class="comment"> * can enter the message segment silo to be sent out. A segment remains in the silo until</span>
<a name="l03615"></a>03615 <span class="comment"> * after is has been transmitted and either acknowledged or errored out.</span>
<a name="l03616"></a>03616 <span class="comment"> * Candidates and silo entries are one of 4 types:</span>
<a name="l03617"></a>03617 <span class="comment"> *</span>
<a name="l03618"></a>03618 <span class="comment"> * _ SP  a single-segment message</span>
<a name="l03619"></a>03619 <span class="comment"> *</span>
<a name="l03620"></a>03620 <span class="comment"> * _ FMP the first segment of a multi-segment message</span>
<a name="l03621"></a>03621 <span class="comment"> *</span>
<a name="l03622"></a>03622 <span class="comment"> * _ NMP the other segments in a multi-segment message</span>
<a name="l03623"></a>03623 <span class="comment"> *</span>
<a name="l03624"></a>03624 <span class="comment"> * _ PSD the silo psuedo-entry that is valid only while a controller is in the middle of pushing</span>
<a name="l03625"></a>03625 <span class="comment"> *   a multi-segment message into the silo and can match against segments generated by</span>
<a name="l03626"></a>03626 <span class="comment"> *   the other controller</span>
<a name="l03627"></a>03627 <span class="comment"> *</span>
<a name="l03628"></a>03628 <span class="comment"> * When a candidate &quot;matches&quot; against a silo entry or pseudo entry, it cannot enter the silo.</span>
<a name="l03629"></a>03629 <span class="comment"> * By default (i.e. zeroes in this CSR), the SP candidate matches against all entries in the</span>
<a name="l03630"></a>03630 <span class="comment"> * silo. When fields in this CSR are set, SP candidate segments will match fewer silo entries and</span>
<a name="l03631"></a>03631 <span class="comment"> * can enter the silo more freely, probably providing better performance.</span>
<a name="l03632"></a>03632 <span class="comment"> *</span>
<a name="l03633"></a>03633 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03634"></a>03634 <span class="comment"> */</span>
<a name="l03635"></a><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html">03635</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html" title="cvmx_srio::_omsg_sp_mr#">cvmx_sriox_omsg_sp_mrx</a> {
<a name="l03636"></a><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a29a172d1cf48de224b741a2771832918">03636</a>     uint64_t <a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a29a172d1cf48de224b741a2771832918">u64</a>;
<a name="l03637"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html">03637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html">cvmx_sriox_omsg_sp_mrx_s</a> {
<a name="l03638"></a>03638 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03639"></a>03639 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a0b3a19c62fce0ba30fe459a6a45f6304">reserved_16_63</a>               : 48;
<a name="l03640"></a>03640     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ae7f4fe55a2c177d5e45f832f9003f1f5">xmbox_sp</a>                     : 1;  <span class="comment">/**&lt; Controller SP enable XMBOX SP.</span>
<a name="l03641"></a>03641 <span class="comment">                                                         When set, the SP candidate message can only</span>
<a name="l03642"></a>03642 <span class="comment">                                                         match siloed SP segments with the same 4-bit xmbox</span>
<a name="l03643"></a>03643 <span class="comment">                                                         value as the candidate. When clear, this SP-SP</span>
<a name="l03644"></a>03644 <span class="comment">                                                         match can occur with any xmbox values.</span>
<a name="l03645"></a>03645 <span class="comment">                                                         When XMBOX_SP is set, MBOX_SP will commonly be set.</span>
<a name="l03646"></a>03646 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03647"></a>03647     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a2c16052b0660e2183a1fe07e0b775523">ctlr_sp</a>                      : 1;  <span class="comment">/**&lt; Controller SP enable controller SP.</span>
<a name="l03648"></a>03648 <span class="comment">                                                         When set, the SP candidate message can</span>
<a name="l03649"></a>03649 <span class="comment">                                                         only match siloed SP segments that were created</span>
<a name="l03650"></a>03650 <span class="comment">                                                         by the same controller. When clear, this SP-SP</span>
<a name="l03651"></a>03651 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03652"></a>03652 <span class="comment">                                                         created by the other controller.</span>
<a name="l03653"></a>03653 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03654"></a>03654     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a2e3b799225d01762f2fd510cf6607968">ctlr_fmp</a>                     : 1;  <span class="comment">/**&lt; Controller SP enable controller FIRSTMP.</span>
<a name="l03655"></a>03655 <span class="comment">                                                         When set, the SP candidate message can</span>
<a name="l03656"></a>03656 <span class="comment">                                                         only match siloed FMP segments that were created</span>
<a name="l03657"></a>03657 <span class="comment">                                                         by the same controller. When clear, this SP-FMP</span>
<a name="l03658"></a>03658 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03659"></a>03659 <span class="comment">                                                         created by the other controller.</span>
<a name="l03660"></a>03660 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03661"></a>03661     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a3f1050c64dce54384c2bf8290414dfb8">ctlr_nmp</a>                     : 1;  <span class="comment">/**&lt; Controller SP enable controller NFIRSTMP.</span>
<a name="l03662"></a>03662 <span class="comment">                                                         When set, the SP candidate message can</span>
<a name="l03663"></a>03663 <span class="comment">                                                         only match siloed NMP segments that were created</span>
<a name="l03664"></a>03664 <span class="comment">                                                         by the same controller. When clear, this SP-NMP</span>
<a name="l03665"></a>03665 <span class="comment">                                                         match can also occur when the segments were</span>
<a name="l03666"></a>03666 <span class="comment">                                                         created by the other controller.</span>
<a name="l03667"></a>03667 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03668"></a>03668     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ab8e859778448cd27ad6ef4af3533ca7d">id_sp</a>                        : 1;  <span class="comment">/**&lt; Controller SP enable ID SP.</span>
<a name="l03669"></a>03669 <span class="comment">                                                         When set, the SP candidate message can</span>
<a name="l03670"></a>03670 <span class="comment">                                                         only match siloed SP segments that &quot;ID match&quot; the</span>
<a name="l03671"></a>03671 <span class="comment">                                                         candidate. When clear, this SP-SP match can occur</span>
<a name="l03672"></a>03672 <span class="comment">                                                         with any ID values.</span>
<a name="l03673"></a>03673 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03674"></a>03674     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a275f1b99825538ba62c56f5881b7dc07">id_fmp</a>                       : 1;  <span class="comment">/**&lt; Controller SP enable ID FIRSTMP.</span>
<a name="l03675"></a>03675 <span class="comment">                                                         When set, the SP candidate message can</span>
<a name="l03676"></a>03676 <span class="comment">                                                         only match siloed FMP segments that &quot;ID match&quot; the</span>
<a name="l03677"></a>03677 <span class="comment">                                                         candidate. When clear, this SP-FMP match can occur</span>
<a name="l03678"></a>03678 <span class="comment">                                                         with any ID values.</span>
<a name="l03679"></a>03679 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03680"></a>03680     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a4681b249bf1dc0585c32dabfb1c467d3">id_nmp</a>                       : 1;  <span class="comment">/**&lt; Controller SP enable ID NFIRSTMP.</span>
<a name="l03681"></a>03681 <span class="comment">                                                         When set, the SP candidate message can</span>
<a name="l03682"></a>03682 <span class="comment">                                                         only match siloed NMP segments that &quot;ID match&quot; the</span>
<a name="l03683"></a>03683 <span class="comment">                                                         candidate. When clear, this SP-NMP match can occur</span>
<a name="l03684"></a>03684 <span class="comment">                                                         with any ID values.</span>
<a name="l03685"></a>03685 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a8cde81a7648029e4f373621280855fbd">id_psd</a>                       : 1;  <span class="comment">/**&lt; Controller SP enable ID PSEUDO.</span>
<a name="l03687"></a>03687 <span class="comment">                                                         When set, the SP candidate message can</span>
<a name="l03688"></a>03688 <span class="comment">                                                         only match the silo pseudo (for the other</span>
<a name="l03689"></a>03689 <span class="comment">                                                         controller) when it is an &quot;ID match&quot;. When clear,</span>
<a name="l03690"></a>03690 <span class="comment">                                                         this SP-PSD match can occur with any ID values.</span>
<a name="l03691"></a>03691 <span class="comment">                                                         Not used by the hardware when ALL_PSD is set. */</span>
<a name="l03692"></a>03692     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ac79b584052b511f1f5d29705cbd7a030">mbox_sp</a>                      : 1;  <span class="comment">/**&lt; Controller SP enable MBOX SP.</span>
<a name="l03693"></a>03693 <span class="comment">                                                         When set, the SP candidate message can only</span>
<a name="l03694"></a>03694 <span class="comment">                                                         match siloed SP segments with the same 2-bit mbox</span>
<a name="l03695"></a>03695 <span class="comment">                                                         value as the candidate. When clear, this SP-SP</span>
<a name="l03696"></a>03696 <span class="comment">                                                         match can occur with any mbox values.</span>
<a name="l03697"></a>03697 <span class="comment">                                                         Not used by the hardware when ALL_SP is set. */</span>
<a name="l03698"></a>03698     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#afabadec4281ca27942b1818c982ca994">mbox_fmp</a>                     : 1;  <span class="comment">/**&lt; Controller SP enable MBOX FIRSTMP.</span>
<a name="l03699"></a>03699 <span class="comment">                                                         When set, the SP candidate message can only</span>
<a name="l03700"></a>03700 <span class="comment">                                                         match siloed FMP segments with the same 2-bit mbox</span>
<a name="l03701"></a>03701 <span class="comment">                                                         value as the candidate. When clear, this SP-FMP</span>
<a name="l03702"></a>03702 <span class="comment">                                                         match can occur with any mbox values.</span>
<a name="l03703"></a>03703 <span class="comment">                                                         Not used by the hardware when ALL_FMP is set. */</span>
<a name="l03704"></a>03704     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#afdbe95413f28919f02377da676470133">mbox_nmp</a>                     : 1;  <span class="comment">/**&lt; Controller SP enable MBOX NFIRSTMP.</span>
<a name="l03705"></a>03705 <span class="comment">                                                         When set, the SP candidate message can only</span>
<a name="l03706"></a>03706 <span class="comment">                                                         match siloed NMP segments with the same 2-bit mbox</span>
<a name="l03707"></a>03707 <span class="comment">                                                         value as the candidate. When clear, this SP-NMP</span>
<a name="l03708"></a>03708 <span class="comment">                                                         match can occur with any mbox values.</span>
<a name="l03709"></a>03709 <span class="comment">                                                         Not used by the hardware when ALL_NMP is set. */</span>
<a name="l03710"></a>03710     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a20df61beca07e3d2f8ab0d33200e0768">mbox_psd</a>                     : 1;  <span class="comment">/**&lt; Controller SP enable MBOX PSEUDO.</span>
<a name="l03711"></a>03711 <span class="comment">                                                         When set, the SP candidate message can only</span>
<a name="l03712"></a>03712 <span class="comment">                                                         match the silo pseudo (for the other controller)</span>
<a name="l03713"></a>03713 <span class="comment">                                                         if the pseudo has the same 2-bit mbox value as the</span>
<a name="l03714"></a>03714 <span class="comment">                                                         candidate. When clear, this SP-PSD match can occur</span>
<a name="l03715"></a>03715 <span class="comment">                                                         with any mbox values.</span>
<a name="l03716"></a>03716 <span class="comment">                                                         Not used by the hardware when ALL_PSD is set. */</span>
<a name="l03717"></a>03717     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a91cfa1176e2d4eb042e0235891259d6d">all_sp</a>                       : 1;  <span class="comment">/**&lt; Controller SP enable all SP.</span>
<a name="l03718"></a>03718 <span class="comment">                                                         When set, no SP candidate messages ever</span>
<a name="l03719"></a>03719 <span class="comment">                                                         match siloed SP segments, and XMBOX_SP, ID_SP,</span>
<a name="l03720"></a>03720 <span class="comment">                                                         and MBOX_SP are not used. When clear, SP-SP</span>
<a name="l03721"></a>03721 <span class="comment">                                                         matches can occur. */</span>
<a name="l03722"></a>03722     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ac14d8403af8da6ab6d4d8cf4ab14e0cd">all_fmp</a>                      : 1;  <span class="comment">/**&lt; Controller SP enable all FIRSTMP.</span>
<a name="l03723"></a>03723 <span class="comment">                                                         When set, no SP candidate messages ever</span>
<a name="l03724"></a>03724 <span class="comment">                                                         match siloed FMP segments and ID_FMP and MBOX_FMP</span>
<a name="l03725"></a>03725 <span class="comment">                                                         are not used. When clear, SP-FMP matches can</span>
<a name="l03726"></a>03726 <span class="comment">                                                         occur. */</span>
<a name="l03727"></a>03727     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a52caf61cd65103758e4b3e37a1b8841f">all_nmp</a>                      : 1;  <span class="comment">/**&lt; Controller SP enable all NFIRSTMP.</span>
<a name="l03728"></a>03728 <span class="comment">                                                         When set, no SP candidate messages ever</span>
<a name="l03729"></a>03729 <span class="comment">                                                         match siloed NMP segments and ID_NMP and MBOX_NMP</span>
<a name="l03730"></a>03730 <span class="comment">                                                         are not used. When clear, SP-NMP matches can</span>
<a name="l03731"></a>03731 <span class="comment">                                                         occur. */</span>
<a name="l03732"></a>03732     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ab2febb256e9c5764a1b537de2adf2cba">all_psd</a>                      : 1;  <span class="comment">/**&lt; Controller SP enable all PSEUDO.</span>
<a name="l03733"></a>03733 <span class="comment">                                                         When set, no SP candidate messages ever</span>
<a name="l03734"></a>03734 <span class="comment">                                                         match the silo pseudo (for the other controller)</span>
<a name="l03735"></a>03735 <span class="comment">                                                         and ID_PSD and MBOX_PSD are not used. When clear,</span>
<a name="l03736"></a>03736 <span class="comment">                                                         SP-PSD matches can occur. */</span>
<a name="l03737"></a>03737 <span class="preprocessor">#else</span>
<a name="l03738"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ab2febb256e9c5764a1b537de2adf2cba">03738</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ab2febb256e9c5764a1b537de2adf2cba">all_psd</a>                      : 1;
<a name="l03739"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a52caf61cd65103758e4b3e37a1b8841f">03739</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a52caf61cd65103758e4b3e37a1b8841f">all_nmp</a>                      : 1;
<a name="l03740"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ac14d8403af8da6ab6d4d8cf4ab14e0cd">03740</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ac14d8403af8da6ab6d4d8cf4ab14e0cd">all_fmp</a>                      : 1;
<a name="l03741"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a91cfa1176e2d4eb042e0235891259d6d">03741</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a91cfa1176e2d4eb042e0235891259d6d">all_sp</a>                       : 1;
<a name="l03742"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a20df61beca07e3d2f8ab0d33200e0768">03742</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a20df61beca07e3d2f8ab0d33200e0768">mbox_psd</a>                     : 1;
<a name="l03743"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#afdbe95413f28919f02377da676470133">03743</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#afdbe95413f28919f02377da676470133">mbox_nmp</a>                     : 1;
<a name="l03744"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#afabadec4281ca27942b1818c982ca994">03744</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#afabadec4281ca27942b1818c982ca994">mbox_fmp</a>                     : 1;
<a name="l03745"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ac79b584052b511f1f5d29705cbd7a030">03745</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ac79b584052b511f1f5d29705cbd7a030">mbox_sp</a>                      : 1;
<a name="l03746"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a8cde81a7648029e4f373621280855fbd">03746</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a8cde81a7648029e4f373621280855fbd">id_psd</a>                       : 1;
<a name="l03747"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a4681b249bf1dc0585c32dabfb1c467d3">03747</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a4681b249bf1dc0585c32dabfb1c467d3">id_nmp</a>                       : 1;
<a name="l03748"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a275f1b99825538ba62c56f5881b7dc07">03748</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a275f1b99825538ba62c56f5881b7dc07">id_fmp</a>                       : 1;
<a name="l03749"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ab8e859778448cd27ad6ef4af3533ca7d">03749</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ab8e859778448cd27ad6ef4af3533ca7d">id_sp</a>                        : 1;
<a name="l03750"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a3f1050c64dce54384c2bf8290414dfb8">03750</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a3f1050c64dce54384c2bf8290414dfb8">ctlr_nmp</a>                     : 1;
<a name="l03751"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a2e3b799225d01762f2fd510cf6607968">03751</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a2e3b799225d01762f2fd510cf6607968">ctlr_fmp</a>                     : 1;
<a name="l03752"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a2c16052b0660e2183a1fe07e0b775523">03752</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a2c16052b0660e2183a1fe07e0b775523">ctlr_sp</a>                      : 1;
<a name="l03753"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ae7f4fe55a2c177d5e45f832f9003f1f5">03753</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#ae7f4fe55a2c177d5e45f832f9003f1f5">xmbox_sp</a>                     : 1;
<a name="l03754"></a><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a0b3a19c62fce0ba30fe459a6a45f6304">03754</a>     uint64_t <a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html#a0b3a19c62fce0ba30fe459a6a45f6304">reserved_16_63</a>               : 48;
<a name="l03755"></a>03755 <span class="preprocessor">#endif</span>
<a name="l03756"></a>03756 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#ab12489b58627494c29cab363b92ffb2e">s</a>;
<a name="l03757"></a><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#abd49460f6e121a44cad273071b16148a">03757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html">cvmx_sriox_omsg_sp_mrx_s</a>       <a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#abd49460f6e121a44cad273071b16148a">cn63xx</a>;
<a name="l03758"></a><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a21484ed9ed3a73126bbfbbb2c37b3744">03758</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html">cvmx_sriox_omsg_sp_mrx_s</a>       <a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a21484ed9ed3a73126bbfbbb2c37b3744">cn63xxp1</a>;
<a name="l03759"></a><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a42815faaaf22ec0df5050fecd278c53f">03759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html">cvmx_sriox_omsg_sp_mrx_s</a>       <a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a42815faaaf22ec0df5050fecd278c53f">cn66xx</a>;
<a name="l03760"></a><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a7d4ed852f705d6606aa7db5c4cdde7ad">03760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__omsg__sp__mrx_1_1cvmx__sriox__omsg__sp__mrx__s.html">cvmx_sriox_omsg_sp_mrx_s</a>       <a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html#a7d4ed852f705d6606aa7db5c4cdde7ad">cnf75xx</a>;
<a name="l03761"></a>03761 };
<a name="l03762"></a><a class="code" href="cvmx-sriox-defs_8h.html#a459115fc6a6c1fbfbc6345291aa7ec07">03762</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html" title="cvmx_srio::_omsg_sp_mr#">cvmx_sriox_omsg_sp_mrx</a> <a class="code" href="unioncvmx__sriox__omsg__sp__mrx.html" title="cvmx_srio::_omsg_sp_mr#">cvmx_sriox_omsg_sp_mrx_t</a>;
<a name="l03763"></a>03763 <span class="comment"></span>
<a name="l03764"></a>03764 <span class="comment">/**</span>
<a name="l03765"></a>03765 <span class="comment"> * cvmx_srio#_prio#_in_use</span>
<a name="l03766"></a>03766 <span class="comment"> *</span>
<a name="l03767"></a>03767 <span class="comment"> * These registers provide status information on the number of</span>
<a name="l03768"></a>03768 <span class="comment"> * read/write requests pending in the S2M priority FIFOs.</span>
<a name="l03769"></a>03769 <span class="comment"> * The information can be used to help determine when an S2M_TYPE</span>
<a name="l03770"></a>03770 <span class="comment"> * register can be reallocated.  For example, if an S2M_TYPE</span>
<a name="l03771"></a>03771 <span class="comment"> * is used N times in a DMA write operation and the DMA has</span>
<a name="l03772"></a>03772 <span class="comment"> * completed.  The register corresponding to the RD/WR_PRIOR</span>
<a name="l03773"></a>03773 <span class="comment"> * of the S2M_TYPE can be read to determine the START_CNT and</span>
<a name="l03774"></a>03774 <span class="comment"> * then can be polled to see if the END_CNT equals the START_CNT</span>
<a name="l03775"></a>03775 <span class="comment"> * or at least START_CNT+N.   These registers can be accessed</span>
<a name="l03776"></a>03776 <span class="comment"> * regardless of the value of SRIO()_STATUS_REG[ACCESS]</span>
<a name="l03777"></a>03777 <span class="comment"> * but are reset by either the MAC or Core being reset.</span>
<a name="l03778"></a>03778 <span class="comment"> *</span>
<a name="l03779"></a>03779 <span class="comment"> * This register is reset by the coprocessor-clock or h-clock reset.</span>
<a name="l03780"></a>03780 <span class="comment"> */</span>
<a name="l03781"></a><a class="code" href="unioncvmx__sriox__priox__in__use.html">03781</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__priox__in__use.html" title="cvmx_srio::_prio::_in_use">cvmx_sriox_priox_in_use</a> {
<a name="l03782"></a><a class="code" href="unioncvmx__sriox__priox__in__use.html#ad11592d3ceee4f2e204a8a66064e46ca">03782</a>     uint64_t <a class="code" href="unioncvmx__sriox__priox__in__use.html#ad11592d3ceee4f2e204a8a66064e46ca">u64</a>;
<a name="l03783"></a><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html">03783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html">cvmx_sriox_priox_in_use_s</a> {
<a name="l03784"></a>03784 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03785"></a>03785 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a37f434755e2e4831efdb1cdc6b4df7e0">reserved_32_63</a>               : 32;
<a name="l03786"></a>03786     uint64_t <a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a17d5df28bd27bd528730ea728bb326cf">end_cnt</a>                      : 16; <span class="comment">/**&lt; Count of packets with S2M_TYPES completed for this priority FIFO. */</span>
<a name="l03787"></a>03787     uint64_t <a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a994f79ccaa3354b7ff27c00a16a8957d">start_cnt</a>                    : 16; <span class="comment">/**&lt; Count of packets with S2M_TYPES started for this priority FIFO. */</span>
<a name="l03788"></a>03788 <span class="preprocessor">#else</span>
<a name="l03789"></a><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a994f79ccaa3354b7ff27c00a16a8957d">03789</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a994f79ccaa3354b7ff27c00a16a8957d">start_cnt</a>                    : 16;
<a name="l03790"></a><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a17d5df28bd27bd528730ea728bb326cf">03790</a>     uint64_t <a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a17d5df28bd27bd528730ea728bb326cf">end_cnt</a>                      : 16;
<a name="l03791"></a><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a37f434755e2e4831efdb1cdc6b4df7e0">03791</a>     uint64_t <a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html#a37f434755e2e4831efdb1cdc6b4df7e0">reserved_32_63</a>               : 32;
<a name="l03792"></a>03792 <span class="preprocessor">#endif</span>
<a name="l03793"></a>03793 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__priox__in__use.html#a6e7d9d53f81f812b917ff3fb69e4b97d">s</a>;
<a name="l03794"></a><a class="code" href="unioncvmx__sriox__priox__in__use.html#a39621b5aeb5792700339404cc2cb8c92">03794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html">cvmx_sriox_priox_in_use_s</a>      <a class="code" href="unioncvmx__sriox__priox__in__use.html#a39621b5aeb5792700339404cc2cb8c92">cn63xx</a>;
<a name="l03795"></a><a class="code" href="unioncvmx__sriox__priox__in__use.html#aedb5b7fc03969582477be6defbbfbb75">03795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html">cvmx_sriox_priox_in_use_s</a>      <a class="code" href="unioncvmx__sriox__priox__in__use.html#aedb5b7fc03969582477be6defbbfbb75">cn66xx</a>;
<a name="l03796"></a><a class="code" href="unioncvmx__sriox__priox__in__use.html#adb696d0841defdb3eaa4d9441df996f1">03796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__priox__in__use_1_1cvmx__sriox__priox__in__use__s.html">cvmx_sriox_priox_in_use_s</a>      <a class="code" href="unioncvmx__sriox__priox__in__use.html#adb696d0841defdb3eaa4d9441df996f1">cnf75xx</a>;
<a name="l03797"></a>03797 };
<a name="l03798"></a><a class="code" href="cvmx-sriox-defs_8h.html#ad66349dfc084c2d360d913d9d52b086e">03798</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__priox__in__use.html" title="cvmx_srio::_prio::_in_use">cvmx_sriox_priox_in_use</a> <a class="code" href="unioncvmx__sriox__priox__in__use.html" title="cvmx_srio::_prio::_in_use">cvmx_sriox_priox_in_use_t</a>;
<a name="l03799"></a>03799 <span class="comment"></span>
<a name="l03800"></a>03800 <span class="comment">/**</span>
<a name="l03801"></a>03801 <span class="comment"> * cvmx_srio#_rx_bell</span>
<a name="l03802"></a>03802 <span class="comment"> *</span>
<a name="l03803"></a>03803 <span class="comment"> * This register contains the SRIO information, device ID, transaction type</span>
<a name="l03804"></a>03804 <span class="comment"> * and priority of the incoming doorbell transaction as well as the number</span>
<a name="l03805"></a>03805 <span class="comment"> * of transactions waiting to be read.  Reading this register causes a</span>
<a name="l03806"></a>03806 <span class="comment"> * doorbell to be removed from the RX Bell FIFO and the COUNT to be decremented.</span>
<a name="l03807"></a>03807 <span class="comment"> * If the COUNT is zero then the FIFO is empty and the other fields should be</span>
<a name="l03808"></a>03808 <span class="comment"> * considered invalid.  When the FIFO is full an ERROR is automatically issued.</span>
<a name="l03809"></a>03809 <span class="comment"> * The RXBELL Interrupt can be used to detect posts to this FIFO.</span>
<a name="l03810"></a>03810 <span class="comment"> *</span>
<a name="l03811"></a>03811 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03812"></a>03812 <span class="comment"> */</span>
<a name="l03813"></a><a class="code" href="unioncvmx__sriox__rx__bell.html">03813</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__bell.html" title="cvmx_srio::_rx_bell">cvmx_sriox_rx_bell</a> {
<a name="l03814"></a><a class="code" href="unioncvmx__sriox__rx__bell.html#a19bb77f1df336df4897d4f64f7f0cc10">03814</a>     uint64_t <a class="code" href="unioncvmx__sriox__rx__bell.html#a19bb77f1df336df4897d4f64f7f0cc10">u64</a>;
<a name="l03815"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html">03815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html">cvmx_sriox_rx_bell_s</a> {
<a name="l03816"></a>03816 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03817"></a>03817 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a3b896e042b72739c3565ae5230f77a5c">reserved_48_63</a>               : 16;
<a name="l03818"></a>03818     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#afc22fd4748ea57a5ac0eb503ad579628">data</a>                         : 16; <span class="comment">/**&lt; Information field from received doorbell. */</span>
<a name="l03819"></a>03819     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a75dbd3dd696eb3caeed0ba87f7ec41f3">src_id</a>                       : 16; <span class="comment">/**&lt; Doorbell source device ID[15:0]. */</span>
<a name="l03820"></a>03820     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#ae7804f1a64e3606b4b7f4b59569cd326">count</a>                        : 8;  <span class="comment">/**&lt; RX bell FIFO count.</span>
<a name="l03821"></a>03821 <span class="comment">                                                         Count must be &gt; 0x0 for entry to be valid. */</span>
<a name="l03822"></a>03822     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a79b695462965c0cd30d730913a67b4b1">reserved_5_7</a>                 : 3;
<a name="l03823"></a>03823     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#abfb5ffbfd0f68c73716749203afa67bb">dest_id</a>                      : 1;  <span class="comment">/**&lt; Destination device ID. 0=Primary, 1=Secondary. */</span>
<a name="l03824"></a>03824     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a51e9eaa77b433b822a22fb3448d61379">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction type. 0=use ID[7:0], 1=use ID[15:0]. */</span>
<a name="l03825"></a>03825     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#ac5e30b60cdf1300199bc1e9ac40d4cf3">reserved_0_2</a>                 : 3;
<a name="l03826"></a>03826 <span class="preprocessor">#else</span>
<a name="l03827"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#ac5e30b60cdf1300199bc1e9ac40d4cf3">03827</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#ac5e30b60cdf1300199bc1e9ac40d4cf3">reserved_0_2</a>                 : 3;
<a name="l03828"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a51e9eaa77b433b822a22fb3448d61379">03828</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a51e9eaa77b433b822a22fb3448d61379">id16</a>                         : 1;
<a name="l03829"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#abfb5ffbfd0f68c73716749203afa67bb">03829</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#abfb5ffbfd0f68c73716749203afa67bb">dest_id</a>                      : 1;
<a name="l03830"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a79b695462965c0cd30d730913a67b4b1">03830</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a79b695462965c0cd30d730913a67b4b1">reserved_5_7</a>                 : 3;
<a name="l03831"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#ae7804f1a64e3606b4b7f4b59569cd326">03831</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#ae7804f1a64e3606b4b7f4b59569cd326">count</a>                        : 8;
<a name="l03832"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a75dbd3dd696eb3caeed0ba87f7ec41f3">03832</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a75dbd3dd696eb3caeed0ba87f7ec41f3">src_id</a>                       : 16;
<a name="l03833"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#afc22fd4748ea57a5ac0eb503ad579628">03833</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#afc22fd4748ea57a5ac0eb503ad579628">data</a>                         : 16;
<a name="l03834"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a3b896e042b72739c3565ae5230f77a5c">03834</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__s.html#a3b896e042b72739c3565ae5230f77a5c">reserved_48_63</a>               : 16;
<a name="l03835"></a>03835 <span class="preprocessor">#endif</span>
<a name="l03836"></a>03836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__rx__bell.html#a0b5d7f2e7fd3ae4f6e6f588b5a8a91e7">s</a>;
<a name="l03837"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html">03837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html">cvmx_sriox_rx_bell_cn63xx</a> {
<a name="l03838"></a>03838 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03839"></a>03839 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ab778e51f460256d31b69273950bc2b9b">reserved_48_63</a>               : 16;
<a name="l03840"></a>03840     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#aa258170a0e87519fe9aaa33d9cf15c11">data</a>                         : 16; <span class="comment">/**&lt; Information field from received doorbell */</span>
<a name="l03841"></a>03841     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a3a6f705db11b88347ee8c398816ec61b">src_id</a>                       : 16; <span class="comment">/**&lt; Doorbell Source Device ID[15:0] */</span>
<a name="l03842"></a>03842     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a596e181facd40020d85188afa792fc7e">count</a>                        : 8;  <span class="comment">/**&lt; RX Bell FIFO Count</span>
<a name="l03843"></a>03843 <span class="comment">                                                         Note:  Count must be &gt; 0 for entry to be valid. */</span>
<a name="l03844"></a>03844     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ac7367acba8bf042af7c816247e612484">reserved_5_7</a>                 : 3;
<a name="l03845"></a>03845     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a11d127a0c52cf2b440a39e77e2c2c30c">dest_id</a>                      : 1;  <span class="comment">/**&lt; Destination Device ID 0=Primary, 1=Secondary */</span>
<a name="l03846"></a>03846     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ab670fd3dbd92a14e8149e7bd43389350">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction Type, 0=use ID[7:0], 1=use ID[15:0] */</span>
<a name="l03847"></a>03847     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ad4476757af44f5f135f9501eb47c4b19">reserved_2_2</a>                 : 1;
<a name="l03848"></a>03848     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a042375cb1220d11497dd3ece4a1dbe7f">priority</a>                     : 2;  <span class="comment">/**&lt; Doorbell Priority */</span>
<a name="l03849"></a>03849 <span class="preprocessor">#else</span>
<a name="l03850"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a042375cb1220d11497dd3ece4a1dbe7f">03850</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a042375cb1220d11497dd3ece4a1dbe7f">priority</a>                     : 2;
<a name="l03851"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ad4476757af44f5f135f9501eb47c4b19">03851</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ad4476757af44f5f135f9501eb47c4b19">reserved_2_2</a>                 : 1;
<a name="l03852"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ab670fd3dbd92a14e8149e7bd43389350">03852</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ab670fd3dbd92a14e8149e7bd43389350">id16</a>                         : 1;
<a name="l03853"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a11d127a0c52cf2b440a39e77e2c2c30c">03853</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a11d127a0c52cf2b440a39e77e2c2c30c">dest_id</a>                      : 1;
<a name="l03854"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ac7367acba8bf042af7c816247e612484">03854</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ac7367acba8bf042af7c816247e612484">reserved_5_7</a>                 : 3;
<a name="l03855"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a596e181facd40020d85188afa792fc7e">03855</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a596e181facd40020d85188afa792fc7e">count</a>                        : 8;
<a name="l03856"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a3a6f705db11b88347ee8c398816ec61b">03856</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#a3a6f705db11b88347ee8c398816ec61b">src_id</a>                       : 16;
<a name="l03857"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#aa258170a0e87519fe9aaa33d9cf15c11">03857</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#aa258170a0e87519fe9aaa33d9cf15c11">data</a>                         : 16;
<a name="l03858"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ab778e51f460256d31b69273950bc2b9b">03858</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html#ab778e51f460256d31b69273950bc2b9b">reserved_48_63</a>               : 16;
<a name="l03859"></a>03859 <span class="preprocessor">#endif</span>
<a name="l03860"></a>03860 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__rx__bell.html#a65ed6c1942ef6c5b54717d86234b8957">cn63xx</a>;
<a name="l03861"></a><a class="code" href="unioncvmx__sriox__rx__bell.html#ac624f5601aa920428f7c5b1bb2ab6f6c">03861</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html">cvmx_sriox_rx_bell_cn63xx</a>      <a class="code" href="unioncvmx__sriox__rx__bell.html#ac624f5601aa920428f7c5b1bb2ab6f6c">cn63xxp1</a>;
<a name="l03862"></a><a class="code" href="unioncvmx__sriox__rx__bell.html#a2e45d127dd7a3494c4ab0e5510ddcb2b">03862</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cn63xx.html">cvmx_sriox_rx_bell_cn63xx</a>      <a class="code" href="unioncvmx__sriox__rx__bell.html#a2e45d127dd7a3494c4ab0e5510ddcb2b">cn66xx</a>;
<a name="l03863"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html">03863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html">cvmx_sriox_rx_bell_cnf75xx</a> {
<a name="l03864"></a>03864 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03865"></a>03865 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ae0c2d5a7c071b18b9ad60cfaf964665d">reserved_48_63</a>               : 16;
<a name="l03866"></a>03866     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ace01056764930ccd9e188613ffcf6bab">data</a>                         : 16; <span class="comment">/**&lt; Information field from received doorbell. */</span>
<a name="l03867"></a>03867     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ae982a6cab6ea9560562f143ffaeb0fed">src_id</a>                       : 16; <span class="comment">/**&lt; Doorbell source device ID[15:0]. */</span>
<a name="l03868"></a>03868     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ad22f570a188c035beb7fb085d1efae15">count</a>                        : 8;  <span class="comment">/**&lt; RX bell FIFO count.</span>
<a name="l03869"></a>03869 <span class="comment">                                                         Count must be &gt; 0x0 for entry to be valid. */</span>
<a name="l03870"></a>03870     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a9e0eb8f5e92cc335db30475916e8dec8">reserved_5_7</a>                 : 3;
<a name="l03871"></a>03871     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#adacd6d12f66050801fc30c1f550eb7e9">dest_id</a>                      : 1;  <span class="comment">/**&lt; Destination device ID. 0=Primary, 1=Secondary. */</span>
<a name="l03872"></a>03872     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a29f569c90a14d04efa219f9acf67af24">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction type. 0=use ID[7:0], 1=use ID[15:0]. */</span>
<a name="l03873"></a>03873     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#aee8ec9df3efdc826a0838b8d8302959d">reserved_2_2</a>                 : 1;
<a name="l03874"></a>03874     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a1ff86d767654ab8c0903ea7d3e99c137">prior</a>                        : 2;  <span class="comment">/**&lt; Doorbell priority. */</span>
<a name="l03875"></a>03875 <span class="preprocessor">#else</span>
<a name="l03876"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a1ff86d767654ab8c0903ea7d3e99c137">03876</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a1ff86d767654ab8c0903ea7d3e99c137">prior</a>                        : 2;
<a name="l03877"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#aee8ec9df3efdc826a0838b8d8302959d">03877</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#aee8ec9df3efdc826a0838b8d8302959d">reserved_2_2</a>                 : 1;
<a name="l03878"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a29f569c90a14d04efa219f9acf67af24">03878</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a29f569c90a14d04efa219f9acf67af24">id16</a>                         : 1;
<a name="l03879"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#adacd6d12f66050801fc30c1f550eb7e9">03879</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#adacd6d12f66050801fc30c1f550eb7e9">dest_id</a>                      : 1;
<a name="l03880"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a9e0eb8f5e92cc335db30475916e8dec8">03880</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#a9e0eb8f5e92cc335db30475916e8dec8">reserved_5_7</a>                 : 3;
<a name="l03881"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ad22f570a188c035beb7fb085d1efae15">03881</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ad22f570a188c035beb7fb085d1efae15">count</a>                        : 8;
<a name="l03882"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ae982a6cab6ea9560562f143ffaeb0fed">03882</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ae982a6cab6ea9560562f143ffaeb0fed">src_id</a>                       : 16;
<a name="l03883"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ace01056764930ccd9e188613ffcf6bab">03883</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ace01056764930ccd9e188613ffcf6bab">data</a>                         : 16;
<a name="l03884"></a><a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ae0c2d5a7c071b18b9ad60cfaf964665d">03884</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell_1_1cvmx__sriox__rx__bell__cnf75xx.html#ae0c2d5a7c071b18b9ad60cfaf964665d">reserved_48_63</a>               : 16;
<a name="l03885"></a>03885 <span class="preprocessor">#endif</span>
<a name="l03886"></a>03886 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__rx__bell.html#a81a28a54d79f7d59a2f47aecafc8d268">cnf75xx</a>;
<a name="l03887"></a>03887 };
<a name="l03888"></a><a class="code" href="cvmx-sriox-defs_8h.html#a8268d6e981f985496aa18475e0162d95">03888</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__bell.html" title="cvmx_srio::_rx_bell">cvmx_sriox_rx_bell</a> <a class="code" href="unioncvmx__sriox__rx__bell.html" title="cvmx_srio::_rx_bell">cvmx_sriox_rx_bell_t</a>;
<a name="l03889"></a>03889 <span class="comment"></span>
<a name="l03890"></a>03890 <span class="comment">/**</span>
<a name="l03891"></a>03891 <span class="comment"> * cvmx_srio#_rx_bell_ctrl</span>
<a name="l03892"></a>03892 <span class="comment"> *</span>
<a name="l03893"></a>03893 <span class="comment"> * This register is used to control the number and size of RX doorbell FIFOs.</span>
<a name="l03894"></a>03894 <span class="comment"> * The NUM_FIFO field should only be changed when SRIOMAINT()_CORE_ENABLES[DOORBELL]</span>
<a name="l03895"></a>03895 <span class="comment"> * is disabled and the FIFOs are empty or doorbells may be lost.</span>
<a name="l03896"></a>03896 <span class="comment"> *</span>
<a name="l03897"></a>03897 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03898"></a>03898 <span class="comment"> */</span>
<a name="l03899"></a><a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html">03899</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html" title="cvmx_srio::_rx_bell_ctrl">cvmx_sriox_rx_bell_ctrl</a> {
<a name="l03900"></a><a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html#ac97f46989bdd517f0803504266062006">03900</a>     uint64_t <a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html#ac97f46989bdd517f0803504266062006">u64</a>;
<a name="l03901"></a><a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html">03901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html">cvmx_sriox_rx_bell_ctrl_s</a> {
<a name="l03902"></a>03902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03903"></a>03903 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html#a2039d091d45c9b70823b41728fee5c40">reserved_3_63</a>                : 61;
<a name="l03904"></a>03904     uint64_t <a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html#ad8ae1cbbdd0ca098ec5dea876465d077">num_fifo</a>                     : 3;  <span class="comment">/**&lt; Number, size and access of RX Doorbell FIFOs.</span>
<a name="l03905"></a>03905 <span class="comment">                                                         0x0 = Single 128 Entry FIFO accessed by</span>
<a name="l03906"></a>03906 <span class="comment">                                                               SRIO()_RX_BELL and SRIO()_RX_BELL_SEQ</span>
<a name="l03907"></a>03907 <span class="comment">                                                         For all other values Doorbell FIFOs can be</span>
<a name="l03908"></a>03908 <span class="comment">                                                         accessed by reading DPI_SRIO_RX_BELL and</span>
<a name="l03909"></a>03909 <span class="comment">                                                         DPI_SRIO_RX_BELL_SEQ.</span>
<a name="l03910"></a>03910 <span class="comment">                                                         0x1 = Single 128 entry FIFO.</span>
<a name="l03911"></a>03911 <span class="comment">                                                         0x2 = Two 64 entry FIFOs.</span>
<a name="l03912"></a>03912 <span class="comment">                                                         0x3 = Four 32 entry FIFOs.</span>
<a name="l03913"></a>03913 <span class="comment">                                                         0x4 = Eight 16 entry FIFOs.</span>
<a name="l03914"></a>03914 <span class="comment">                                                         0x5 = Sixteen 8 entry FIFOs.</span>
<a name="l03915"></a>03915 <span class="comment">                                                         _ All values others reserved. */</span>
<a name="l03916"></a>03916 <span class="preprocessor">#else</span>
<a name="l03917"></a><a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html#ad8ae1cbbdd0ca098ec5dea876465d077">03917</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html#ad8ae1cbbdd0ca098ec5dea876465d077">num_fifo</a>                     : 3;
<a name="l03918"></a><a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html#a2039d091d45c9b70823b41728fee5c40">03918</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html#a2039d091d45c9b70823b41728fee5c40">reserved_3_63</a>                : 61;
<a name="l03919"></a>03919 <span class="preprocessor">#endif</span>
<a name="l03920"></a>03920 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html#a2e3affbc5181134ee44edd0c5467c7c6">s</a>;
<a name="l03921"></a><a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html#a94e03a4251f70a775180774012d54c1e">03921</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell__ctrl_1_1cvmx__sriox__rx__bell__ctrl__s.html">cvmx_sriox_rx_bell_ctrl_s</a>      <a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html#a94e03a4251f70a775180774012d54c1e">cnf75xx</a>;
<a name="l03922"></a>03922 };
<a name="l03923"></a><a class="code" href="cvmx-sriox-defs_8h.html#a6ab0e58d3ba9c0cf09fca0958219ad75">03923</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html" title="cvmx_srio::_rx_bell_ctrl">cvmx_sriox_rx_bell_ctrl</a> <a class="code" href="unioncvmx__sriox__rx__bell__ctrl.html" title="cvmx_srio::_rx_bell_ctrl">cvmx_sriox_rx_bell_ctrl_t</a>;
<a name="l03924"></a>03924 <span class="comment"></span>
<a name="l03925"></a>03925 <span class="comment">/**</span>
<a name="l03926"></a>03926 <span class="comment"> * cvmx_srio#_rx_bell_seq</span>
<a name="l03927"></a>03927 <span class="comment"> *</span>
<a name="l03928"></a>03928 <span class="comment"> * This register contains the value of the sequence counter when the doorbell</span>
<a name="l03929"></a>03929 <span class="comment"> * was received and a shadow copy of the bell FIFO count that can be read without</span>
<a name="l03930"></a>03930 <span class="comment"> * emptying the FIFO.  This register must be read prior to SRIO()_RX_BELL to</span>
<a name="l03931"></a>03931 <span class="comment"> * guarantee that the information corresponds to the correct doorbell.</span>
<a name="l03932"></a>03932 <span class="comment"> *</span>
<a name="l03933"></a>03933 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03934"></a>03934 <span class="comment"> */</span>
<a name="l03935"></a><a class="code" href="unioncvmx__sriox__rx__bell__seq.html">03935</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__bell__seq.html" title="cvmx_srio::_rx_bell_seq">cvmx_sriox_rx_bell_seq</a> {
<a name="l03936"></a><a class="code" href="unioncvmx__sriox__rx__bell__seq.html#af4145d73b4b030d40af2d1455272bd0c">03936</a>     uint64_t <a class="code" href="unioncvmx__sriox__rx__bell__seq.html#af4145d73b4b030d40af2d1455272bd0c">u64</a>;
<a name="l03937"></a><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html">03937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html">cvmx_sriox_rx_bell_seq_s</a> {
<a name="l03938"></a>03938 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03939"></a>03939 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#a0c22f40d2b1d89cd267c79f4cd2402c9">reserved_40_63</a>               : 24;
<a name="l03940"></a>03940     uint64_t <a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#afde38721e1c14e1244fa1e43774d8207">count</a>                        : 8;  <span class="comment">/**&lt; RX bell fifo count.</span>
<a name="l03941"></a>03941 <span class="comment">                                                         Count must be &gt; 0x0 for entry to be valid. */</span>
<a name="l03942"></a>03942     uint64_t <a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#a339851d1a832d715da60c635e9a90506">seq</a>                          : 32; <span class="comment">/**&lt; 32-bit sequence number associated with doorbell message. */</span>
<a name="l03943"></a>03943 <span class="preprocessor">#else</span>
<a name="l03944"></a><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#a339851d1a832d715da60c635e9a90506">03944</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#a339851d1a832d715da60c635e9a90506">seq</a>                          : 32;
<a name="l03945"></a><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#afde38721e1c14e1244fa1e43774d8207">03945</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#afde38721e1c14e1244fa1e43774d8207">count</a>                        : 8;
<a name="l03946"></a><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#a0c22f40d2b1d89cd267c79f4cd2402c9">03946</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html#a0c22f40d2b1d89cd267c79f4cd2402c9">reserved_40_63</a>               : 24;
<a name="l03947"></a>03947 <span class="preprocessor">#endif</span>
<a name="l03948"></a>03948 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__rx__bell__seq.html#a68cba80ff186db5af859cad5422cf57f">s</a>;
<a name="l03949"></a><a class="code" href="unioncvmx__sriox__rx__bell__seq.html#ac83dbc6cf0690e094314e8660b93d842">03949</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html">cvmx_sriox_rx_bell_seq_s</a>       <a class="code" href="unioncvmx__sriox__rx__bell__seq.html#ac83dbc6cf0690e094314e8660b93d842">cn63xx</a>;
<a name="l03950"></a><a class="code" href="unioncvmx__sriox__rx__bell__seq.html#a0720c2a17c49cf2cfdff72ca753e920a">03950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html">cvmx_sriox_rx_bell_seq_s</a>       <a class="code" href="unioncvmx__sriox__rx__bell__seq.html#a0720c2a17c49cf2cfdff72ca753e920a">cn63xxp1</a>;
<a name="l03951"></a><a class="code" href="unioncvmx__sriox__rx__bell__seq.html#a1215fa72f5ea60727a364ae5877bd799">03951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html">cvmx_sriox_rx_bell_seq_s</a>       <a class="code" href="unioncvmx__sriox__rx__bell__seq.html#a1215fa72f5ea60727a364ae5877bd799">cn66xx</a>;
<a name="l03952"></a><a class="code" href="unioncvmx__sriox__rx__bell__seq.html#adaf34212b87de2dbcad2cc49ea905011">03952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__bell__seq_1_1cvmx__sriox__rx__bell__seq__s.html">cvmx_sriox_rx_bell_seq_s</a>       <a class="code" href="unioncvmx__sriox__rx__bell__seq.html#adaf34212b87de2dbcad2cc49ea905011">cnf75xx</a>;
<a name="l03953"></a>03953 };
<a name="l03954"></a><a class="code" href="cvmx-sriox-defs_8h.html#aa72407cd4b8bfcfac04dd8cab2f5fbf1">03954</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__bell__seq.html" title="cvmx_srio::_rx_bell_seq">cvmx_sriox_rx_bell_seq</a> <a class="code" href="unioncvmx__sriox__rx__bell__seq.html" title="cvmx_srio::_rx_bell_seq">cvmx_sriox_rx_bell_seq_t</a>;
<a name="l03955"></a>03955 <span class="comment"></span>
<a name="l03956"></a>03956 <span class="comment">/**</span>
<a name="l03957"></a>03957 <span class="comment"> * cvmx_srio#_rx_status</span>
<a name="l03958"></a>03958 <span class="comment"> *</span>
<a name="l03959"></a>03959 <span class="comment"> * Debug register specifying the number of credits/responses</span>
<a name="l03960"></a>03960 <span class="comment"> * currently in use for inbound traffic.  The maximum value</span>
<a name="l03961"></a>03961 <span class="comment"> * for COMP, N_POST and POST is set in SRIO()_TLP_CREDITS.</span>
<a name="l03962"></a>03962 <span class="comment"> * When all inbound traffic has stopped the values should</span>
<a name="l03963"></a>03963 <span class="comment"> * eventually return to the maximum values.  The RTN_PR[3:1] entry</span>
<a name="l03964"></a>03964 <span class="comment"> * counts should eventually return to the reset values.</span>
<a name="l03965"></a>03965 <span class="comment"> *</span>
<a name="l03966"></a>03966 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l03967"></a>03967 <span class="comment"> */</span>
<a name="l03968"></a><a class="code" href="unioncvmx__sriox__rx__status.html">03968</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__status.html" title="cvmx_srio::_rx_status">cvmx_sriox_rx_status</a> {
<a name="l03969"></a><a class="code" href="unioncvmx__sriox__rx__status.html#ac666fad7999a3ba34b960bffcc58842b">03969</a>     uint64_t <a class="code" href="unioncvmx__sriox__rx__status.html#ac666fad7999a3ba34b960bffcc58842b">u64</a>;
<a name="l03970"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html">03970</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html">cvmx_sriox_rx_status_s</a> {
<a name="l03971"></a>03971 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03972"></a>03972 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a15d1d3ec42360742719c7f050c56d45b">rtn_pr3</a>                      : 8;  <span class="comment">/**&lt; Number of pending priority 3 response entries. */</span>
<a name="l03973"></a>03973     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a01fd5b234de696e7e7c7db1a6317827c">rtn_pr2</a>                      : 8;  <span class="comment">/**&lt; Number of pending priority 2 response entries. */</span>
<a name="l03974"></a>03974     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#ae357824fb12457f47bab37178a7d3245">rtn_pr1</a>                      : 8;  <span class="comment">/**&lt; Number of pending priority 1 response entries. */</span>
<a name="l03975"></a>03975     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a256fb65f45ec62b3358ee27e30a063ec">reserved_29_39</a>               : 11;
<a name="l03976"></a>03976     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#acb010eab960de6ce0d4eaab82903b2b4">mbox</a>                         : 5;  <span class="comment">/**&lt; Credits for mailbox data used in X2P. */</span>
<a name="l03977"></a>03977     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a9ea74ee1ab904e8ecac0725f414bc797">comp</a>                         : 8;  <span class="comment">/**&lt; Credits for read completions used in M2S. */</span>
<a name="l03978"></a>03978     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#abb4e4f5869f16428cf08aa930109f191">reserved_13_15</a>               : 3;
<a name="l03979"></a>03979     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#ad955ff3c20e39b37dcd834ccf8c92408">n_post</a>                       : 5;  <span class="comment">/**&lt; Credits for read requests used in M2S. */</span>
<a name="l03980"></a>03980     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#addbf6196f8336e8ba7485b71abcbeee6">post</a>                         : 8;  <span class="comment">/**&lt; Credits for write request postings used in M2S. */</span>
<a name="l03981"></a>03981 <span class="preprocessor">#else</span>
<a name="l03982"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#addbf6196f8336e8ba7485b71abcbeee6">03982</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#addbf6196f8336e8ba7485b71abcbeee6">post</a>                         : 8;
<a name="l03983"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#ad955ff3c20e39b37dcd834ccf8c92408">03983</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#ad955ff3c20e39b37dcd834ccf8c92408">n_post</a>                       : 5;
<a name="l03984"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#abb4e4f5869f16428cf08aa930109f191">03984</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#abb4e4f5869f16428cf08aa930109f191">reserved_13_15</a>               : 3;
<a name="l03985"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a9ea74ee1ab904e8ecac0725f414bc797">03985</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a9ea74ee1ab904e8ecac0725f414bc797">comp</a>                         : 8;
<a name="l03986"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#acb010eab960de6ce0d4eaab82903b2b4">03986</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#acb010eab960de6ce0d4eaab82903b2b4">mbox</a>                         : 5;
<a name="l03987"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a256fb65f45ec62b3358ee27e30a063ec">03987</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a256fb65f45ec62b3358ee27e30a063ec">reserved_29_39</a>               : 11;
<a name="l03988"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#ae357824fb12457f47bab37178a7d3245">03988</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#ae357824fb12457f47bab37178a7d3245">rtn_pr1</a>                      : 8;
<a name="l03989"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a01fd5b234de696e7e7c7db1a6317827c">03989</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a01fd5b234de696e7e7c7db1a6317827c">rtn_pr2</a>                      : 8;
<a name="l03990"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a15d1d3ec42360742719c7f050c56d45b">03990</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html#a15d1d3ec42360742719c7f050c56d45b">rtn_pr3</a>                      : 8;
<a name="l03991"></a>03991 <span class="preprocessor">#endif</span>
<a name="l03992"></a>03992 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__rx__status.html#a934f7cc658a990f3ef76ba354196d125">s</a>;
<a name="l03993"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html">03993</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html">cvmx_sriox_rx_status_cn63xx</a> {
<a name="l03994"></a>03994 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03995"></a>03995 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a77c1020a08ed985282e2dadda85f94e0">rtn_pr3</a>                      : 8;  <span class="comment">/**&lt; Number of pending Priority 3 Response Entries. */</span>
<a name="l03996"></a>03996     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a7b91351236f294e29e52152cc4a82040">rtn_pr2</a>                      : 8;  <span class="comment">/**&lt; Number of pending Priority 2 Response Entries. */</span>
<a name="l03997"></a>03997     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ace9211249a0f4840002eb3c2c8b9dfa1">rtn_pr1</a>                      : 8;  <span class="comment">/**&lt; Number of pending Priority 1 Response Entries. */</span>
<a name="l03998"></a>03998     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ac2f765a912eb3dc77ff9c811c3cc3a41">reserved_28_39</a>               : 12;
<a name="l03999"></a>03999     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#aa18887895b2a902a049d441bac6a27d0">mbox</a>                         : 4;  <span class="comment">/**&lt; Credits for Mailbox Data used in M2S. */</span>
<a name="l04000"></a>04000     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#abc7db837bf3d7b513cbeba8df7aa0161">comp</a>                         : 8;  <span class="comment">/**&lt; Credits for Read Completions used in M2S. */</span>
<a name="l04001"></a>04001     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a0bee631673ee3f40fbeebee9c46a00c1">reserved_13_15</a>               : 3;
<a name="l04002"></a>04002     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a69671eb0032f31bfd7d6ce1111f48323">n_post</a>                       : 5;  <span class="comment">/**&lt; Credits for Read Requests used in M2S. */</span>
<a name="l04003"></a>04003     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ae18f4032acdab851feaa757ab65ebd26">post</a>                         : 8;  <span class="comment">/**&lt; Credits for Write Request Postings used in M2S. */</span>
<a name="l04004"></a>04004 <span class="preprocessor">#else</span>
<a name="l04005"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ae18f4032acdab851feaa757ab65ebd26">04005</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ae18f4032acdab851feaa757ab65ebd26">post</a>                         : 8;
<a name="l04006"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a69671eb0032f31bfd7d6ce1111f48323">04006</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a69671eb0032f31bfd7d6ce1111f48323">n_post</a>                       : 5;
<a name="l04007"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a0bee631673ee3f40fbeebee9c46a00c1">04007</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a0bee631673ee3f40fbeebee9c46a00c1">reserved_13_15</a>               : 3;
<a name="l04008"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#abc7db837bf3d7b513cbeba8df7aa0161">04008</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#abc7db837bf3d7b513cbeba8df7aa0161">comp</a>                         : 8;
<a name="l04009"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#aa18887895b2a902a049d441bac6a27d0">04009</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#aa18887895b2a902a049d441bac6a27d0">mbox</a>                         : 4;
<a name="l04010"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ac2f765a912eb3dc77ff9c811c3cc3a41">04010</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ac2f765a912eb3dc77ff9c811c3cc3a41">reserved_28_39</a>               : 12;
<a name="l04011"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ace9211249a0f4840002eb3c2c8b9dfa1">04011</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#ace9211249a0f4840002eb3c2c8b9dfa1">rtn_pr1</a>                      : 8;
<a name="l04012"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a7b91351236f294e29e52152cc4a82040">04012</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a7b91351236f294e29e52152cc4a82040">rtn_pr2</a>                      : 8;
<a name="l04013"></a><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a77c1020a08ed985282e2dadda85f94e0">04013</a>     uint64_t <a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html#a77c1020a08ed985282e2dadda85f94e0">rtn_pr3</a>                      : 8;
<a name="l04014"></a>04014 <span class="preprocessor">#endif</span>
<a name="l04015"></a>04015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__rx__status.html#a401d198f796993be8e86f8535d915de3">cn63xx</a>;
<a name="l04016"></a><a class="code" href="unioncvmx__sriox__rx__status.html#a2fddfa2a029d7d4d869f1c6036ef8153">04016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html">cvmx_sriox_rx_status_cn63xx</a>    <a class="code" href="unioncvmx__sriox__rx__status.html#a2fddfa2a029d7d4d869f1c6036ef8153">cn63xxp1</a>;
<a name="l04017"></a><a class="code" href="unioncvmx__sriox__rx__status.html#a1edc9de31b1b449d82101ae1bc15d7e3">04017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__cn63xx.html">cvmx_sriox_rx_status_cn63xx</a>    <a class="code" href="unioncvmx__sriox__rx__status.html#a1edc9de31b1b449d82101ae1bc15d7e3">cn66xx</a>;
<a name="l04018"></a><a class="code" href="unioncvmx__sriox__rx__status.html#ac79b23f3dc86666ee900ce2c8530a16f">04018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__rx__status_1_1cvmx__sriox__rx__status__s.html">cvmx_sriox_rx_status_s</a>         <a class="code" href="unioncvmx__sriox__rx__status.html#ac79b23f3dc86666ee900ce2c8530a16f">cnf75xx</a>;
<a name="l04019"></a>04019 };
<a name="l04020"></a><a class="code" href="cvmx-sriox-defs_8h.html#a0132899ebe5b9be2de25645ac7e3d0c5">04020</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__rx__status.html" title="cvmx_srio::_rx_status">cvmx_sriox_rx_status</a> <a class="code" href="unioncvmx__sriox__rx__status.html" title="cvmx_srio::_rx_status">cvmx_sriox_rx_status_t</a>;
<a name="l04021"></a>04021 <span class="comment"></span>
<a name="l04022"></a>04022 <span class="comment">/**</span>
<a name="l04023"></a>04023 <span class="comment"> * cvmx_srio#_s2m_type#</span>
<a name="l04024"></a>04024 <span class="comment"> *</span>
<a name="l04025"></a>04025 <span class="comment"> * This CSR table specifies how to convert a SLI/DPI MAC read or write</span>
<a name="l04026"></a>04026 <span class="comment"> * into sRIO operations.  Each SLI/DPI read or write access supplies a</span>
<a name="l04027"></a>04027 <span class="comment"> * 64-bit address (MACADD[63:0]), 2-bit ADDRTYPE and 2-bit endian-swap.</span>
<a name="l04028"></a>04028 <span class="comment"> * This SRIO()_S2M_TYPE* CSR description specifies a table with 16 CSRs.</span>
<a name="l04029"></a>04029 <span class="comment"> * SRIO selects one of the table entries with TYPEIDX[3:0], which it</span>
<a name="l04030"></a>04030 <span class="comment"> * creates from the SLI/DPI MAC memory space read or write as follows:</span>
<a name="l04031"></a>04031 <span class="comment"> *   TYPEIDX[1:0] = ADDRTYPE[1:0] (ADDRTYPE[1] is no-snoop to the PCIe MAC,</span>
<a name="l04032"></a>04032 <span class="comment"> *   ADDRTYPE[0] is relaxed-ordering to the PCIe MAC)</span>
<a name="l04033"></a>04033 <span class="comment"> *   TYPEIDX[2] = MACADD[50]</span>
<a name="l04034"></a>04034 <span class="comment"> *   TYPEIDX[3] = MACADD[59]</span>
<a name="l04035"></a>04035 <span class="comment"> *</span>
<a name="l04036"></a>04036 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04037"></a>04037 <span class="comment"> */</span>
<a name="l04038"></a><a class="code" href="unioncvmx__sriox__s2m__typex.html">04038</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__s2m__typex.html" title="cvmx_srio::_s2m_type#">cvmx_sriox_s2m_typex</a> {
<a name="l04039"></a><a class="code" href="unioncvmx__sriox__s2m__typex.html#af61147b1c4f76edd9205766478d567f5">04039</a>     uint64_t <a class="code" href="unioncvmx__sriox__s2m__typex.html#af61147b1c4f76edd9205766478d567f5">u64</a>;
<a name="l04040"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html">04040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html">cvmx_sriox_s2m_typex_s</a> {
<a name="l04041"></a>04041 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04042"></a>04042 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a1325a22684f64285b6eab097d9436d5b">reserved_19_63</a>               : 45;
<a name="l04043"></a>04043     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a0604c636a36f42435def13d15e515347">wr_op</a>                        : 3;  <span class="comment">/**&lt; Write operation.  See SRIO_WR_OP_E for details. */</span>
<a name="l04044"></a>04044     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a5efe6457ea646d3787a528253bdf8a56">reserved_15_15</a>               : 1;
<a name="l04045"></a>04045     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a54b286d222cfc044e4598c9e8278ef96">rd_op</a>                        : 3;  <span class="comment">/**&lt; Read operation.  see SRIO_RD_OP_E for details. */</span>
<a name="l04046"></a>04046     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#ad523d60cb1cf0225817bdd74103938dd">wr_prior</a>                     : 2;  <span class="comment">/**&lt; Transaction priority 0-3 used for writes. */</span>
<a name="l04047"></a>04047     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#af1a08dff7545e0b9a0d4a9bff66c065e">rd_prior</a>                     : 2;  <span class="comment">/**&lt; Transaction priority 0-3 used for reads/ATOMICs */</span>
<a name="l04048"></a>04048     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a3c7b9a16ec1c70ce977e0746c7570187">reserved_6_7</a>                 : 2;
<a name="l04049"></a>04049     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a59c777df3ea863633581cb621e0d1c78">src_id</a>                       : 1;  <span class="comment">/**&lt; Source ID.</span>
<a name="l04050"></a>04050 <span class="comment">                                                         0 = Use primary ID as source ID</span>
<a name="l04051"></a>04051 <span class="comment">                                                         (SRIOMAINT()_PRI_DEV_ID[ID16 or ID8], depending</span>
<a name="l04052"></a>04052 <span class="comment">                                                         on SRIO TT ID (i.e. ID16 below)).</span>
<a name="l04053"></a>04053 <span class="comment">                                                         1 = Use secondary ID as source ID</span>
<a name="l04054"></a>04054 <span class="comment">                                                         (SRIOMAINT()_SEC_DEV_ID[ID16 or ID8], depending</span>
<a name="l04055"></a>04055 <span class="comment">                                                         on SRIO TT ID (i.e. ID16 below)). */</span>
<a name="l04056"></a>04056     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#af6b326c5ec97b5fbd0c52ab4491361c6">id16</a>                         : 1;  <span class="comment">/**&lt; SRIO TT ID 0=8bit, 1=16-bit.</span>
<a name="l04057"></a>04057 <span class="comment">                                                         IAOW_SEL must not be 2 when ID16=1. */</span>
<a name="l04058"></a>04058     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a0f23241784af3ca36b97e8e7b4af71ab">reserved_2_3</a>                 : 2;
<a name="l04059"></a>04059     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a196da2359c4cc24b9b59c0fc67f4c6d0">iaow_sel</a>                     : 2;  <span class="comment">/**&lt; Internal address offset width select.  See SRIO_IAOW_E for details. */</span>
<a name="l04060"></a>04060 <span class="preprocessor">#else</span>
<a name="l04061"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a196da2359c4cc24b9b59c0fc67f4c6d0">04061</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a196da2359c4cc24b9b59c0fc67f4c6d0">iaow_sel</a>                     : 2;
<a name="l04062"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a0f23241784af3ca36b97e8e7b4af71ab">04062</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a0f23241784af3ca36b97e8e7b4af71ab">reserved_2_3</a>                 : 2;
<a name="l04063"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#af6b326c5ec97b5fbd0c52ab4491361c6">04063</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#af6b326c5ec97b5fbd0c52ab4491361c6">id16</a>                         : 1;
<a name="l04064"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a59c777df3ea863633581cb621e0d1c78">04064</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a59c777df3ea863633581cb621e0d1c78">src_id</a>                       : 1;
<a name="l04065"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a3c7b9a16ec1c70ce977e0746c7570187">04065</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a3c7b9a16ec1c70ce977e0746c7570187">reserved_6_7</a>                 : 2;
<a name="l04066"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#af1a08dff7545e0b9a0d4a9bff66c065e">04066</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#af1a08dff7545e0b9a0d4a9bff66c065e">rd_prior</a>                     : 2;
<a name="l04067"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#ad523d60cb1cf0225817bdd74103938dd">04067</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#ad523d60cb1cf0225817bdd74103938dd">wr_prior</a>                     : 2;
<a name="l04068"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a54b286d222cfc044e4598c9e8278ef96">04068</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a54b286d222cfc044e4598c9e8278ef96">rd_op</a>                        : 3;
<a name="l04069"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a5efe6457ea646d3787a528253bdf8a56">04069</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a5efe6457ea646d3787a528253bdf8a56">reserved_15_15</a>               : 1;
<a name="l04070"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a0604c636a36f42435def13d15e515347">04070</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a0604c636a36f42435def13d15e515347">wr_op</a>                        : 3;
<a name="l04071"></a><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a1325a22684f64285b6eab097d9436d5b">04071</a>     uint64_t <a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html#a1325a22684f64285b6eab097d9436d5b">reserved_19_63</a>               : 45;
<a name="l04072"></a>04072 <span class="preprocessor">#endif</span>
<a name="l04073"></a>04073 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__s2m__typex.html#ab25cb3e3e3b81e0c2c827dbc76fce432">s</a>;
<a name="l04074"></a><a class="code" href="unioncvmx__sriox__s2m__typex.html#a4ba440f7428e5390c76d0696ccd6fe98">04074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html">cvmx_sriox_s2m_typex_s</a>         <a class="code" href="unioncvmx__sriox__s2m__typex.html#a4ba440f7428e5390c76d0696ccd6fe98">cn63xx</a>;
<a name="l04075"></a><a class="code" href="unioncvmx__sriox__s2m__typex.html#ae2bd244e5b418bf430e3ebbbb85f8c9c">04075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html">cvmx_sriox_s2m_typex_s</a>         <a class="code" href="unioncvmx__sriox__s2m__typex.html#ae2bd244e5b418bf430e3ebbbb85f8c9c">cn63xxp1</a>;
<a name="l04076"></a><a class="code" href="unioncvmx__sriox__s2m__typex.html#a9188479971cb1af2fb21f860ead6a661">04076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html">cvmx_sriox_s2m_typex_s</a>         <a class="code" href="unioncvmx__sriox__s2m__typex.html#a9188479971cb1af2fb21f860ead6a661">cn66xx</a>;
<a name="l04077"></a><a class="code" href="unioncvmx__sriox__s2m__typex.html#ae0efaeef12b92b9853018e9ae071a232">04077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__s2m__typex_1_1cvmx__sriox__s2m__typex__s.html">cvmx_sriox_s2m_typex_s</a>         <a class="code" href="unioncvmx__sriox__s2m__typex.html#ae0efaeef12b92b9853018e9ae071a232">cnf75xx</a>;
<a name="l04078"></a>04078 };
<a name="l04079"></a><a class="code" href="cvmx-sriox-defs_8h.html#a923f22920e1505bddacd2156bf2d1483">04079</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__s2m__typex.html" title="cvmx_srio::_s2m_type#">cvmx_sriox_s2m_typex</a> <a class="code" href="unioncvmx__sriox__s2m__typex.html" title="cvmx_srio::_s2m_type#">cvmx_sriox_s2m_typex_t</a>;
<a name="l04080"></a>04080 <span class="comment"></span>
<a name="l04081"></a>04081 <span class="comment">/**</span>
<a name="l04082"></a>04082 <span class="comment"> * cvmx_srio#_seq</span>
<a name="l04083"></a>04083 <span class="comment"> *</span>
<a name="l04084"></a>04084 <span class="comment"> * This register contains the current value of the sequence counter.  This counter increments</span>
<a name="l04085"></a>04085 <span class="comment"> * every time a doorbell or the first segment of a message is accepted.</span>
<a name="l04086"></a>04086 <span class="comment"> *</span>
<a name="l04087"></a>04087 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04088"></a>04088 <span class="comment"> */</span>
<a name="l04089"></a><a class="code" href="unioncvmx__sriox__seq.html">04089</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__seq.html" title="cvmx_srio::_seq">cvmx_sriox_seq</a> {
<a name="l04090"></a><a class="code" href="unioncvmx__sriox__seq.html#a0c48e9f613a0f34bfdcd2ce3a5cf798c">04090</a>     uint64_t <a class="code" href="unioncvmx__sriox__seq.html#a0c48e9f613a0f34bfdcd2ce3a5cf798c">u64</a>;
<a name="l04091"></a><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html">04091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html">cvmx_sriox_seq_s</a> {
<a name="l04092"></a>04092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04093"></a>04093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html#ad07bef8c2f66bd1bca42834fb8ecd76f">reserved_32_63</a>               : 32;
<a name="l04094"></a>04094     uint64_t <a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html#a71d3160fa3e5669dc8d1fb4a388ecbd9">seq</a>                          : 32; <span class="comment">/**&lt; 32-bit sequence number. */</span>
<a name="l04095"></a>04095 <span class="preprocessor">#else</span>
<a name="l04096"></a><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html#a71d3160fa3e5669dc8d1fb4a388ecbd9">04096</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html#a71d3160fa3e5669dc8d1fb4a388ecbd9">seq</a>                          : 32;
<a name="l04097"></a><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html#ad07bef8c2f66bd1bca42834fb8ecd76f">04097</a>     uint64_t <a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html#ad07bef8c2f66bd1bca42834fb8ecd76f">reserved_32_63</a>               : 32;
<a name="l04098"></a>04098 <span class="preprocessor">#endif</span>
<a name="l04099"></a>04099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__seq.html#a25f2be95c2535a0595489fdb9cc9f405">s</a>;
<a name="l04100"></a><a class="code" href="unioncvmx__sriox__seq.html#a09fcb7e555cd16429c4589717d66b6e4">04100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html">cvmx_sriox_seq_s</a>               <a class="code" href="unioncvmx__sriox__seq.html#a09fcb7e555cd16429c4589717d66b6e4">cn63xx</a>;
<a name="l04101"></a><a class="code" href="unioncvmx__sriox__seq.html#a2a22e0a688a29f21738f65aafc941eef">04101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html">cvmx_sriox_seq_s</a>               <a class="code" href="unioncvmx__sriox__seq.html#a2a22e0a688a29f21738f65aafc941eef">cn63xxp1</a>;
<a name="l04102"></a><a class="code" href="unioncvmx__sriox__seq.html#ac97b93dbae819515c2138f49f68a9cff">04102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html">cvmx_sriox_seq_s</a>               <a class="code" href="unioncvmx__sriox__seq.html#ac97b93dbae819515c2138f49f68a9cff">cn66xx</a>;
<a name="l04103"></a><a class="code" href="unioncvmx__sriox__seq.html#ac521b033cc058e6ce29da9079f94c17e">04103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__seq_1_1cvmx__sriox__seq__s.html">cvmx_sriox_seq_s</a>               <a class="code" href="unioncvmx__sriox__seq.html#ac521b033cc058e6ce29da9079f94c17e">cnf75xx</a>;
<a name="l04104"></a>04104 };
<a name="l04105"></a><a class="code" href="cvmx-sriox-defs_8h.html#a53eed3688650982434938a223eb0923f">04105</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__seq.html" title="cvmx_srio::_seq">cvmx_sriox_seq</a> <a class="code" href="unioncvmx__sriox__seq.html" title="cvmx_srio::_seq">cvmx_sriox_seq_t</a>;
<a name="l04106"></a>04106 <span class="comment"></span>
<a name="l04107"></a>04107 <span class="comment">/**</span>
<a name="l04108"></a>04108 <span class="comment"> * cvmx_srio#_status_reg</span>
<a name="l04109"></a>04109 <span class="comment"> *</span>
<a name="l04110"></a>04110 <span class="comment"> * The SRIO field displays if the port has been configured for SRIO operation.  This register</span>
<a name="l04111"></a>04111 <span class="comment"> * can be read regardless of whether the SRIO is selected or being reset.  Although some other</span>
<a name="l04112"></a>04112 <span class="comment"> * registers can be accessed while the ACCESS bit is zero (see individual registers for details),</span>
<a name="l04113"></a>04113 <span class="comment"> * the majority of SRIO registers and all the SRIOMAINT registers can be used only when the</span>
<a name="l04114"></a>04114 <span class="comment"> * ACCESS bit is asserted.</span>
<a name="l04115"></a>04115 <span class="comment"> *</span>
<a name="l04116"></a>04116 <span class="comment"> * This register is reset by the coprocessor-clock reset.</span>
<a name="l04117"></a>04117 <span class="comment"> */</span>
<a name="l04118"></a><a class="code" href="unioncvmx__sriox__status__reg.html">04118</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__status__reg.html" title="cvmx_srio::_status_reg">cvmx_sriox_status_reg</a> {
<a name="l04119"></a><a class="code" href="unioncvmx__sriox__status__reg.html#aa59af95fd396a09bd943b0a55a0b0acf">04119</a>     uint64_t <a class="code" href="unioncvmx__sriox__status__reg.html#aa59af95fd396a09bd943b0a55a0b0acf">u64</a>;
<a name="l04120"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html">04120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html">cvmx_sriox_status_reg_s</a> {
<a name="l04121"></a>04121 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04122"></a>04122 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a74258cbf233db41963045024db017501">reserved_9_63</a>                : 55;
<a name="l04123"></a>04123     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a26088115f282ba8231e0b67c64790bd8">host</a>                         : 1;  <span class="comment">/**&lt; SRIO host setting.  This field is initialized on a cold reset based on the</span>
<a name="l04124"></a>04124 <span class="comment">                                                         value of the corresponding SRIOx_SPD pins. If the pins are set to 15 then</span>
<a name="l04125"></a>04125 <span class="comment">                                                         the port is disabled and HOST is set otherwise it is initialized as an endpoint</span>
<a name="l04126"></a>04126 <span class="comment">                                                         (HOST is cleared).  The values in this field are used to determine</span>
<a name="l04127"></a>04127 <span class="comment">                                                         the setting in the SRIOMAINT()_PORT_GEN_CTL[HOST] field.  The value is not</span>
<a name="l04128"></a>04128 <span class="comment">                                                         modified during a warm or soft reset and should be set before SRIO bit is</span>
<a name="l04129"></a>04129 <span class="comment">                                                         enabled.</span>
<a name="l04130"></a>04130 <span class="comment">                                                          0 = SRIO port is endpoint (EP).</span>
<a name="l04131"></a>04131 <span class="comment">                                                          1 = SRIO port is host. */</span>
<a name="l04132"></a>04132     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a32113190d659cf096f5ad1efe678df75">spd</a>                          : 4;  <span class="comment">/**&lt; SRIO speed setting.  This field is initialized on a cold reset based on the</span>
<a name="l04133"></a>04133 <span class="comment">                                                         value of the corresponding SRIOx_SPD pins. The values in this field are</span>
<a name="l04134"></a>04134 <span class="comment">                                                         used to determine the setting in the SRIOMAINT()_PORT_0_CTL2 register and to</span>
<a name="l04135"></a>04135 <span class="comment">                                                         the QLM PLL setting.  The value is not modified during a warm or soft reset</span>
<a name="l04136"></a>04136 <span class="comment">                                                         and should be set before SRIO bit is enabled.</span>
<a name="l04137"></a>04137 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l04138"></a>04138 <span class="comment">                                                          0x0 =   5.0G  100 MHz reference.</span>
<a name="l04139"></a>04139 <span class="comment">                                                          0x1 =   2.5G  100 MHz reference.</span>
<a name="l04140"></a>04140 <span class="comment">                                                          0x2 =   2.5G  100 MHz reference.</span>
<a name="l04141"></a>04141 <span class="comment">                                                          0x3 =  1.25G  100 MHz reference.</span>
<a name="l04142"></a>04142 <span class="comment">                                                          0x4 =  1.25G  156.25 MHz reference.</span>
<a name="l04143"></a>04143 <span class="comment">                                                          0x5 =  6.25G  125 MHz reference. Reserved.</span>
<a name="l04144"></a>04144 <span class="comment">                                                          0x6 =   5.0G  125 MHz reference.</span>
<a name="l04145"></a>04145 <span class="comment">                                                          0x7 =   2.5G  156.25 MHz reference.</span>
<a name="l04146"></a>04146 <span class="comment">                                                          0x8 = 3.125G  125 MHz reference.</span>
<a name="l04147"></a>04147 <span class="comment">                                                          0x9 =   2.5G  125 MHz reference.</span>
<a name="l04148"></a>04148 <span class="comment">                                                          0xA =  1.25G  125 MHz reference.</span>
<a name="l04149"></a>04149 <span class="comment">                                                          0xB =   5.0G  156.25 MHz reference.</span>
<a name="l04150"></a>04150 <span class="comment">                                                          0xC =  6.25G  156.25 MHz reference. Reserved.</span>
<a name="l04151"></a>04151 <span class="comment">                                                          0xD =  3.75G  156.25 MHz reference. Reserved.</span>
<a name="l04152"></a>04152 <span class="comment">                                                          0xE = 3.125G  156.25 MHz reference.</span>
<a name="l04153"></a>04153 <span class="comment">                                                          0xF =         Interface disabled.</span>
<a name="l04154"></a>04154 <span class="comment">                                                         &lt;/pre&gt; */</span>
<a name="l04155"></a>04155     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#aaea6b1f64ce02d931bfd271bc2f67e53">run_type</a>                     : 2;  <span class="comment">/**&lt; SRIO run type.  This field is initialized on a cold reset based on the</span>
<a name="l04156"></a>04156 <span class="comment">                                                         value of the corresponding SRIOx_TYPE pin.  The values in this field are</span>
<a name="l04157"></a>04157 <span class="comment">                                                         used to determine tx/rx type settings in the SRIOMAINT()_LANE_()_STATUS_0</span>
<a name="l04158"></a>04158 <span class="comment">                                                         registers.  The value is not modified during a warm or soft reset and should</span>
<a name="l04159"></a>04159 <span class="comment">                                                         be set before SRIO bit is enabled.</span>
<a name="l04160"></a>04160 <span class="comment">                                                         0x0 = Short run  (SRIO()_TYPE is 0).</span>
<a name="l04161"></a>04161 <span class="comment">                                                         0x1 = Medium run.</span>
<a name="l04162"></a>04162 <span class="comment">                                                         0x2 = Long run   (SRIO()_TYPE is 1). */</span>
<a name="l04163"></a>04163     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#aa2dba44007e3c5cb1ce70fdca400e0d4">access</a>                       : 1;  <span class="comment">/**&lt; SRIO register access.</span>
<a name="l04164"></a>04164 <span class="comment">                                                         0 = Access disabled.</span>
<a name="l04165"></a>04165 <span class="comment">                                                         1 = Access enabled. */</span>
<a name="l04166"></a>04166     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a5139f2ce8ee34082d5d152a698c918dd">srio</a>                         : 1;  <span class="comment">/**&lt; SRIO port enabled.  This bit is initialized on a cold reset based on the</span>
<a name="l04167"></a>04167 <span class="comment">                                                         value of the SRIO()_SPD pins.  If the SPD is all 1&apos;s the interface is disabled.</span>
<a name="l04168"></a>04168 <span class="comment">                                                         The value is not modified during a warm or soft reset.</span>
<a name="l04169"></a>04169 <span class="comment">                                                         0 = All SRIO functions disabled.</span>
<a name="l04170"></a>04170 <span class="comment">                                                         1 = All SRIO operations permitted. */</span>
<a name="l04171"></a>04171 <span class="preprocessor">#else</span>
<a name="l04172"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a5139f2ce8ee34082d5d152a698c918dd">04172</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a5139f2ce8ee34082d5d152a698c918dd">srio</a>                         : 1;
<a name="l04173"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#aa2dba44007e3c5cb1ce70fdca400e0d4">04173</a>     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#aa2dba44007e3c5cb1ce70fdca400e0d4">access</a>                       : 1;
<a name="l04174"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#aaea6b1f64ce02d931bfd271bc2f67e53">04174</a>     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#aaea6b1f64ce02d931bfd271bc2f67e53">run_type</a>                     : 2;
<a name="l04175"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a32113190d659cf096f5ad1efe678df75">04175</a>     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a32113190d659cf096f5ad1efe678df75">spd</a>                          : 4;
<a name="l04176"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a26088115f282ba8231e0b67c64790bd8">04176</a>     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a26088115f282ba8231e0b67c64790bd8">host</a>                         : 1;
<a name="l04177"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a74258cbf233db41963045024db017501">04177</a>     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html#a74258cbf233db41963045024db017501">reserved_9_63</a>                : 55;
<a name="l04178"></a>04178 <span class="preprocessor">#endif</span>
<a name="l04179"></a>04179 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__status__reg.html#ada2f526867dd76dc78d947d791c8376a">s</a>;
<a name="l04180"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html">04180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html">cvmx_sriox_status_reg_cn63xx</a> {
<a name="l04181"></a>04181 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04182"></a>04182 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#adddd720e1e55c5f3eefd765c4f88bdf9">reserved_2_63</a>                : 62;
<a name="l04183"></a>04183     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#a7c98183e2a97353178c06f1c69d6c9ae">access</a>                       : 1;  <span class="comment">/**&lt; SRIO and SRIOMAINT Register Access.</span>
<a name="l04184"></a>04184 <span class="comment">                                                         0 - Register Access Disabled.</span>
<a name="l04185"></a>04185 <span class="comment">                                                         1 - Register Access Enabled. */</span>
<a name="l04186"></a>04186     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#aae87c73827e679db913f82fe28e72ecf">srio</a>                         : 1;  <span class="comment">/**&lt; SRIO Port Enabled.</span>
<a name="l04187"></a>04187 <span class="comment">                                                         0 - All SRIO functions disabled.</span>
<a name="l04188"></a>04188 <span class="comment">                                                         1 - All SRIO Operations permitted. */</span>
<a name="l04189"></a>04189 <span class="preprocessor">#else</span>
<a name="l04190"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#aae87c73827e679db913f82fe28e72ecf">04190</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#aae87c73827e679db913f82fe28e72ecf">srio</a>                         : 1;
<a name="l04191"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#a7c98183e2a97353178c06f1c69d6c9ae">04191</a>     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#a7c98183e2a97353178c06f1c69d6c9ae">access</a>                       : 1;
<a name="l04192"></a><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#adddd720e1e55c5f3eefd765c4f88bdf9">04192</a>     uint64_t <a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html#adddd720e1e55c5f3eefd765c4f88bdf9">reserved_2_63</a>                : 62;
<a name="l04193"></a>04193 <span class="preprocessor">#endif</span>
<a name="l04194"></a>04194 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__status__reg.html#af7bac332d03dfef0803da15f9cacce92">cn63xx</a>;
<a name="l04195"></a><a class="code" href="unioncvmx__sriox__status__reg.html#a42f9197973bd756fcc67909d24a3360e">04195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html">cvmx_sriox_status_reg_cn63xx</a>   <a class="code" href="unioncvmx__sriox__status__reg.html#a42f9197973bd756fcc67909d24a3360e">cn63xxp1</a>;
<a name="l04196"></a><a class="code" href="unioncvmx__sriox__status__reg.html#a3718286f8afd3584dfe1fa436c99f3ab">04196</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__cn63xx.html">cvmx_sriox_status_reg_cn63xx</a>   <a class="code" href="unioncvmx__sriox__status__reg.html#a3718286f8afd3584dfe1fa436c99f3ab">cn66xx</a>;
<a name="l04197"></a><a class="code" href="unioncvmx__sriox__status__reg.html#aa0ca0cb701e1cb3cacdfd53763359ef9">04197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__status__reg_1_1cvmx__sriox__status__reg__s.html">cvmx_sriox_status_reg_s</a>        <a class="code" href="unioncvmx__sriox__status__reg.html#aa0ca0cb701e1cb3cacdfd53763359ef9">cnf75xx</a>;
<a name="l04198"></a>04198 };
<a name="l04199"></a><a class="code" href="cvmx-sriox-defs_8h.html#a839f852835437a24f289c25c71dd8b0b">04199</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__status__reg.html" title="cvmx_srio::_status_reg">cvmx_sriox_status_reg</a> <a class="code" href="unioncvmx__sriox__status__reg.html" title="cvmx_srio::_status_reg">cvmx_sriox_status_reg_t</a>;
<a name="l04200"></a>04200 <span class="comment"></span>
<a name="l04201"></a>04201 <span class="comment">/**</span>
<a name="l04202"></a>04202 <span class="comment"> * cvmx_srio#_tag_ctrl</span>
<a name="l04203"></a>04203 <span class="comment"> *</span>
<a name="l04204"></a>04204 <span class="comment"> * This register is used to show the state of the internal transaction</span>
<a name="l04205"></a>04205 <span class="comment"> * tags and provides a manual reset of the outgoing tags.</span>
<a name="l04206"></a>04206 <span class="comment"> *</span>
<a name="l04207"></a>04207 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04208"></a>04208 <span class="comment"> */</span>
<a name="l04209"></a><a class="code" href="unioncvmx__sriox__tag__ctrl.html">04209</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tag__ctrl.html" title="cvmx_srio::_tag_ctrl">cvmx_sriox_tag_ctrl</a> {
<a name="l04210"></a><a class="code" href="unioncvmx__sriox__tag__ctrl.html#a908b941af9d3795b861d548b7765cb86">04210</a>     uint64_t <a class="code" href="unioncvmx__sriox__tag__ctrl.html#a908b941af9d3795b861d548b7765cb86">u64</a>;
<a name="l04211"></a><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html">04211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html">cvmx_sriox_tag_ctrl_s</a> {
<a name="l04212"></a>04212 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04213"></a>04213 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#aea5d5d068daaca6bccf94ee4b4e5ad33">reserved_17_63</a>               : 47;
<a name="l04214"></a>04214     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a7af35001ce33b1b9a24d2109dd1e4d81">o_clr</a>                        : 1;  <span class="comment">/**&lt; Manual OTAG clear.  This bit manually resets the</span>
<a name="l04215"></a>04215 <span class="comment">                                                         number of OTAGs back to 16 and loses track of any</span>
<a name="l04216"></a>04216 <span class="comment">                                                         outgoing packets.  This function is automatically</span>
<a name="l04217"></a>04217 <span class="comment">                                                         performed when the SRIO MAC is reset but it may be</span>
<a name="l04218"></a>04218 <span class="comment">                                                         necessary after a chip reset while the MAC is in</span>
<a name="l04219"></a>04219 <span class="comment">                                                         operation.  This bit must be set then cleared to</span>
<a name="l04220"></a>04220 <span class="comment">                                                         return to normal operation.  Typically, outgoing</span>
<a name="l04221"></a>04221 <span class="comment">                                                         SRIO packets must be halted 6 seconds prior to</span>
<a name="l04222"></a>04222 <span class="comment">                                                         this bit is set to avoid generating duplicate tags</span>
<a name="l04223"></a>04223 <span class="comment">                                                         and unexpected response errors. */</span>
<a name="l04224"></a>04224     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a04ce269e79be06f79f5c520bbea5b600">reserved_13_15</a>               : 3;
<a name="l04225"></a>04225     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#ada3983791753688d8a6f6320515e099c">otag</a>                         : 5;  <span class="comment">/**&lt; Number of available outbound tags.  Tags are</span>
<a name="l04226"></a>04226 <span class="comment">                                                         required for all outgoing memory and maintenance</span>
<a name="l04227"></a>04227 <span class="comment">                                                         operations that require a response. (Max 16). */</span>
<a name="l04228"></a>04228     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#af69e6ea2f80237457b29099887d23ff7">reserved_5_7</a>                 : 3;
<a name="l04229"></a>04229     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a06bcf215be734b991b74c0f518eb5a58">itag</a>                         : 5;  <span class="comment">/**&lt; Number of available inbound tags.  Tags are</span>
<a name="l04230"></a>04230 <span class="comment">                                                         required for all incoming memory operations that</span>
<a name="l04231"></a>04231 <span class="comment">                                                         require a response. (Max 16). */</span>
<a name="l04232"></a>04232 <span class="preprocessor">#else</span>
<a name="l04233"></a><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a06bcf215be734b991b74c0f518eb5a58">04233</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a06bcf215be734b991b74c0f518eb5a58">itag</a>                         : 5;
<a name="l04234"></a><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#af69e6ea2f80237457b29099887d23ff7">04234</a>     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#af69e6ea2f80237457b29099887d23ff7">reserved_5_7</a>                 : 3;
<a name="l04235"></a><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#ada3983791753688d8a6f6320515e099c">04235</a>     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#ada3983791753688d8a6f6320515e099c">otag</a>                         : 5;
<a name="l04236"></a><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a04ce269e79be06f79f5c520bbea5b600">04236</a>     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a04ce269e79be06f79f5c520bbea5b600">reserved_13_15</a>               : 3;
<a name="l04237"></a><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a7af35001ce33b1b9a24d2109dd1e4d81">04237</a>     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#a7af35001ce33b1b9a24d2109dd1e4d81">o_clr</a>                        : 1;
<a name="l04238"></a><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#aea5d5d068daaca6bccf94ee4b4e5ad33">04238</a>     uint64_t <a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html#aea5d5d068daaca6bccf94ee4b4e5ad33">reserved_17_63</a>               : 47;
<a name="l04239"></a>04239 <span class="preprocessor">#endif</span>
<a name="l04240"></a>04240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tag__ctrl.html#a036401acc35728c1f780854522220442">s</a>;
<a name="l04241"></a><a class="code" href="unioncvmx__sriox__tag__ctrl.html#a44a62e63f01962e116f797e351655bd9">04241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html">cvmx_sriox_tag_ctrl_s</a>          <a class="code" href="unioncvmx__sriox__tag__ctrl.html#a44a62e63f01962e116f797e351655bd9">cn63xx</a>;
<a name="l04242"></a><a class="code" href="unioncvmx__sriox__tag__ctrl.html#a9d35017437c27136cff7f9e0648bb28a">04242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html">cvmx_sriox_tag_ctrl_s</a>          <a class="code" href="unioncvmx__sriox__tag__ctrl.html#a9d35017437c27136cff7f9e0648bb28a">cn63xxp1</a>;
<a name="l04243"></a><a class="code" href="unioncvmx__sriox__tag__ctrl.html#a879bdbd94012e8b7ffc78f6684ab0120">04243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html">cvmx_sriox_tag_ctrl_s</a>          <a class="code" href="unioncvmx__sriox__tag__ctrl.html#a879bdbd94012e8b7ffc78f6684ab0120">cn66xx</a>;
<a name="l04244"></a><a class="code" href="unioncvmx__sriox__tag__ctrl.html#a2c933ab45d5619d7fc55f5087c0647a5">04244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tag__ctrl_1_1cvmx__sriox__tag__ctrl__s.html">cvmx_sriox_tag_ctrl_s</a>          <a class="code" href="unioncvmx__sriox__tag__ctrl.html#a2c933ab45d5619d7fc55f5087c0647a5">cnf75xx</a>;
<a name="l04245"></a>04245 };
<a name="l04246"></a><a class="code" href="cvmx-sriox-defs_8h.html#a6d2a4d5eccfd56e6ca519fb1c280227b">04246</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tag__ctrl.html" title="cvmx_srio::_tag_ctrl">cvmx_sriox_tag_ctrl</a> <a class="code" href="unioncvmx__sriox__tag__ctrl.html" title="cvmx_srio::_tag_ctrl">cvmx_sriox_tag_ctrl_t</a>;
<a name="l04247"></a>04247 <span class="comment"></span>
<a name="l04248"></a>04248 <span class="comment">/**</span>
<a name="l04249"></a>04249 <span class="comment"> * cvmx_srio#_tlp_credits</span>
<a name="l04250"></a>04250 <span class="comment"> *</span>
<a name="l04251"></a>04251 <span class="comment"> * This register is for diagnostic use only.</span>
<a name="l04252"></a>04252 <span class="comment"> *</span>
<a name="l04253"></a>04253 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04254"></a>04254 <span class="comment"> */</span>
<a name="l04255"></a><a class="code" href="unioncvmx__sriox__tlp__credits.html">04255</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tlp__credits.html" title="cvmx_srio::_tlp_credits">cvmx_sriox_tlp_credits</a> {
<a name="l04256"></a><a class="code" href="unioncvmx__sriox__tlp__credits.html#acb6af132169f2b65dedceaf7e7a7de77">04256</a>     uint64_t <a class="code" href="unioncvmx__sriox__tlp__credits.html#acb6af132169f2b65dedceaf7e7a7de77">u64</a>;
<a name="l04257"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html">04257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html">cvmx_sriox_tlp_credits_s</a> {
<a name="l04258"></a>04258 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04259"></a>04259 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#aa77d7709c4dadf1ad29c8256d357f416">reserved_29_63</a>               : 35;
<a name="l04260"></a>04260     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ae54c7280b4c0f8942054fbd31f301372">mbox</a>                         : 5;  <span class="comment">/**&lt; Credits for mailbox data used in X2P.</span>
<a name="l04261"></a>04261 <span class="comment">                                                         Legal values are 0x1 to 0x10. */</span>
<a name="l04262"></a>04262     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ab36c6ce8af9eb45cf319352352dc1ce9">comp</a>                         : 8;  <span class="comment">/**&lt; Credits for read completions used in M2S.</span>
<a name="l04263"></a>04263 <span class="comment">                                                         Default is 64 (0x40) credits per SRIO MAC.  Can be increased to 128 (0x80)</span>
<a name="l04264"></a>04264 <span class="comment">                                                         if only one SRIO MAC is used.  Legal values are 0x22 to 0x80. */</span>
<a name="l04265"></a>04265     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ad188a00c46db4b85ff0e029c04c34f48">reserved_13_15</a>               : 3;
<a name="l04266"></a>04266     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#a36a92c21d1d59f417867763cf8ff95b5">n_post</a>                       : 5;  <span class="comment">/**&lt; Credits for read requests used in M2S.</span>
<a name="l04267"></a>04267 <span class="comment">                                                         Default is 8 credits per SRIO MAC.  Can be increased to 16 (0x10)</span>
<a name="l04268"></a>04268 <span class="comment">                                                         if only one SRIO MAC is used.  Legal values are 0x4 to 0x10. */</span>
<a name="l04269"></a>04269     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ae887d8297893c37249448afb33d518c7">post</a>                         : 8;  <span class="comment">/**&lt; Credits for write request postings used in M2S.</span>
<a name="l04270"></a>04270 <span class="comment">                                                         Default is 64 (0x40) credits per SRIO MAC.  Can be increased to 128 (0x80)</span>
<a name="l04271"></a>04271 <span class="comment">                                                         if only one SRIO MAC is used.  Legal values are 0x22 to 0x80. */</span>
<a name="l04272"></a>04272 <span class="preprocessor">#else</span>
<a name="l04273"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ae887d8297893c37249448afb33d518c7">04273</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ae887d8297893c37249448afb33d518c7">post</a>                         : 8;
<a name="l04274"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#a36a92c21d1d59f417867763cf8ff95b5">04274</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#a36a92c21d1d59f417867763cf8ff95b5">n_post</a>                       : 5;
<a name="l04275"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ad188a00c46db4b85ff0e029c04c34f48">04275</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ad188a00c46db4b85ff0e029c04c34f48">reserved_13_15</a>               : 3;
<a name="l04276"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ab36c6ce8af9eb45cf319352352dc1ce9">04276</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ab36c6ce8af9eb45cf319352352dc1ce9">comp</a>                         : 8;
<a name="l04277"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ae54c7280b4c0f8942054fbd31f301372">04277</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#ae54c7280b4c0f8942054fbd31f301372">mbox</a>                         : 5;
<a name="l04278"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#aa77d7709c4dadf1ad29c8256d357f416">04278</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html#aa77d7709c4dadf1ad29c8256d357f416">reserved_29_63</a>               : 35;
<a name="l04279"></a>04279 <span class="preprocessor">#endif</span>
<a name="l04280"></a>04280 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tlp__credits.html#ad7b13c5ae6fcc85850f47bf0581c2be3">s</a>;
<a name="l04281"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html">04281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html">cvmx_sriox_tlp_credits_cn63xx</a> {
<a name="l04282"></a>04282 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04283"></a>04283 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a65d08309275aed243951dcf41b8f20d5">reserved_28_63</a>               : 36;
<a name="l04284"></a>04284     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a50256f8cf10c4b1e1fa5e4d625742096">mbox</a>                         : 4;  <span class="comment">/**&lt; Credits for Mailbox Data used in M2S.</span>
<a name="l04285"></a>04285 <span class="comment">                                                         Legal values are 0x2 to 0x8. */</span>
<a name="l04286"></a>04286     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#af2ff9e48cb3b6ec24aa2b75fd4086df7">comp</a>                         : 8;  <span class="comment">/**&lt; Credits for Read Completions used in M2S.</span>
<a name="l04287"></a>04287 <span class="comment">                                                         Legal values are 0x22 to 0x80. */</span>
<a name="l04288"></a>04288     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a5566c118c138059eae021618b6379306">reserved_13_15</a>               : 3;
<a name="l04289"></a>04289     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a83e48bdfdb24085184784b87f73e9d87">n_post</a>                       : 5;  <span class="comment">/**&lt; Credits for Read Requests used in M2S.</span>
<a name="l04290"></a>04290 <span class="comment">                                                         Legal values are 0x4 to 0x10. */</span>
<a name="l04291"></a>04291     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a9fbf685003fe62afcbbce6e486c77802">post</a>                         : 8;  <span class="comment">/**&lt; Credits for Write Request Postings used in M2S.</span>
<a name="l04292"></a>04292 <span class="comment">                                                         Legal values are 0x22 to 0x80. */</span>
<a name="l04293"></a>04293 <span class="preprocessor">#else</span>
<a name="l04294"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a9fbf685003fe62afcbbce6e486c77802">04294</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a9fbf685003fe62afcbbce6e486c77802">post</a>                         : 8;
<a name="l04295"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a83e48bdfdb24085184784b87f73e9d87">04295</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a83e48bdfdb24085184784b87f73e9d87">n_post</a>                       : 5;
<a name="l04296"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a5566c118c138059eae021618b6379306">04296</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a5566c118c138059eae021618b6379306">reserved_13_15</a>               : 3;
<a name="l04297"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#af2ff9e48cb3b6ec24aa2b75fd4086df7">04297</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#af2ff9e48cb3b6ec24aa2b75fd4086df7">comp</a>                         : 8;
<a name="l04298"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a50256f8cf10c4b1e1fa5e4d625742096">04298</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a50256f8cf10c4b1e1fa5e4d625742096">mbox</a>                         : 4;
<a name="l04299"></a><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a65d08309275aed243951dcf41b8f20d5">04299</a>     uint64_t <a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html#a65d08309275aed243951dcf41b8f20d5">reserved_28_63</a>               : 36;
<a name="l04300"></a>04300 <span class="preprocessor">#endif</span>
<a name="l04301"></a>04301 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tlp__credits.html#a635de7207180270ace0ac59c1405ed34">cn63xx</a>;
<a name="l04302"></a><a class="code" href="unioncvmx__sriox__tlp__credits.html#a77818fb4979f3446b11877b42f60890c">04302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html">cvmx_sriox_tlp_credits_cn63xx</a>  <a class="code" href="unioncvmx__sriox__tlp__credits.html#a77818fb4979f3446b11877b42f60890c">cn63xxp1</a>;
<a name="l04303"></a><a class="code" href="unioncvmx__sriox__tlp__credits.html#a006a41936a16d93967436ab6f5422b5e">04303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__cn63xx.html">cvmx_sriox_tlp_credits_cn63xx</a>  <a class="code" href="unioncvmx__sriox__tlp__credits.html#a006a41936a16d93967436ab6f5422b5e">cn66xx</a>;
<a name="l04304"></a><a class="code" href="unioncvmx__sriox__tlp__credits.html#a3ddf53f72bb9041f1991f33356eb2433">04304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tlp__credits_1_1cvmx__sriox__tlp__credits__s.html">cvmx_sriox_tlp_credits_s</a>       <a class="code" href="unioncvmx__sriox__tlp__credits.html#a3ddf53f72bb9041f1991f33356eb2433">cnf75xx</a>;
<a name="l04305"></a>04305 };
<a name="l04306"></a><a class="code" href="cvmx-sriox-defs_8h.html#a7dabb01e897dab767e7758118e6288bb">04306</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tlp__credits.html" title="cvmx_srio::_tlp_credits">cvmx_sriox_tlp_credits</a> <a class="code" href="unioncvmx__sriox__tlp__credits.html" title="cvmx_srio::_tlp_credits">cvmx_sriox_tlp_credits_t</a>;
<a name="l04307"></a>04307 <span class="comment"></span>
<a name="l04308"></a>04308 <span class="comment">/**</span>
<a name="l04309"></a>04309 <span class="comment"> * cvmx_srio#_tx_bell</span>
<a name="l04310"></a>04310 <span class="comment"> *</span>
<a name="l04311"></a>04311 <span class="comment"> * This register specifies SRIO information, device ID, transaction type and</span>
<a name="l04312"></a>04312 <span class="comment"> * priority of the outgoing doorbell transaction.  Writes to this register</span>
<a name="l04313"></a>04313 <span class="comment"> * cause the doorbell to be issued using these bits.  The write also causes the</span>
<a name="l04314"></a>04314 <span class="comment"> * PENDING bit to be set. The hardware automatically clears bit when the</span>
<a name="l04315"></a>04315 <span class="comment"> * doorbell operation has been acknowledged.  A write to this register while</span>
<a name="l04316"></a>04316 <span class="comment"> * the PENDING bit is set should be avoided as it will stall the RSL until</span>
<a name="l04317"></a>04317 <span class="comment"> * the first doorbell has completed.</span>
<a name="l04318"></a>04318 <span class="comment"> *</span>
<a name="l04319"></a>04319 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04320"></a>04320 <span class="comment"> */</span>
<a name="l04321"></a><a class="code" href="unioncvmx__sriox__tx__bell.html">04321</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__bell.html" title="cvmx_srio::_tx_bell">cvmx_sriox_tx_bell</a> {
<a name="l04322"></a><a class="code" href="unioncvmx__sriox__tx__bell.html#a225529992b4d28b871c4823bfc84fa47">04322</a>     uint64_t <a class="code" href="unioncvmx__sriox__tx__bell.html#a225529992b4d28b871c4823bfc84fa47">u64</a>;
<a name="l04323"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html">04323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html">cvmx_sriox_tx_bell_s</a> {
<a name="l04324"></a>04324 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04325"></a>04325 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a30c5e07f418a51bcb6e2c0c9924feedc">reserved_48_63</a>               : 16;
<a name="l04326"></a>04326     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#abcf6b06ad42611cf5bf545d7747675c6">data</a>                         : 16; <span class="comment">/**&lt; Information field for next doorbell operation */</span>
<a name="l04327"></a>04327     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a8244446760faf8e5511c257945a4c57c">dest_id</a>                      : 16; <span class="comment">/**&lt; Doorbell destination device ID[15:0]. */</span>
<a name="l04328"></a>04328     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a68ae1390aa8a5ada329664ac8f0ca996">reserved_9_15</a>                : 7;
<a name="l04329"></a>04329     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#ab7931da2f2d88d7995e7bf07e7fb2a04">pending</a>                      : 1;  <span class="comment">/**&lt; Doorbell transmit in progress. */</span>
<a name="l04330"></a>04330     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#ae68f3c6bb829ebf64acc041eff68a5f2">reserved_5_7</a>                 : 3;
<a name="l04331"></a>04331     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a31465dca9f62902f11b3e298c0f862b3">src_id</a>                       : 1;  <span class="comment">/**&lt; Source device ID. 0=primary, 1=secondary. */</span>
<a name="l04332"></a>04332     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a387c730642777f0ad89d64bba26662e8">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction type: 0=use ID[7:0], 1=use ID[15:0]. */</span>
<a name="l04333"></a>04333     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a612858295c7aa52320a1a858aef9ecf1">reserved_0_2</a>                 : 3;
<a name="l04334"></a>04334 <span class="preprocessor">#else</span>
<a name="l04335"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a612858295c7aa52320a1a858aef9ecf1">04335</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a612858295c7aa52320a1a858aef9ecf1">reserved_0_2</a>                 : 3;
<a name="l04336"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a387c730642777f0ad89d64bba26662e8">04336</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a387c730642777f0ad89d64bba26662e8">id16</a>                         : 1;
<a name="l04337"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a31465dca9f62902f11b3e298c0f862b3">04337</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a31465dca9f62902f11b3e298c0f862b3">src_id</a>                       : 1;
<a name="l04338"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#ae68f3c6bb829ebf64acc041eff68a5f2">04338</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#ae68f3c6bb829ebf64acc041eff68a5f2">reserved_5_7</a>                 : 3;
<a name="l04339"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#ab7931da2f2d88d7995e7bf07e7fb2a04">04339</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#ab7931da2f2d88d7995e7bf07e7fb2a04">pending</a>                      : 1;
<a name="l04340"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a68ae1390aa8a5ada329664ac8f0ca996">04340</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a68ae1390aa8a5ada329664ac8f0ca996">reserved_9_15</a>                : 7;
<a name="l04341"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a8244446760faf8e5511c257945a4c57c">04341</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a8244446760faf8e5511c257945a4c57c">dest_id</a>                      : 16;
<a name="l04342"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#abcf6b06ad42611cf5bf545d7747675c6">04342</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#abcf6b06ad42611cf5bf545d7747675c6">data</a>                         : 16;
<a name="l04343"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a30c5e07f418a51bcb6e2c0c9924feedc">04343</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__s.html#a30c5e07f418a51bcb6e2c0c9924feedc">reserved_48_63</a>               : 16;
<a name="l04344"></a>04344 <span class="preprocessor">#endif</span>
<a name="l04345"></a>04345 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__bell.html#a56c990cc2cfa528eec658b885231ea70">s</a>;
<a name="l04346"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html">04346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html">cvmx_sriox_tx_bell_cn63xx</a> {
<a name="l04347"></a>04347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04348"></a>04348 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a09d08204f3b78851cca4d0e9d5f260f3">reserved_48_63</a>               : 16;
<a name="l04349"></a>04349     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a16eae95a6c8d778567bb9699b803abe5">data</a>                         : 16; <span class="comment">/**&lt; Information field for next doorbell operation */</span>
<a name="l04350"></a>04350     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a81845978b0f4c91d7beeb7596f42abf1">dest_id</a>                      : 16; <span class="comment">/**&lt; Doorbell Destination Device ID[15:0] */</span>
<a name="l04351"></a>04351     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#af6afd5b00601cc3bece9991185c01075">reserved_9_15</a>                : 7;
<a name="l04352"></a>04352     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#af8aaeecfd2935d89e6899665c6235038">pending</a>                      : 1;  <span class="comment">/**&lt; Doorbell Transmit in Progress */</span>
<a name="l04353"></a>04353     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a8c8698b9bc955282001b1c027a5d6549">reserved_5_7</a>                 : 3;
<a name="l04354"></a>04354     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a8a592560fbbd7f2734108f35ef367544">src_id</a>                       : 1;  <span class="comment">/**&lt; Source Device ID 0=Primary, 1=Secondary */</span>
<a name="l04355"></a>04355     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a71dd6bd5260258812aa49eec57798317">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction Type, 0=use ID[7:0], 1=use ID[15:0] */</span>
<a name="l04356"></a>04356     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a4ad9c9948300402b45acb2daf6e822e4">reserved_2_2</a>                 : 1;
<a name="l04357"></a>04357     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a3cc6c20a605cb5ce12c3021ad3187277">priority</a>                     : 2;  <span class="comment">/**&lt; Doorbell Priority */</span>
<a name="l04358"></a>04358 <span class="preprocessor">#else</span>
<a name="l04359"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a3cc6c20a605cb5ce12c3021ad3187277">04359</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a3cc6c20a605cb5ce12c3021ad3187277">priority</a>                     : 2;
<a name="l04360"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a4ad9c9948300402b45acb2daf6e822e4">04360</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a4ad9c9948300402b45acb2daf6e822e4">reserved_2_2</a>                 : 1;
<a name="l04361"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a71dd6bd5260258812aa49eec57798317">04361</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a71dd6bd5260258812aa49eec57798317">id16</a>                         : 1;
<a name="l04362"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a8a592560fbbd7f2734108f35ef367544">04362</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a8a592560fbbd7f2734108f35ef367544">src_id</a>                       : 1;
<a name="l04363"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a8c8698b9bc955282001b1c027a5d6549">04363</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a8c8698b9bc955282001b1c027a5d6549">reserved_5_7</a>                 : 3;
<a name="l04364"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#af8aaeecfd2935d89e6899665c6235038">04364</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#af8aaeecfd2935d89e6899665c6235038">pending</a>                      : 1;
<a name="l04365"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#af6afd5b00601cc3bece9991185c01075">04365</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#af6afd5b00601cc3bece9991185c01075">reserved_9_15</a>                : 7;
<a name="l04366"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a81845978b0f4c91d7beeb7596f42abf1">04366</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a81845978b0f4c91d7beeb7596f42abf1">dest_id</a>                      : 16;
<a name="l04367"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a16eae95a6c8d778567bb9699b803abe5">04367</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a16eae95a6c8d778567bb9699b803abe5">data</a>                         : 16;
<a name="l04368"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a09d08204f3b78851cca4d0e9d5f260f3">04368</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html#a09d08204f3b78851cca4d0e9d5f260f3">reserved_48_63</a>               : 16;
<a name="l04369"></a>04369 <span class="preprocessor">#endif</span>
<a name="l04370"></a>04370 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__bell.html#acd65bc46329d57dfcaa69eadc510f278">cn63xx</a>;
<a name="l04371"></a><a class="code" href="unioncvmx__sriox__tx__bell.html#ae7dde910c9885920894cd82749b0f704">04371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html">cvmx_sriox_tx_bell_cn63xx</a>      <a class="code" href="unioncvmx__sriox__tx__bell.html#ae7dde910c9885920894cd82749b0f704">cn63xxp1</a>;
<a name="l04372"></a><a class="code" href="unioncvmx__sriox__tx__bell.html#acd96c2b71ebd582a170c86383c19323f">04372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cn63xx.html">cvmx_sriox_tx_bell_cn63xx</a>      <a class="code" href="unioncvmx__sriox__tx__bell.html#acd96c2b71ebd582a170c86383c19323f">cn66xx</a>;
<a name="l04373"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html">04373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html">cvmx_sriox_tx_bell_cnf75xx</a> {
<a name="l04374"></a>04374 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04375"></a>04375 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#aeb9e5a888f6208537187991a56d42568">reserved_48_63</a>               : 16;
<a name="l04376"></a>04376     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a84c721e1a5161811529425b17c36e0ed">data</a>                         : 16; <span class="comment">/**&lt; Information field for next doorbell operation */</span>
<a name="l04377"></a>04377     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a275d77111463e4cdaf4f53ed86fcb430">dest_id</a>                      : 16; <span class="comment">/**&lt; Doorbell destination device ID[15:0]. */</span>
<a name="l04378"></a>04378     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#aa3527d36484dac584471c90580ffc957">reserved_9_15</a>                : 7;
<a name="l04379"></a>04379     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a38faeb081ff5b08e659c77ae0b960ba7">pending</a>                      : 1;  <span class="comment">/**&lt; Doorbell transmit in progress. */</span>
<a name="l04380"></a>04380     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a2b3fd702ad304f82553541ed81497727">reserved_5_7</a>                 : 3;
<a name="l04381"></a>04381     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a8e7aaf96d3f47b085bf1d04558014fc9">src_id</a>                       : 1;  <span class="comment">/**&lt; Source device ID. 0=primary, 1=secondary. */</span>
<a name="l04382"></a>04382     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a883cf5bcbd40f58d202b730714b699de">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction type: 0=use ID[7:0], 1=use ID[15:0]. */</span>
<a name="l04383"></a>04383     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a6d49916bcfca98f59248729dc7c71a7b">reserved_2_2</a>                 : 1;
<a name="l04384"></a>04384     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a8a6dd59729c62af679de99ed24869c06">prior</a>                        : 2;  <span class="comment">/**&lt; Doorbell priority. */</span>
<a name="l04385"></a>04385 <span class="preprocessor">#else</span>
<a name="l04386"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a8a6dd59729c62af679de99ed24869c06">04386</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a8a6dd59729c62af679de99ed24869c06">prior</a>                        : 2;
<a name="l04387"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a6d49916bcfca98f59248729dc7c71a7b">04387</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a6d49916bcfca98f59248729dc7c71a7b">reserved_2_2</a>                 : 1;
<a name="l04388"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a883cf5bcbd40f58d202b730714b699de">04388</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a883cf5bcbd40f58d202b730714b699de">id16</a>                         : 1;
<a name="l04389"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a8e7aaf96d3f47b085bf1d04558014fc9">04389</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a8e7aaf96d3f47b085bf1d04558014fc9">src_id</a>                       : 1;
<a name="l04390"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a2b3fd702ad304f82553541ed81497727">04390</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a2b3fd702ad304f82553541ed81497727">reserved_5_7</a>                 : 3;
<a name="l04391"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a38faeb081ff5b08e659c77ae0b960ba7">04391</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a38faeb081ff5b08e659c77ae0b960ba7">pending</a>                      : 1;
<a name="l04392"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#aa3527d36484dac584471c90580ffc957">04392</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#aa3527d36484dac584471c90580ffc957">reserved_9_15</a>                : 7;
<a name="l04393"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a275d77111463e4cdaf4f53ed86fcb430">04393</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a275d77111463e4cdaf4f53ed86fcb430">dest_id</a>                      : 16;
<a name="l04394"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a84c721e1a5161811529425b17c36e0ed">04394</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#a84c721e1a5161811529425b17c36e0ed">data</a>                         : 16;
<a name="l04395"></a><a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#aeb9e5a888f6208537187991a56d42568">04395</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell_1_1cvmx__sriox__tx__bell__cnf75xx.html#aeb9e5a888f6208537187991a56d42568">reserved_48_63</a>               : 16;
<a name="l04396"></a>04396 <span class="preprocessor">#endif</span>
<a name="l04397"></a>04397 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__bell.html#a590495c49916d5059c05dc5677e65cc7">cnf75xx</a>;
<a name="l04398"></a>04398 };
<a name="l04399"></a><a class="code" href="cvmx-sriox-defs_8h.html#a3fbb79d18ef5c8f5a69cc863d54ee74f">04399</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__bell.html" title="cvmx_srio::_tx_bell">cvmx_sriox_tx_bell</a> <a class="code" href="unioncvmx__sriox__tx__bell.html" title="cvmx_srio::_tx_bell">cvmx_sriox_tx_bell_t</a>;
<a name="l04400"></a>04400 <span class="comment"></span>
<a name="l04401"></a>04401 <span class="comment">/**</span>
<a name="l04402"></a>04402 <span class="comment"> * cvmx_srio#_tx_bell_info</span>
<a name="l04403"></a>04403 <span class="comment"> *</span>
<a name="l04404"></a>04404 <span class="comment"> * This register is only updated if the BELL_ERR bit is clear in SRIO()_INT_REG.</span>
<a name="l04405"></a>04405 <span class="comment"> * This register displays SRIO information, device ID, transaction type and</span>
<a name="l04406"></a>04406 <span class="comment"> * priority of the doorbell transaction that generated the BELL_ERR interrupt.</span>
<a name="l04407"></a>04407 <span class="comment"> * The register includes either a RETRY, ERROR or TIMEOUT Status.</span>
<a name="l04408"></a>04408 <span class="comment"> *</span>
<a name="l04409"></a>04409 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04410"></a>04410 <span class="comment"> */</span>
<a name="l04411"></a><a class="code" href="unioncvmx__sriox__tx__bell__info.html">04411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__bell__info.html" title="cvmx_srio::_tx_bell_info">cvmx_sriox_tx_bell_info</a> {
<a name="l04412"></a><a class="code" href="unioncvmx__sriox__tx__bell__info.html#a184f4a28db3b1c96d011d3c297573f49">04412</a>     uint64_t <a class="code" href="unioncvmx__sriox__tx__bell__info.html#a184f4a28db3b1c96d011d3c297573f49">u64</a>;
<a name="l04413"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html">04413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html">cvmx_sriox_tx_bell_info_s</a> {
<a name="l04414"></a>04414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04415"></a>04415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#acb6a0229be71ce3dfbe2af5c24e4d76f">reserved_48_63</a>               : 16;
<a name="l04416"></a>04416     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a12dd2498e0f31514bba069c4664d2b21">data</a>                         : 16; <span class="comment">/**&lt; Information field from last doorbell operation. */</span>
<a name="l04417"></a>04417     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a11129638864bee12807458545fb9f0a4">dest_id</a>                      : 16; <span class="comment">/**&lt; Doorbell destination device ID[15:0]. */</span>
<a name="l04418"></a>04418     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a6e665c3bbc867257e2ed53eacf259109">reserved_8_15</a>                : 8;
<a name="l04419"></a>04419     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#abb2704c7452f3cf11afaa98dfea0a2b4">timeout</a>                      : 1;  <span class="comment">/**&lt; Transmit doorbell failed with timeout. */</span>
<a name="l04420"></a>04420     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a4cf8bf13ea19997526e299a7af2b9f11">error</a>                        : 1;  <span class="comment">/**&lt; Transmit doorbell destination returned error. */</span>
<a name="l04421"></a>04421     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a8dfbb8f0e4b360ff2c6a954a60b32ca0">retry</a>                        : 1;  <span class="comment">/**&lt; Transmit doorbell requests a retransmission. */</span>
<a name="l04422"></a>04422     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#ae990a6b666f44d7eac80109aa9cea5e3">src_id</a>                       : 1;  <span class="comment">/**&lt; Source device ID. 0=primary, 1=secondary. */</span>
<a name="l04423"></a>04423     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a31805438c487db6a943be8cd4524b77d">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction type: 0=use ID[7:0], 1=use ID[15:0]. */</span>
<a name="l04424"></a>04424     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#ab09695a730fdba7ae7907b9e2c9584d3">reserved_0_2</a>                 : 3;
<a name="l04425"></a>04425 <span class="preprocessor">#else</span>
<a name="l04426"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#ab09695a730fdba7ae7907b9e2c9584d3">04426</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#ab09695a730fdba7ae7907b9e2c9584d3">reserved_0_2</a>                 : 3;
<a name="l04427"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a31805438c487db6a943be8cd4524b77d">04427</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a31805438c487db6a943be8cd4524b77d">id16</a>                         : 1;
<a name="l04428"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#ae990a6b666f44d7eac80109aa9cea5e3">04428</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#ae990a6b666f44d7eac80109aa9cea5e3">src_id</a>                       : 1;
<a name="l04429"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a8dfbb8f0e4b360ff2c6a954a60b32ca0">04429</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a8dfbb8f0e4b360ff2c6a954a60b32ca0">retry</a>                        : 1;
<a name="l04430"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a4cf8bf13ea19997526e299a7af2b9f11">04430</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a4cf8bf13ea19997526e299a7af2b9f11">error</a>                        : 1;
<a name="l04431"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#abb2704c7452f3cf11afaa98dfea0a2b4">04431</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#abb2704c7452f3cf11afaa98dfea0a2b4">timeout</a>                      : 1;
<a name="l04432"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a6e665c3bbc867257e2ed53eacf259109">04432</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a6e665c3bbc867257e2ed53eacf259109">reserved_8_15</a>                : 8;
<a name="l04433"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a11129638864bee12807458545fb9f0a4">04433</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a11129638864bee12807458545fb9f0a4">dest_id</a>                      : 16;
<a name="l04434"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a12dd2498e0f31514bba069c4664d2b21">04434</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#a12dd2498e0f31514bba069c4664d2b21">data</a>                         : 16;
<a name="l04435"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#acb6a0229be71ce3dfbe2af5c24e4d76f">04435</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__s.html#acb6a0229be71ce3dfbe2af5c24e4d76f">reserved_48_63</a>               : 16;
<a name="l04436"></a>04436 <span class="preprocessor">#endif</span>
<a name="l04437"></a>04437 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__bell__info.html#a0dac48445be4e999e975372ee927f593">s</a>;
<a name="l04438"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html">04438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html">cvmx_sriox_tx_bell_info_cn63xx</a> {
<a name="l04439"></a>04439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04440"></a>04440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#adfe4924a819469ba080aea4966f289cc">reserved_48_63</a>               : 16;
<a name="l04441"></a>04441     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a459604914a7a35946fa9e5dab3c66c88">data</a>                         : 16; <span class="comment">/**&lt; Information field from last doorbell operation */</span>
<a name="l04442"></a>04442     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#aeec7b96125f0798ced29cd365bdfddbb">dest_id</a>                      : 16; <span class="comment">/**&lt; Doorbell Destination Device ID[15:0] */</span>
<a name="l04443"></a>04443     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a2837ee424e09485dc06ffd3ac4c33388">reserved_8_15</a>                : 8;
<a name="l04444"></a>04444     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a3df12d8f3a0a3ceb4b3b715ab2b9bc74">timeout</a>                      : 1;  <span class="comment">/**&lt; Transmit Doorbell Failed with Timeout. */</span>
<a name="l04445"></a>04445     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a25ac0450e86ad0a377db6804044019b9">error</a>                        : 1;  <span class="comment">/**&lt; Transmit Doorbell Destination returned Error. */</span>
<a name="l04446"></a>04446     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a892dc445f6ea4d07ed04045319fdf1b9">retry</a>                        : 1;  <span class="comment">/**&lt; Transmit Doorbell Requests a retransmission. */</span>
<a name="l04447"></a>04447     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#af681956c99f7611a8198b065b7e6cc22">src_id</a>                       : 1;  <span class="comment">/**&lt; Source Device ID 0=Primary, 1=Secondary */</span>
<a name="l04448"></a>04448     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a3b51fb37447004ffbb4650069272e120">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction Type, 0=use ID[7:0], 1=use ID[15:0] */</span>
<a name="l04449"></a>04449     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a14cffdc99fede9edd78b646040144b67">reserved_2_2</a>                 : 1;
<a name="l04450"></a>04450     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a6a3874a8ed7f8881d8295b1a47d07c90">priority</a>                     : 2;  <span class="comment">/**&lt; Doorbell Priority */</span>
<a name="l04451"></a>04451 <span class="preprocessor">#else</span>
<a name="l04452"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a6a3874a8ed7f8881d8295b1a47d07c90">04452</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a6a3874a8ed7f8881d8295b1a47d07c90">priority</a>                     : 2;
<a name="l04453"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a14cffdc99fede9edd78b646040144b67">04453</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a14cffdc99fede9edd78b646040144b67">reserved_2_2</a>                 : 1;
<a name="l04454"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a3b51fb37447004ffbb4650069272e120">04454</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a3b51fb37447004ffbb4650069272e120">id16</a>                         : 1;
<a name="l04455"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#af681956c99f7611a8198b065b7e6cc22">04455</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#af681956c99f7611a8198b065b7e6cc22">src_id</a>                       : 1;
<a name="l04456"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a892dc445f6ea4d07ed04045319fdf1b9">04456</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a892dc445f6ea4d07ed04045319fdf1b9">retry</a>                        : 1;
<a name="l04457"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a25ac0450e86ad0a377db6804044019b9">04457</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a25ac0450e86ad0a377db6804044019b9">error</a>                        : 1;
<a name="l04458"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a3df12d8f3a0a3ceb4b3b715ab2b9bc74">04458</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a3df12d8f3a0a3ceb4b3b715ab2b9bc74">timeout</a>                      : 1;
<a name="l04459"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a2837ee424e09485dc06ffd3ac4c33388">04459</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a2837ee424e09485dc06ffd3ac4c33388">reserved_8_15</a>                : 8;
<a name="l04460"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#aeec7b96125f0798ced29cd365bdfddbb">04460</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#aeec7b96125f0798ced29cd365bdfddbb">dest_id</a>                      : 16;
<a name="l04461"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a459604914a7a35946fa9e5dab3c66c88">04461</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#a459604914a7a35946fa9e5dab3c66c88">data</a>                         : 16;
<a name="l04462"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#adfe4924a819469ba080aea4966f289cc">04462</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html#adfe4924a819469ba080aea4966f289cc">reserved_48_63</a>               : 16;
<a name="l04463"></a>04463 <span class="preprocessor">#endif</span>
<a name="l04464"></a>04464 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__bell__info.html#aa708c4d06001fba60f63085bacc59746">cn63xx</a>;
<a name="l04465"></a><a class="code" href="unioncvmx__sriox__tx__bell__info.html#a4a607e1f4819e2d311884d0c9b9c51dd">04465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html">cvmx_sriox_tx_bell_info_cn63xx</a> <a class="code" href="unioncvmx__sriox__tx__bell__info.html#a4a607e1f4819e2d311884d0c9b9c51dd">cn63xxp1</a>;
<a name="l04466"></a><a class="code" href="unioncvmx__sriox__tx__bell__info.html#a48a7816f277fe91b2cb3db560ab3ccc3">04466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cn63xx.html">cvmx_sriox_tx_bell_info_cn63xx</a> <a class="code" href="unioncvmx__sriox__tx__bell__info.html#a48a7816f277fe91b2cb3db560ab3ccc3">cn66xx</a>;
<a name="l04467"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html">04467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html">cvmx_sriox_tx_bell_info_cnf75xx</a> {
<a name="l04468"></a>04468 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04469"></a>04469 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#ac318ef7937b25936c52336aaa8c6b035">reserved_48_63</a>               : 16;
<a name="l04470"></a>04470     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a3dc79b110bf40e7a534febe31233248d">data</a>                         : 16; <span class="comment">/**&lt; Information field from last doorbell operation. */</span>
<a name="l04471"></a>04471     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a4aa17332d07725f451e7cc1fa97ff18b">dest_id</a>                      : 16; <span class="comment">/**&lt; Doorbell destination device ID[15:0]. */</span>
<a name="l04472"></a>04472     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a08ceb762c42de4ee80689150150a23fd">reserved_8_15</a>                : 8;
<a name="l04473"></a>04473     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#ae59245bac4637b7f1f914444e4a7f1ca">timeout</a>                      : 1;  <span class="comment">/**&lt; Transmit doorbell failed with timeout. */</span>
<a name="l04474"></a>04474     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#aec9927bb5f23f7d14a5395e9561b1134">error</a>                        : 1;  <span class="comment">/**&lt; Transmit doorbell destination returned error. */</span>
<a name="l04475"></a>04475     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#aa8022b5b096f867407c365bd18e72753">retry</a>                        : 1;  <span class="comment">/**&lt; Transmit doorbell requests a retransmission. */</span>
<a name="l04476"></a>04476     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a5ddfc21b4f3b48ef7965ec46118a8929">src_id</a>                       : 1;  <span class="comment">/**&lt; Source device ID. 0=primary, 1=secondary. */</span>
<a name="l04477"></a>04477     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#adad44f254ead0a0c8e7a2b1e6eaf033f">id16</a>                         : 1;  <span class="comment">/**&lt; Transaction type: 0=use ID[7:0], 1=use ID[15:0]. */</span>
<a name="l04478"></a>04478     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a2ee5ca30406c0292ed731c8310ffb6cb">reserved_2_2</a>                 : 1;
<a name="l04479"></a>04479     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#adf30f0e53c94403ea6bcf2ad8a40abcc">prior</a>                        : 2;  <span class="comment">/**&lt; Doorbell priority. */</span>
<a name="l04480"></a>04480 <span class="preprocessor">#else</span>
<a name="l04481"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#adf30f0e53c94403ea6bcf2ad8a40abcc">04481</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#adf30f0e53c94403ea6bcf2ad8a40abcc">prior</a>                        : 2;
<a name="l04482"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a2ee5ca30406c0292ed731c8310ffb6cb">04482</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a2ee5ca30406c0292ed731c8310ffb6cb">reserved_2_2</a>                 : 1;
<a name="l04483"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#adad44f254ead0a0c8e7a2b1e6eaf033f">04483</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#adad44f254ead0a0c8e7a2b1e6eaf033f">id16</a>                         : 1;
<a name="l04484"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a5ddfc21b4f3b48ef7965ec46118a8929">04484</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a5ddfc21b4f3b48ef7965ec46118a8929">src_id</a>                       : 1;
<a name="l04485"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#aa8022b5b096f867407c365bd18e72753">04485</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#aa8022b5b096f867407c365bd18e72753">retry</a>                        : 1;
<a name="l04486"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#aec9927bb5f23f7d14a5395e9561b1134">04486</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#aec9927bb5f23f7d14a5395e9561b1134">error</a>                        : 1;
<a name="l04487"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#ae59245bac4637b7f1f914444e4a7f1ca">04487</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#ae59245bac4637b7f1f914444e4a7f1ca">timeout</a>                      : 1;
<a name="l04488"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a08ceb762c42de4ee80689150150a23fd">04488</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a08ceb762c42de4ee80689150150a23fd">reserved_8_15</a>                : 8;
<a name="l04489"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a4aa17332d07725f451e7cc1fa97ff18b">04489</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a4aa17332d07725f451e7cc1fa97ff18b">dest_id</a>                      : 16;
<a name="l04490"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a3dc79b110bf40e7a534febe31233248d">04490</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#a3dc79b110bf40e7a534febe31233248d">data</a>                         : 16;
<a name="l04491"></a><a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#ac318ef7937b25936c52336aaa8c6b035">04491</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__bell__info_1_1cvmx__sriox__tx__bell__info__cnf75xx.html#ac318ef7937b25936c52336aaa8c6b035">reserved_48_63</a>               : 16;
<a name="l04492"></a>04492 <span class="preprocessor">#endif</span>
<a name="l04493"></a>04493 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__bell__info.html#a00be38dc3863af603182d5a905dc5bc4">cnf75xx</a>;
<a name="l04494"></a>04494 };
<a name="l04495"></a><a class="code" href="cvmx-sriox-defs_8h.html#ac25dc88cf75a8d3708bbb27690e5c928">04495</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__bell__info.html" title="cvmx_srio::_tx_bell_info">cvmx_sriox_tx_bell_info</a> <a class="code" href="unioncvmx__sriox__tx__bell__info.html" title="cvmx_srio::_tx_bell_info">cvmx_sriox_tx_bell_info_t</a>;
<a name="l04496"></a>04496 <span class="comment"></span>
<a name="l04497"></a>04497 <span class="comment">/**</span>
<a name="l04498"></a>04498 <span class="comment"> * cvmx_srio#_tx_ctrl</span>
<a name="l04499"></a>04499 <span class="comment"> *</span>
<a name="l04500"></a>04500 <span class="comment"> * This register is used to control SRIO outgoing packet allocation.</span>
<a name="l04501"></a>04501 <span class="comment"> * TAG_TH[2:0] set the thresholds to allow priority traffic requiring</span>
<a name="l04502"></a>04502 <span class="comment"> * responses to be queued based on the number of outgoing tags (TIDs)</span>
<a name="l04503"></a>04503 <span class="comment"> * available.  16 Tags are available.  If a priority is blocked for</span>
<a name="l04504"></a>04504 <span class="comment"> * lack of tags then all lower priority packets are also blocked</span>
<a name="l04505"></a>04505 <span class="comment"> * regardless of whether they require tags.</span>
<a name="l04506"></a>04506 <span class="comment"> *</span>
<a name="l04507"></a>04507 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04508"></a>04508 <span class="comment"> */</span>
<a name="l04509"></a><a class="code" href="unioncvmx__sriox__tx__ctrl.html">04509</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__ctrl.html" title="cvmx_srio::_tx_ctrl">cvmx_sriox_tx_ctrl</a> {
<a name="l04510"></a><a class="code" href="unioncvmx__sriox__tx__ctrl.html#ad1c7a91b2675c98d4493a55cacb461b9">04510</a>     uint64_t <a class="code" href="unioncvmx__sriox__tx__ctrl.html#ad1c7a91b2675c98d4493a55cacb461b9">u64</a>;
<a name="l04511"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html">04511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html">cvmx_sriox_tx_ctrl_s</a> {
<a name="l04512"></a>04512 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04513"></a>04513 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a4f2a5ca70892c2c9928cf4b2702788d7">reserved_53_63</a>               : 11;
<a name="l04514"></a>04514     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ab9f4be1d16914a7e8680865a8ae1f1ca">tag_th2</a>                      : 5;  <span class="comment">/**&lt; Sets threshold for minimum number of OTAGs</span>
<a name="l04515"></a>04515 <span class="comment">                                                         required before a packet of priority 2 requiring a</span>
<a name="l04516"></a>04516 <span class="comment">                                                         response will be queued for transmission. (Max 16)</span>
<a name="l04517"></a>04517 <span class="comment">                                                         There generally should be no priority 3 request</span>
<a name="l04518"></a>04518 <span class="comment">                                                         packets which require a response/tag, so a TAG_THR</span>
<a name="l04519"></a>04519 <span class="comment">                                                         value as low as 0 is allowed. */</span>
<a name="l04520"></a>04520     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ab67e0650aa0b14880edaee707269cf98">reserved_45_47</a>               : 3;
<a name="l04521"></a>04521     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a8376c82eda8270c807dcef4b91201dc2">tag_th1</a>                      : 5;  <span class="comment">/**&lt; Sets threshold for minimum number of OTAGs</span>
<a name="l04522"></a>04522 <span class="comment">                                                         required before a packet of priority 1 requiring a</span>
<a name="l04523"></a>04523 <span class="comment">                                                         response will be queued for transmission. (Max 16)</span>
<a name="l04524"></a>04524 <span class="comment">                                                         Generally, TAG_TH1 must be &gt; TAG_TH2 to leave OTAGs</span>
<a name="l04525"></a>04525 <span class="comment">                                                         for outgoing priority 2 (or 3) requests. */</span>
<a name="l04526"></a>04526     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ac4cc4c3df69494b626d5014780360022">reserved_37_39</a>               : 3;
<a name="l04527"></a>04527     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#af8954b3c7bf6ea678fdc49c351c3b280">tag_th0</a>                      : 5;  <span class="comment">/**&lt; Sets threshold for minimum number of OTAGs</span>
<a name="l04528"></a>04528 <span class="comment">                                                         required before a packet of priority 0 requiring a</span>
<a name="l04529"></a>04529 <span class="comment">                                                         response will be queued for transmission. (Max 16)</span>
<a name="l04530"></a>04530 <span class="comment">                                                         Generally, TAG_TH0 must be &gt; TAG_TH1 to leave OTAGs</span>
<a name="l04531"></a>04531 <span class="comment">                                                         for outgoing priority 1 or 2 (or 3) requests. */</span>
<a name="l04532"></a>04532     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a4f622bd8e703d55d579f41f9ce433270">reserved_20_31</a>               : 12;
<a name="l04533"></a>04533     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ae0ce4697b99af36bdb84ac71fe3084d4">tx_th2</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l04534"></a>04534     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#adecd28a6ac837dd41c31f0b1b9240f51">reserved_12_15</a>               : 4;
<a name="l04535"></a>04535     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#aac578ffed978ca24145b802a2031d05f">tx_th1</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l04536"></a>04536     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a31ed355aa73ed30d6964e62bed5a2f4f">reserved_4_7</a>                 : 4;
<a name="l04537"></a>04537     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a5a33a608888175fdf5c7fc40c032c0a3">tx_th0</a>                       : 4;  <span class="comment">/**&lt; Reserved. See SRIOMAINT()_IR_BUFFER_CONFIG2. */</span>
<a name="l04538"></a>04538 <span class="preprocessor">#else</span>
<a name="l04539"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a5a33a608888175fdf5c7fc40c032c0a3">04539</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a5a33a608888175fdf5c7fc40c032c0a3">tx_th0</a>                       : 4;
<a name="l04540"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a31ed355aa73ed30d6964e62bed5a2f4f">04540</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a31ed355aa73ed30d6964e62bed5a2f4f">reserved_4_7</a>                 : 4;
<a name="l04541"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#aac578ffed978ca24145b802a2031d05f">04541</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#aac578ffed978ca24145b802a2031d05f">tx_th1</a>                       : 4;
<a name="l04542"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#adecd28a6ac837dd41c31f0b1b9240f51">04542</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#adecd28a6ac837dd41c31f0b1b9240f51">reserved_12_15</a>               : 4;
<a name="l04543"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ae0ce4697b99af36bdb84ac71fe3084d4">04543</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ae0ce4697b99af36bdb84ac71fe3084d4">tx_th2</a>                       : 4;
<a name="l04544"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a4f622bd8e703d55d579f41f9ce433270">04544</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a4f622bd8e703d55d579f41f9ce433270">reserved_20_31</a>               : 12;
<a name="l04545"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#af8954b3c7bf6ea678fdc49c351c3b280">04545</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#af8954b3c7bf6ea678fdc49c351c3b280">tag_th0</a>                      : 5;
<a name="l04546"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ac4cc4c3df69494b626d5014780360022">04546</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ac4cc4c3df69494b626d5014780360022">reserved_37_39</a>               : 3;
<a name="l04547"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a8376c82eda8270c807dcef4b91201dc2">04547</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a8376c82eda8270c807dcef4b91201dc2">tag_th1</a>                      : 5;
<a name="l04548"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ab67e0650aa0b14880edaee707269cf98">04548</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ab67e0650aa0b14880edaee707269cf98">reserved_45_47</a>               : 3;
<a name="l04549"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ab9f4be1d16914a7e8680865a8ae1f1ca">04549</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#ab9f4be1d16914a7e8680865a8ae1f1ca">tag_th2</a>                      : 5;
<a name="l04550"></a><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a4f2a5ca70892c2c9928cf4b2702788d7">04550</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html#a4f2a5ca70892c2c9928cf4b2702788d7">reserved_53_63</a>               : 11;
<a name="l04551"></a>04551 <span class="preprocessor">#endif</span>
<a name="l04552"></a>04552 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__ctrl.html#aeae25159a86d39e779269b3b60cc35b2">s</a>;
<a name="l04553"></a><a class="code" href="unioncvmx__sriox__tx__ctrl.html#a317b2aecdc7ef3894833799d84f00c2d">04553</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html">cvmx_sriox_tx_ctrl_s</a>           <a class="code" href="unioncvmx__sriox__tx__ctrl.html#a317b2aecdc7ef3894833799d84f00c2d">cn63xx</a>;
<a name="l04554"></a><a class="code" href="unioncvmx__sriox__tx__ctrl.html#acb96d9272fc3c97a0e896092e5b31ac0">04554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html">cvmx_sriox_tx_ctrl_s</a>           <a class="code" href="unioncvmx__sriox__tx__ctrl.html#acb96d9272fc3c97a0e896092e5b31ac0">cn63xxp1</a>;
<a name="l04555"></a><a class="code" href="unioncvmx__sriox__tx__ctrl.html#a7de23f5d1f9166cfc28d2d0057d1be21">04555</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html">cvmx_sriox_tx_ctrl_s</a>           <a class="code" href="unioncvmx__sriox__tx__ctrl.html#a7de23f5d1f9166cfc28d2d0057d1be21">cn66xx</a>;
<a name="l04556"></a><a class="code" href="unioncvmx__sriox__tx__ctrl.html#a2d07425e2ea68b3f3095dac6bd8b00f6">04556</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__ctrl_1_1cvmx__sriox__tx__ctrl__s.html">cvmx_sriox_tx_ctrl_s</a>           <a class="code" href="unioncvmx__sriox__tx__ctrl.html#a2d07425e2ea68b3f3095dac6bd8b00f6">cnf75xx</a>;
<a name="l04557"></a>04557 };
<a name="l04558"></a><a class="code" href="cvmx-sriox-defs_8h.html#aec7d71ea99f59a6bee6659acc71e3328">04558</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__ctrl.html" title="cvmx_srio::_tx_ctrl">cvmx_sriox_tx_ctrl</a> <a class="code" href="unioncvmx__sriox__tx__ctrl.html" title="cvmx_srio::_tx_ctrl">cvmx_sriox_tx_ctrl_t</a>;
<a name="l04559"></a>04559 <span class="comment"></span>
<a name="l04560"></a>04560 <span class="comment">/**</span>
<a name="l04561"></a>04561 <span class="comment"> * cvmx_srio#_tx_emphasis</span>
<a name="l04562"></a>04562 <span class="comment"> *</span>
<a name="l04563"></a>04563 <span class="comment"> * SRIO_TX_EMPHASIS = SRIO TX Lane Emphasis</span>
<a name="l04564"></a>04564 <span class="comment"> *</span>
<a name="l04565"></a>04565 <span class="comment"> * Controls TX Emphasis used by the SRIO SERDES</span>
<a name="l04566"></a>04566 <span class="comment"> *</span>
<a name="l04567"></a>04567 <span class="comment"> * Notes:</span>
<a name="l04568"></a>04568 <span class="comment"> * This controls the emphasis value used by the SRIO SERDES.  This register is only reset during COLD</span>
<a name="l04569"></a>04569 <span class="comment"> *  boot and may be modified regardless of the value in SRIO(0,2..3)_STATUS_REG.ACCESS.  This register is not</span>
<a name="l04570"></a>04570 <span class="comment"> *  connected to the QLM and thus has no effect.  It should not be included in the documentation.</span>
<a name="l04571"></a>04571 <span class="comment"> *</span>
<a name="l04572"></a>04572 <span class="comment"> * Clk_Rst:        SRIO(0,2..3)_TX_EMPHASIS        sclk    srst_cold_n</span>
<a name="l04573"></a>04573 <span class="comment"> */</span>
<a name="l04574"></a><a class="code" href="unioncvmx__sriox__tx__emphasis.html">04574</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__emphasis.html" title="cvmx_srio::_tx_emphasis">cvmx_sriox_tx_emphasis</a> {
<a name="l04575"></a><a class="code" href="unioncvmx__sriox__tx__emphasis.html#ae3e7763c4a9e5d1c6cedae72c51acdca">04575</a>     uint64_t <a class="code" href="unioncvmx__sriox__tx__emphasis.html#ae3e7763c4a9e5d1c6cedae72c51acdca">u64</a>;
<a name="l04576"></a><a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html">04576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html">cvmx_sriox_tx_emphasis_s</a> {
<a name="l04577"></a>04577 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04578"></a>04578 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html#ae4531e98d57329284f753348c7c4137e">reserved_4_63</a>                : 60;
<a name="l04579"></a>04579     uint64_t <a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html#aa26f589c37fe857cdda153bbde81e334">emph</a>                         : 4;  <span class="comment">/**&lt; Emphasis Value used for all lanes.  Default value</span>
<a name="l04580"></a>04580 <span class="comment">                                                         is 0x0 for 1.25G b/s and 0xA for all other rates. */</span>
<a name="l04581"></a>04581 <span class="preprocessor">#else</span>
<a name="l04582"></a><a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html#aa26f589c37fe857cdda153bbde81e334">04582</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html#aa26f589c37fe857cdda153bbde81e334">emph</a>                         : 4;
<a name="l04583"></a><a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html#ae4531e98d57329284f753348c7c4137e">04583</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html#ae4531e98d57329284f753348c7c4137e">reserved_4_63</a>                : 60;
<a name="l04584"></a>04584 <span class="preprocessor">#endif</span>
<a name="l04585"></a>04585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__emphasis.html#a5cd32f4e1655f957d3ff752df45bffd3">s</a>;
<a name="l04586"></a><a class="code" href="unioncvmx__sriox__tx__emphasis.html#a3a213b324e61cf726ce16e3b3cbe6691">04586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html">cvmx_sriox_tx_emphasis_s</a>       <a class="code" href="unioncvmx__sriox__tx__emphasis.html#a3a213b324e61cf726ce16e3b3cbe6691">cn63xx</a>;
<a name="l04587"></a><a class="code" href="unioncvmx__sriox__tx__emphasis.html#aec340d4a50167e7f32580351fb671f6e">04587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__emphasis_1_1cvmx__sriox__tx__emphasis__s.html">cvmx_sriox_tx_emphasis_s</a>       <a class="code" href="unioncvmx__sriox__tx__emphasis.html#aec340d4a50167e7f32580351fb671f6e">cn66xx</a>;
<a name="l04588"></a>04588 };
<a name="l04589"></a><a class="code" href="cvmx-sriox-defs_8h.html#a9cb005e2085c9259295ed334b579f2dd">04589</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__emphasis.html" title="cvmx_srio::_tx_emphasis">cvmx_sriox_tx_emphasis</a> <a class="code" href="unioncvmx__sriox__tx__emphasis.html" title="cvmx_srio::_tx_emphasis">cvmx_sriox_tx_emphasis_t</a>;
<a name="l04590"></a>04590 <span class="comment"></span>
<a name="l04591"></a>04591 <span class="comment">/**</span>
<a name="l04592"></a>04592 <span class="comment"> * cvmx_srio#_tx_status</span>
<a name="l04593"></a>04593 <span class="comment"> *</span>
<a name="l04594"></a>04594 <span class="comment"> * Debug register specifying the number of credits/ops currently</span>
<a name="l04595"></a>04595 <span class="comment"> * in use for Outbound Traffic.  When all outbound traffic has</span>
<a name="l04596"></a>04596 <span class="comment"> * stopped the values should eventually return to the reset values.</span>
<a name="l04597"></a>04597 <span class="comment"> *</span>
<a name="l04598"></a>04598 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04599"></a>04599 <span class="comment"> */</span>
<a name="l04600"></a><a class="code" href="unioncvmx__sriox__tx__status.html">04600</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__status.html" title="cvmx_srio::_tx_status">cvmx_sriox_tx_status</a> {
<a name="l04601"></a><a class="code" href="unioncvmx__sriox__tx__status.html#a7f9ae2e41f64e3f2ecb5653fb9080f22">04601</a>     uint64_t <a class="code" href="unioncvmx__sriox__tx__status.html#a7f9ae2e41f64e3f2ecb5653fb9080f22">u64</a>;
<a name="l04602"></a><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html">04602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html">cvmx_sriox_tx_status_s</a> {
<a name="l04603"></a>04603 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04604"></a>04604 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#aa12605b2f556e8982e7e65b8835cccf4">reserved_32_63</a>               : 32;
<a name="l04605"></a>04605     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#a45be44c579788682a7413ceca41a7c23">s2m_pr3</a>                      : 8;  <span class="comment">/**&lt; Number of pending S2M priority 3 entries. */</span>
<a name="l04606"></a>04606     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#afb0959a381bada469af2dc86149578b5">s2m_pr2</a>                      : 8;  <span class="comment">/**&lt; Number of pending S2M priority 2 entries. */</span>
<a name="l04607"></a>04607     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#a1ce9970d6be4094a6618191a0de4b62f">s2m_pr1</a>                      : 8;  <span class="comment">/**&lt; Number of pending S2M priority 1 entries. */</span>
<a name="l04608"></a>04608     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#af56db7b8d8c219f3a986e49cca075f6f">s2m_pr0</a>                      : 8;  <span class="comment">/**&lt; Number of pending S2M priority 0 entries. */</span>
<a name="l04609"></a>04609 <span class="preprocessor">#else</span>
<a name="l04610"></a><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#af56db7b8d8c219f3a986e49cca075f6f">04610</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#af56db7b8d8c219f3a986e49cca075f6f">s2m_pr0</a>                      : 8;
<a name="l04611"></a><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#a1ce9970d6be4094a6618191a0de4b62f">04611</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#a1ce9970d6be4094a6618191a0de4b62f">s2m_pr1</a>                      : 8;
<a name="l04612"></a><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#afb0959a381bada469af2dc86149578b5">04612</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#afb0959a381bada469af2dc86149578b5">s2m_pr2</a>                      : 8;
<a name="l04613"></a><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#a45be44c579788682a7413ceca41a7c23">04613</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#a45be44c579788682a7413ceca41a7c23">s2m_pr3</a>                      : 8;
<a name="l04614"></a><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#aa12605b2f556e8982e7e65b8835cccf4">04614</a>     uint64_t <a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html#aa12605b2f556e8982e7e65b8835cccf4">reserved_32_63</a>               : 32;
<a name="l04615"></a>04615 <span class="preprocessor">#endif</span>
<a name="l04616"></a>04616 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__tx__status.html#ac06cbb5ec6e3296407d14ac7cbe10021">s</a>;
<a name="l04617"></a><a class="code" href="unioncvmx__sriox__tx__status.html#ad482ae854a4c6ad58857552ddecf8564">04617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html">cvmx_sriox_tx_status_s</a>         <a class="code" href="unioncvmx__sriox__tx__status.html#ad482ae854a4c6ad58857552ddecf8564">cn63xx</a>;
<a name="l04618"></a><a class="code" href="unioncvmx__sriox__tx__status.html#a25e4ca66ca3acc05befe82922b399979">04618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html">cvmx_sriox_tx_status_s</a>         <a class="code" href="unioncvmx__sriox__tx__status.html#a25e4ca66ca3acc05befe82922b399979">cn63xxp1</a>;
<a name="l04619"></a><a class="code" href="unioncvmx__sriox__tx__status.html#ac7195b811536b285cb0a49b176b22720">04619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html">cvmx_sriox_tx_status_s</a>         <a class="code" href="unioncvmx__sriox__tx__status.html#ac7195b811536b285cb0a49b176b22720">cn66xx</a>;
<a name="l04620"></a><a class="code" href="unioncvmx__sriox__tx__status.html#a6e53d64c0abeeda35a616a3c3fda2c53">04620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__tx__status_1_1cvmx__sriox__tx__status__s.html">cvmx_sriox_tx_status_s</a>         <a class="code" href="unioncvmx__sriox__tx__status.html#a6e53d64c0abeeda35a616a3c3fda2c53">cnf75xx</a>;
<a name="l04621"></a>04621 };
<a name="l04622"></a><a class="code" href="cvmx-sriox-defs_8h.html#a9aa43b1d605594563bfccd1cd268d928">04622</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__tx__status.html" title="cvmx_srio::_tx_status">cvmx_sriox_tx_status</a> <a class="code" href="unioncvmx__sriox__tx__status.html" title="cvmx_srio::_tx_status">cvmx_sriox_tx_status_t</a>;
<a name="l04623"></a>04623 <span class="comment"></span>
<a name="l04624"></a>04624 <span class="comment">/**</span>
<a name="l04625"></a>04625 <span class="comment"> * cvmx_srio#_wr_done_counts</span>
<a name="l04626"></a>04626 <span class="comment"> *</span>
<a name="l04627"></a>04627 <span class="comment"> * This register shows the number of successful and unsuccessful</span>
<a name="l04628"></a>04628 <span class="comment"> * NwriteRs issued through this MAC.  These count only considers</span>
<a name="l04629"></a>04629 <span class="comment"> * the last NwriteR generated by each store instruction.  If any</span>
<a name="l04630"></a>04630 <span class="comment"> * NwriteR in the series receives an ERROR Status then it is reported</span>
<a name="l04631"></a>04631 <span class="comment"> * in SRIOMAINT()_ERB_LT_ERR_DET[IO_ERR].  If any NwriteR does not</span>
<a name="l04632"></a>04632 <span class="comment"> * receive a response within the timeout period then it is reported in</span>
<a name="l04633"></a>04633 <span class="comment"> * SRIOMAINT()_ERB_LT_ERR_DET[PKT_TOUT].  Only errors on the last NwriteR&apos;s</span>
<a name="l04634"></a>04634 <span class="comment"> * are counted as BAD.  This register is typically not written while</span>
<a name="l04635"></a>04635 <span class="comment"> * outbound SRIO Memory traffic is enabled.</span>
<a name="l04636"></a>04636 <span class="comment"> *</span>
<a name="l04637"></a>04637 <span class="comment"> * This register is reset by the h-clock reset.</span>
<a name="l04638"></a>04638 <span class="comment"> */</span>
<a name="l04639"></a><a class="code" href="unioncvmx__sriox__wr__done__counts.html">04639</a> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__wr__done__counts.html" title="cvmx_srio::_wr_done_counts">cvmx_sriox_wr_done_counts</a> {
<a name="l04640"></a><a class="code" href="unioncvmx__sriox__wr__done__counts.html#a8e4527c124b3748a885bb31a1191aa4c">04640</a>     uint64_t <a class="code" href="unioncvmx__sriox__wr__done__counts.html#a8e4527c124b3748a885bb31a1191aa4c">u64</a>;
<a name="l04641"></a><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html">04641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html">cvmx_sriox_wr_done_counts_s</a> {
<a name="l04642"></a>04642 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04643"></a>04643 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a0f945bafd83fc34f9c29fa629a93f0bc">reserved_32_63</a>               : 32;
<a name="l04644"></a>04644     uint64_t <a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a14bff72326429ad053a9cb1b60f87208">bad</a>                          : 16; <span class="comment">/**&lt; Count of the final outbound NwriteR in the series</span>
<a name="l04645"></a>04645 <span class="comment">                                                         associated with a store operation that have timed</span>
<a name="l04646"></a>04646 <span class="comment">                                                         out or received a response with an ERROR status. */</span>
<a name="l04647"></a>04647     uint64_t <a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a076284cc2029d976ec0cd7833e3a7bac">good</a>                         : 16; <span class="comment">/**&lt; Count of the final outbound NwriteR in the series</span>
<a name="l04648"></a>04648 <span class="comment">                                                         associated with a store operation that has</span>
<a name="l04649"></a>04649 <span class="comment">                                                         received a response with a DONE status. */</span>
<a name="l04650"></a>04650 <span class="preprocessor">#else</span>
<a name="l04651"></a><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a076284cc2029d976ec0cd7833e3a7bac">04651</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a076284cc2029d976ec0cd7833e3a7bac">good</a>                         : 16;
<a name="l04652"></a><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a14bff72326429ad053a9cb1b60f87208">04652</a>     uint64_t <a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a14bff72326429ad053a9cb1b60f87208">bad</a>                          : 16;
<a name="l04653"></a><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a0f945bafd83fc34f9c29fa629a93f0bc">04653</a>     uint64_t <a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html#a0f945bafd83fc34f9c29fa629a93f0bc">reserved_32_63</a>               : 32;
<a name="l04654"></a>04654 <span class="preprocessor">#endif</span>
<a name="l04655"></a>04655 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__sriox__wr__done__counts.html#a643e2608e5087d1630f843e828431022">s</a>;
<a name="l04656"></a><a class="code" href="unioncvmx__sriox__wr__done__counts.html#aec5e8bb7a35fcac4b193078b9162eced">04656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html">cvmx_sriox_wr_done_counts_s</a>    <a class="code" href="unioncvmx__sriox__wr__done__counts.html#aec5e8bb7a35fcac4b193078b9162eced">cn63xx</a>;
<a name="l04657"></a><a class="code" href="unioncvmx__sriox__wr__done__counts.html#ae4b3afbbb24caaf9d1eb085a71142dec">04657</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html">cvmx_sriox_wr_done_counts_s</a>    <a class="code" href="unioncvmx__sriox__wr__done__counts.html#ae4b3afbbb24caaf9d1eb085a71142dec">cn66xx</a>;
<a name="l04658"></a><a class="code" href="unioncvmx__sriox__wr__done__counts.html#a6f4dcbcf7b24ad1964b51833db2a0e6b">04658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__sriox__wr__done__counts_1_1cvmx__sriox__wr__done__counts__s.html">cvmx_sriox_wr_done_counts_s</a>    <a class="code" href="unioncvmx__sriox__wr__done__counts.html#a6f4dcbcf7b24ad1964b51833db2a0e6b">cnf75xx</a>;
<a name="l04659"></a>04659 };
<a name="l04660"></a><a class="code" href="cvmx-sriox-defs_8h.html#a1ea397e26d19a06d66f1c0ac63e26c23">04660</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__sriox__wr__done__counts.html" title="cvmx_srio::_wr_done_counts">cvmx_sriox_wr_done_counts</a> <a class="code" href="unioncvmx__sriox__wr__done__counts.html" title="cvmx_srio::_wr_done_counts">cvmx_sriox_wr_done_counts_t</a>;
<a name="l04661"></a>04661 
<a name="l04662"></a>04662 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
