#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00773A40 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v007D27D8_0 .var "cin", 0 0;
v007D2830_0 .var "clk", 0 0;
v007D2888_0 .var "correct_ans", 16 0;
v007D28E0_0 .var "correct_ct", 5 0;
v007D2938_0 .net "cout", 0 0, L_007D93E8; 1 drivers
v007D2990_0 .var "idx", 5 0;
v007D29E8_0 .var "in_a", 15 0;
v007D2A40_0 .var "in_b", 15 0;
v007D2A98_0 .var "rst", 0 0;
RS_0078BC3C .resolv tri, L_007D8628, L_007D94F0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v007D2AF0_0 .net8 "sum", 15 0, RS_0078BC3C; 2 drivers
v007D2B48_0 .var "write", 8 0;
E_00777FD8 .event posedge, v007D2A98_0, v007D2830_0;
S_00773B50 .scope module, "Import_CLA" "RCA_16bit" 2 18, 3 3, S_00773A40;
 .timescale -9 -12;
v007D25C8_0 .net "a", 15 0, v007D29E8_0; 1 drivers
v007D2620_0 .net "b", 15 0, v007D2A40_0; 1 drivers
v007D2678_0 .net "c0", 0 0, v007D27D8_0; 1 drivers
v007D26D0_0 .alias "c16", 0 0, v007D2938_0;
v007D2728_0 .net "carry", 0 0, L_007D8520; 1 drivers
v007D2780_0 .alias "sum", 15 0, v007D2AF0_0;
L_007D8578 .part v007D29E8_0, 0, 8;
L_007D85D0 .part v007D2A40_0, 0, 8;
RS_0078BBF4/0/0 .resolv tri, L_007D2C50, L_007D2E08, L_007D2FC0, L_007D3178;
RS_0078BBF4/0/4 .resolv tri, L_007D3330, L_007D34E8, L_007D36A0, L_007D8470;
RS_0078BBF4 .resolv tri, RS_0078BBF4/0/0, RS_0078BBF4/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_007D8628 .part/pv RS_0078BBF4, 0, 8, 16;
L_007D9440 .part v007D29E8_0, 8, 8;
L_007D9498 .part v007D2A40_0, 8, 8;
RS_0078ABD4/0/0 .resolv tri, L_007D8730, L_007D88E8, L_007D8AA0, L_007D8C58;
RS_0078ABD4/0/4 .resolv tri, L_007D8E10, L_007D8FC8, L_007D9180, L_007D9338;
RS_0078ABD4 .resolv tri, RS_0078ABD4/0/0, RS_0078ABD4/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_007D94F0 .part/pv RS_0078ABD4, 8, 8, 16;
S_00764180 .scope module, "F0" "RCA_8bit" 3 13, 3 19, S_00773B50;
 .timescale -9 -12;
v007D23B8_0 .net "a", 7 0, L_007D8578; 1 drivers
v007D2410_0 .net "b", 7 0, L_007D85D0; 1 drivers
RS_0078BBDC/0/0 .resolv tri, L_007D2CA8, L_007D2E60, L_007D3018, L_007D31D0;
RS_0078BBDC/0/4 .resolv tri, L_007D3388, L_007D3540, L_007D36F8, L_007D84C8;
RS_0078BBDC .resolv tri, RS_0078BBDC/0/0, RS_0078BBDC/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v007D2468_0 .net8 "c", 7 0, RS_0078BBDC; 8 drivers
v007D24C0_0 .alias "cin", 0 0, v007D2678_0;
v007D2518_0 .alias "cout", 0 0, v007D2728_0;
v007D2570_0 .net8 "sum", 7 0, RS_0078BBF4; 8 drivers
L_007D2BA0 .part L_007D8578, 0, 1;
L_007D2BF8 .part L_007D85D0, 0, 1;
RS_0078BA8C .resolv tri, v007D05F0_0, L_007D0B00, C4<z>, C4<z>;
L_007D2C50 .part/pv RS_0078BA8C, 0, 1, 8;
RS_0078B9E4 .resolv tri, v007D01D0_0, L_007D0C50, C4<z>, C4<z>;
L_007D2CA8 .part/pv RS_0078B9E4, 0, 1, 8;
L_007D2D00 .part L_007D8578, 1, 1;
L_007D2D58 .part L_007D85D0, 1, 1;
L_007D2DB0 .part RS_0078BBDC, 0, 1;
RS_0078B894 .resolv tri, v007CF3B8_0, L_007D0E10, C4<z>, C4<z>;
L_007D2E08 .part/pv RS_0078B894, 1, 1, 8;
RS_0078B7EC .resolv tri, v007CEF98_0, L_007D0F28, C4<z>, C4<z>;
L_007D2E60 .part/pv RS_0078B7EC, 1, 1, 8;
L_007D2EB8 .part L_007D8578, 2, 1;
L_007D2F10 .part L_007D85D0, 2, 1;
L_007D2F68 .part RS_0078BBDC, 1, 1;
RS_0078B69C .resolv tri, v007CE120_0, L_007D39E8, C4<z>, C4<z>;
L_007D2FC0 .part/pv RS_0078B69C, 2, 1, 8;
RS_0078B5F4 .resolv tri, v007CDD00_0, L_007D3B00, C4<z>, C4<z>;
L_007D3018 .part/pv RS_0078B5F4, 2, 1, 8;
L_007D3070 .part L_007D8578, 3, 1;
L_007D30C8 .part L_007D85D0, 3, 1;
L_007D3120 .part RS_0078BBDC, 2, 1;
RS_0078B4A4 .resolv tri, v007CCEE8_0, L_007D3CC0, C4<z>, C4<z>;
L_007D3178 .part/pv RS_0078B4A4, 3, 1, 8;
RS_0078B3FC .resolv tri, v007CCAC8_0, L_007D3DA0, C4<z>, C4<z>;
L_007D31D0 .part/pv RS_0078B3FC, 3, 1, 8;
L_007D3228 .part L_007D8578, 4, 1;
L_007D3280 .part L_007D85D0, 4, 1;
L_007D32D8 .part RS_0078BBDC, 3, 1;
RS_0078B2AC .resolv tri, v007CBC80_0, L_007D39B0, C4<z>, C4<z>;
L_007D3330 .part/pv RS_0078B2AC, 4, 1, 8;
RS_0078B204 .resolv tri, v007CB860_0, L_007D3FD0, C4<z>, C4<z>;
L_007D3388 .part/pv RS_0078B204, 4, 1, 8;
L_007D33E0 .part L_007D8578, 5, 1;
L_007D3438 .part L_007D85D0, 5, 1;
L_007D3490 .part RS_0078BBDC, 4, 1;
RS_0078B0B4 .resolv tri, v007CA218_0, L_007D51B0, C4<z>, C4<z>;
L_007D34E8 .part/pv RS_0078B0B4, 5, 1, 8;
RS_0078B00C .resolv tri, v007C9DC8_0, L_007D52C8, C4<z>, C4<z>;
L_007D3540 .part/pv RS_0078B00C, 5, 1, 8;
L_007D3598 .part L_007D8578, 6, 1;
L_007D35F0 .part L_007D85D0, 6, 1;
L_007D3648 .part RS_0078BBDC, 5, 1;
RS_0078AEBC .resolv tri, v007C8F80_0, L_007D5488, C4<z>, C4<z>;
L_007D36A0 .part/pv RS_0078AEBC, 6, 1, 8;
RS_0078AE14 .resolv tri, v007C8B60_0, L_007D55A0, C4<z>, C4<z>;
L_007D36F8 .part/pv RS_0078AE14, 6, 1, 8;
L_007D3750 .part L_007D8578, 7, 1;
L_007D37A8 .part L_007D85D0, 7, 1;
L_007D8418 .part RS_0078BBDC, 6, 1;
RS_0078ACC4 .resolv tri, v007C7518_0, L_007D5760, C4<z>, C4<z>;
L_007D8470 .part/pv RS_0078ACC4, 7, 1, 8;
RS_0078AC1C .resolv tri, v007C70F8_0, L_007D5AF0, C4<z>, C4<z>;
L_007D84C8 .part/pv RS_0078AC1C, 7, 1, 8;
L_007D8520 .part RS_0078BBDC, 7, 1;
S_007484E0 .scope module, "fa0" "fulladder" 3 30, 3 44, S_00764180;
 .timescale -9 -12;
L_007D0AC8 .functor XOR 1, L_007D2BA0, L_007D2BF8, C4<0>, C4<0>;
L_007D0B00 .functor XOR 1, L_007D0AC8, v007D27D8_0, C4<0>, C4<0>;
L_007D0B70 .functor AND 1, L_007D2BA0, L_007D2BF8, C4<1>, C4<1>;
L_007D0BA8 .functor OR 1, L_007D2BA0, L_007D2BF8, C4<0>, C4<0>;
L_007D0BE0 .functor AND 1, L_007D0BA8, v007D27D8_0, C4<1>, C4<1>;
L_007D0C50 .functor OR 1, L_007D0B70, L_007D0BE0, C4<0>, C4<0>;
v007D1F40_0 .net *"_s0", 0 0, L_007D0AC8; 1 drivers
v007D1F98_0 .net *"_s4", 0 0, L_007D0B70; 1 drivers
v007D1FF0_0 .net *"_s6", 0 0, L_007D0BA8; 1 drivers
v007D2048_0 .net *"_s8", 0 0, L_007D0BE0; 1 drivers
v007D20A0_0 .net "a", 0 0, L_007D2BA0; 1 drivers
v007D20F8_0 .net "b", 0 0, L_007D2BF8; 1 drivers
v007D2150_0 .alias "cin", 0 0, v007D2678_0;
v007D21A8_0 .net8 "cout", 0 0, RS_0078B9E4; 2 drivers
v007D2200_0 .net "q", 0 0, v007D03E0_0; 1 drivers
v007D2258_0 .net8 "sum", 0 0, RS_0078BA8C; 2 drivers
v007D22B0_0 .net "x", 0 0, v007D1B20_0; 1 drivers
v007D2308_0 .net "y", 0 0, v007D04E8_0; 1 drivers
v007D2360_0 .net "z", 0 0, v007D02D8_0; 1 drivers
S_00747358 .scope module, "xor1" "xorgate" 3 53, 3 84, S_007484E0;
 .timescale -9 -12;
L_007D0D30 .functor NOT 1, L_007D2BF8, C4<0>, C4<0>, C4<0>;
L_007D0D68 .functor NOT 1, L_007D2BA0, C4<0>, C4<0>, C4<0>;
v007D1D88_0 .alias "a", 0 0, v007D20A0_0;
v007D1DE0_0 .alias "b", 0 0, v007D20F8_0;
v007D1E38_0 .alias "out", 0 0, v007D22B0_0;
v007D1E90_0 .net "x", 0 0, v007D1D30_0; 1 drivers
v007D1EE8_0 .net "y", 0 0, v007D1C28_0; 1 drivers
S_00747930 .scope module, "and1" "andgate" 3 90, 3 62, S_00747358;
 .timescale -9 -12;
v007D1C80_0 .alias "a", 0 0, v007D20A0_0;
v007D1CD8_0 .net "b", 0 0, L_007D0D30; 1 drivers
v007D1D30_0 .var "out", 0 0;
E_007560E0 .event edge, v007D0228_0, v007D1CD8_0;
S_00747820 .scope module, "and2" "andgate" 3 91, 3 62, S_00747358;
 .timescale -9 -12;
v007D1B78_0 .net "a", 0 0, L_007D0D68; 1 drivers
v007D1BD0_0 .alias "b", 0 0, v007D20F8_0;
v007D1C28_0 .var "out", 0 0;
E_007561A0 .event edge, v007D1B78_0, v007D0280_0;
S_00747600 .scope module, "or1" "orgate" 3 92, 3 73, S_00747358;
 .timescale -9 -12;
v007D1A70_0 .alias "a", 0 0, v007D1E90_0;
v007D1AC8_0 .alias "b", 0 0, v007D1EE8_0;
v007D1B20_0 .var "out", 0 0;
E_00755F40 .event edge, v007D1A70_0, v007D1AC8_0;
S_00747CE8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_007484E0;
 .timescale -9 -12;
L_007D0DA0 .functor NOT 1, v007D27D8_0, C4<0>, C4<0>, C4<0>;
L_007D0DD8 .functor NOT 1, v007D1B20_0, C4<0>, C4<0>, C4<0>;
v007D18B8_0 .alias "a", 0 0, v007D22B0_0;
v007D1910_0 .alias "b", 0 0, v007D2678_0;
v007D1968_0 .alias "out", 0 0, v007D2258_0;
v007D19C0_0 .net "x", 0 0, v007D1860_0; 1 drivers
v007D1A18_0 .net "y", 0 0, v007D06F8_0; 1 drivers
S_00747B50 .scope module, "and1" "andgate" 3 90, 3 62, S_00747CE8;
 .timescale -9 -12;
v007D0750_0 .alias "a", 0 0, v007D22B0_0;
v007D07A8_0 .net "b", 0 0, L_007D0DA0; 1 drivers
v007D1860_0 .var "out", 0 0;
E_00755F60 .event edge, v007D0750_0, v007D07A8_0;
S_00747BD8 .scope module, "and2" "andgate" 3 91, 3 62, S_00747CE8;
 .timescale -9 -12;
v007D0648_0 .net "a", 0 0, L_007D0DD8; 1 drivers
v007D06A0_0 .alias "b", 0 0, v007D2678_0;
v007D06F8_0 .var "out", 0 0;
E_00755FE0 .event edge, v007D0648_0, v007D0388_0;
S_00747C60 .scope module, "or1" "orgate" 3 92, 3 73, S_00747CE8;
 .timescale -9 -12;
v007D0540_0 .alias "a", 0 0, v007D19C0_0;
v007D0598_0 .alias "b", 0 0, v007D1A18_0;
v007D05F0_0 .var "out", 0 0;
E_00755EC0 .event edge, v007D0540_0, v007D0598_0;
S_007482C0 .scope module, "and1" "andgate" 3 55, 3 62, S_007484E0;
 .timescale -9 -12;
v007D0438_0 .alias "a", 0 0, v007D20A0_0;
v007D0490_0 .alias "b", 0 0, v007D20F8_0;
v007D04E8_0 .var "out", 0 0;
S_00748348 .scope module, "and2" "andgate" 3 56, 3 62, S_007484E0;
 .timescale -9 -12;
v007D0330_0 .alias "a", 0 0, v007D2360_0;
v007D0388_0 .alias "b", 0 0, v007D2678_0;
v007D03E0_0 .var "out", 0 0;
E_00755900 .event edge, v007D02D8_0, v007D0388_0;
S_007483D0 .scope module, "or1" "orgate" 3 57, 3 73, S_007484E0;
 .timescale -9 -12;
v007D0228_0 .alias "a", 0 0, v007D20A0_0;
v007D0280_0 .alias "b", 0 0, v007D20F8_0;
v007D02D8_0 .var "out", 0 0;
E_00755780 .event edge, v007D0228_0, v007D0280_0;
S_00748458 .scope module, "or2" "orgate" 3 58, 3 73, S_007484E0;
 .timescale -9 -12;
v007D0120_0 .alias "a", 0 0, v007D2308_0;
v007D0178_0 .alias "b", 0 0, v007D2200_0;
v007D01D0_0 .var "out", 0 0;
E_00754860 .event edge, v007D0120_0, v007D0178_0;
S_007590B0 .scope module, "fa1" "fulladder" 3 31, 3 44, S_00764180;
 .timescale -9 -12;
L_007D09B0 .functor XOR 1, L_007D2D00, L_007D2D58, C4<0>, C4<0>;
L_007D0E10 .functor XOR 1, L_007D09B0, L_007D2DB0, C4<0>, C4<0>;
L_007CB680 .functor AND 1, L_007D2D00, L_007D2D58, C4<1>, C4<1>;
L_007D0E80 .functor OR 1, L_007D2D00, L_007D2D58, C4<0>, C4<0>;
L_007D0EB8 .functor AND 1, L_007D0E80, L_007D2DB0, C4<1>, C4<1>;
L_007D0F28 .functor OR 1, L_007CB680, L_007D0EB8, C4<0>, C4<0>;
v007CFCA8_0 .net *"_s0", 0 0, L_007D09B0; 1 drivers
v007CFD00_0 .net *"_s4", 0 0, L_007CB680; 1 drivers
v007CFD58_0 .net *"_s6", 0 0, L_007D0E80; 1 drivers
v007CFDB0_0 .net *"_s8", 0 0, L_007D0EB8; 1 drivers
v007CFE08_0 .net "a", 0 0, L_007D2D00; 1 drivers
v007CFE60_0 .net "b", 0 0, L_007D2D58; 1 drivers
v007CFEB8_0 .net "cin", 0 0, L_007D2DB0; 1 drivers
v007CFF10_0 .net8 "cout", 0 0, RS_0078B7EC; 2 drivers
v007CFF68_0 .net "q", 0 0, v007CF1A8_0; 1 drivers
v007CFFC0_0 .net8 "sum", 0 0, RS_0078B894; 2 drivers
v007D0018_0 .net "x", 0 0, v007CF888_0; 1 drivers
v007D0070_0 .net "y", 0 0, v007CF2B0_0; 1 drivers
v007D00C8_0 .net "z", 0 0, v007CF0A0_0; 1 drivers
S_00748BC8 .scope module, "xor1" "xorgate" 3 53, 3 84, S_007590B0;
 .timescale -9 -12;
L_007D1008 .functor NOT 1, L_007D2D58, C4<0>, C4<0>, C4<0>;
L_007D3860 .functor NOT 1, L_007D2D00, C4<0>, C4<0>, C4<0>;
v007CFAF0_0 .alias "a", 0 0, v007CFE08_0;
v007CFB48_0 .alias "b", 0 0, v007CFE60_0;
v007CFBA0_0 .alias "out", 0 0, v007D0018_0;
v007CFBF8_0 .net "x", 0 0, v007CFA98_0; 1 drivers
v007CFC50_0 .net "y", 0 0, v007CF990_0; 1 drivers
S_00748AB8 .scope module, "and1" "andgate" 3 90, 3 62, S_00748BC8;
 .timescale -9 -12;
v007CF9E8_0 .alias "a", 0 0, v007CFE08_0;
v007CFA40_0 .net "b", 0 0, L_007D1008; 1 drivers
v007CFA98_0 .var "out", 0 0;
E_007563A0 .event edge, v007CEFF0_0, v007CFA40_0;
S_007473E0 .scope module, "and2" "andgate" 3 91, 3 62, S_00748BC8;
 .timescale -9 -12;
v007CF8E0_0 .net "a", 0 0, L_007D3860; 1 drivers
v007CF938_0 .alias "b", 0 0, v007CFE60_0;
v007CF990_0 .var "out", 0 0;
E_00755D40 .event edge, v007CF8E0_0, v007CF048_0;
S_00748B40 .scope module, "or1" "orgate" 3 92, 3 73, S_00748BC8;
 .timescale -9 -12;
v007CF7D8_0 .alias "a", 0 0, v007CFBF8_0;
v007CF830_0 .alias "b", 0 0, v007CFC50_0;
v007CF888_0 .var "out", 0 0;
E_00755920 .event edge, v007CF7D8_0, v007CF830_0;
S_00747468 .scope module, "xor2" "xorgate" 3 54, 3 84, S_007590B0;
 .timescale -9 -12;
L_007D3898 .functor NOT 1, L_007D2DB0, C4<0>, C4<0>, C4<0>;
L_007D38D0 .functor NOT 1, v007CF888_0, C4<0>, C4<0>, C4<0>;
v007CF620_0 .alias "a", 0 0, v007D0018_0;
v007CF678_0 .alias "b", 0 0, v007CFEB8_0;
v007CF6D0_0 .alias "out", 0 0, v007CFFC0_0;
v007CF728_0 .net "x", 0 0, v007CF5C8_0; 1 drivers
v007CF780_0 .net "y", 0 0, v007CF4C0_0; 1 drivers
S_00748C50 .scope module, "and1" "andgate" 3 90, 3 62, S_00747468;
 .timescale -9 -12;
v007CF518_0 .alias "a", 0 0, v007D0018_0;
v007CF570_0 .net "b", 0 0, L_007D3898; 1 drivers
v007CF5C8_0 .var "out", 0 0;
E_00755860 .event edge, v007CF518_0, v007CF570_0;
S_00748CD8 .scope module, "and2" "andgate" 3 91, 3 62, S_00747468;
 .timescale -9 -12;
v007CF410_0 .net "a", 0 0, L_007D38D0; 1 drivers
v007CF468_0 .alias "b", 0 0, v007CFEB8_0;
v007CF4C0_0 .var "out", 0 0;
E_007556E0 .event edge, v007CF410_0, v007CF150_0;
S_007492B0 .scope module, "or1" "orgate" 3 92, 3 73, S_00747468;
 .timescale -9 -12;
v007CF308_0 .alias "a", 0 0, v007CF728_0;
v007CF360_0 .alias "b", 0 0, v007CF780_0;
v007CF3B8_0 .var "out", 0 0;
E_007556C0 .event edge, v007CF308_0, v007CF360_0;
S_007474F0 .scope module, "and1" "andgate" 3 55, 3 62, S_007590B0;
 .timescale -9 -12;
v007CF200_0 .alias "a", 0 0, v007CFE08_0;
v007CF258_0 .alias "b", 0 0, v007CFE60_0;
v007CF2B0_0 .var "out", 0 0;
S_00747AC8 .scope module, "and2" "andgate" 3 56, 3 62, S_007590B0;
 .timescale -9 -12;
v007CF0F8_0 .alias "a", 0 0, v007D00C8_0;
v007CF150_0 .alias "b", 0 0, v007CFEB8_0;
v007CF1A8_0 .var "out", 0 0;
E_00755180 .event edge, v007CF0A0_0, v007CF150_0;
S_00759358 .scope module, "or1" "orgate" 3 57, 3 73, S_007590B0;
 .timescale -9 -12;
v007CEFF0_0 .alias "a", 0 0, v007CFE08_0;
v007CF048_0 .alias "b", 0 0, v007CFE60_0;
v007CF0A0_0 .var "out", 0 0;
E_00755000 .event edge, v007CEFF0_0, v007CF048_0;
S_007592D0 .scope module, "or2" "orgate" 3 58, 3 73, S_007590B0;
 .timescale -9 -12;
v007CEEE8_0 .alias "a", 0 0, v007D0070_0;
v007CEF40_0 .alias "b", 0 0, v007CFF68_0;
v007CEF98_0 .var "out", 0 0;
E_00754560 .event edge, v007CEEE8_0, v007CEF40_0;
S_00757A60 .scope module, "fa2" "fulladder" 3 32, 3 44, S_00764180;
 .timescale -9 -12;
L_007CB798 .functor XOR 1, L_007D2EB8, L_007D2F10, C4<0>, C4<0>;
L_007D39E8 .functor XOR 1, L_007CB798, L_007D2F68, C4<0>, C4<0>;
L_007CB488 .functor AND 1, L_007D2EB8, L_007D2F10, C4<1>, C4<1>;
L_007D3A58 .functor OR 1, L_007D2EB8, L_007D2F10, C4<0>, C4<0>;
L_007D3A90 .functor AND 1, L_007D3A58, L_007D2F68, C4<1>, C4<1>;
L_007D3B00 .functor OR 1, L_007CB488, L_007D3A90, C4<0>, C4<0>;
v007CEA70_0 .net *"_s0", 0 0, L_007CB798; 1 drivers
v007CEAC8_0 .net *"_s4", 0 0, L_007CB488; 1 drivers
v007CEB20_0 .net *"_s6", 0 0, L_007D3A58; 1 drivers
v007CEB78_0 .net *"_s8", 0 0, L_007D3A90; 1 drivers
v007CEBD0_0 .net "a", 0 0, L_007D2EB8; 1 drivers
v007CEC28_0 .net "b", 0 0, L_007D2F10; 1 drivers
v007CEC80_0 .net "cin", 0 0, L_007D2F68; 1 drivers
v007CECD8_0 .net8 "cout", 0 0, RS_0078B5F4; 2 drivers
v007CED30_0 .net "q", 0 0, v007CDF10_0; 1 drivers
v007CED88_0 .net8 "sum", 0 0, RS_0078B69C; 2 drivers
v007CEDE0_0 .net "x", 0 0, v007CE5F0_0; 1 drivers
v007CEE38_0 .net "y", 0 0, v007CE018_0; 1 drivers
v007CEE90_0 .net "z", 0 0, v007CDE08_0; 1 drivers
S_007589C8 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00757A60;
 .timescale -9 -12;
L_007D3BE0 .functor NOT 1, L_007D2F10, C4<0>, C4<0>, C4<0>;
L_007D3C18 .functor NOT 1, L_007D2EB8, C4<0>, C4<0>, C4<0>;
v007CE8B8_0 .alias "a", 0 0, v007CEBD0_0;
v007CE910_0 .alias "b", 0 0, v007CEC28_0;
v007CE968_0 .alias "out", 0 0, v007CEDE0_0;
v007CE9C0_0 .net "x", 0 0, v007CE860_0; 1 drivers
v007CEA18_0 .net "y", 0 0, v007CE6F8_0; 1 drivers
S_00758A50 .scope module, "and1" "andgate" 3 90, 3 62, S_007589C8;
 .timescale -9 -12;
v007CE750_0 .alias "a", 0 0, v007CEBD0_0;
v007CE7A8_0 .net "b", 0 0, L_007D3BE0; 1 drivers
v007CE860_0 .var "out", 0 0;
E_00755540 .event edge, v007CDD58_0, v007CE7A8_0;
S_00758AD8 .scope module, "and2" "andgate" 3 91, 3 62, S_007589C8;
 .timescale -9 -12;
v007CE648_0 .net "a", 0 0, L_007D3C18; 1 drivers
v007CE6A0_0 .alias "b", 0 0, v007CEC28_0;
v007CE6F8_0 .var "out", 0 0;
E_00755520 .event edge, v007CE648_0, v007CDDB0_0;
S_00758940 .scope module, "or1" "orgate" 3 92, 3 73, S_007589C8;
 .timescale -9 -12;
v007CE540_0 .alias "a", 0 0, v007CE9C0_0;
v007CE598_0 .alias "b", 0 0, v007CEA18_0;
v007CE5F0_0 .var "out", 0 0;
E_007551A0 .event edge, v007CE540_0, v007CE598_0;
S_007582E0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00757A60;
 .timescale -9 -12;
L_007D3C50 .functor NOT 1, L_007D2F68, C4<0>, C4<0>, C4<0>;
L_007D3C88 .functor NOT 1, v007CE5F0_0, C4<0>, C4<0>, C4<0>;
v007CE388_0 .alias "a", 0 0, v007CEDE0_0;
v007CE3E0_0 .alias "b", 0 0, v007CEC80_0;
v007CE438_0 .alias "out", 0 0, v007CED88_0;
v007CE490_0 .net "x", 0 0, v007CE330_0; 1 drivers
v007CE4E8_0 .net "y", 0 0, v007CE228_0; 1 drivers
S_007588B8 .scope module, "and1" "andgate" 3 90, 3 62, S_007582E0;
 .timescale -9 -12;
v007CE280_0 .alias "a", 0 0, v007CEDE0_0;
v007CE2D8_0 .net "b", 0 0, L_007D3C50; 1 drivers
v007CE330_0 .var "out", 0 0;
E_007550E0 .event edge, v007CE280_0, v007CE2D8_0;
S_00758698 .scope module, "and2" "andgate" 3 91, 3 62, S_007582E0;
 .timescale -9 -12;
v007CE178_0 .net "a", 0 0, L_007D3C88; 1 drivers
v007CE1D0_0 .alias "b", 0 0, v007CEC80_0;
v007CE228_0 .var "out", 0 0;
E_00754F60 .event edge, v007CE178_0, v007CDEB8_0;
S_00758258 .scope module, "or1" "orgate" 3 92, 3 73, S_007582E0;
 .timescale -9 -12;
v007CE070_0 .alias "a", 0 0, v007CE490_0;
v007CE0C8_0 .alias "b", 0 0, v007CE4E8_0;
v007CE120_0 .var "out", 0 0;
E_00754F40 .event edge, v007CE070_0, v007CE0C8_0;
S_00758148 .scope module, "and1" "andgate" 3 55, 3 62, S_00757A60;
 .timescale -9 -12;
v007CDF68_0 .alias "a", 0 0, v007CEBD0_0;
v007CDFC0_0 .alias "b", 0 0, v007CEC28_0;
v007CE018_0 .var "out", 0 0;
S_007581D0 .scope module, "and2" "andgate" 3 56, 3 62, S_00757A60;
 .timescale -9 -12;
v007CDE60_0 .alias "a", 0 0, v007CEE90_0;
v007CDEB8_0 .alias "b", 0 0, v007CEC80_0;
v007CDF10_0 .var "out", 0 0;
E_00754A00 .event edge, v007CDE08_0, v007CDEB8_0;
S_007580C0 .scope module, "or1" "orgate" 3 57, 3 73, S_00757A60;
 .timescale -9 -12;
v007CDD58_0 .alias "a", 0 0, v007CEBD0_0;
v007CDDB0_0 .alias "b", 0 0, v007CEC28_0;
v007CDE08_0 .var "out", 0 0;
E_00754880 .event edge, v007CDD58_0, v007CDDB0_0;
S_00757EA0 .scope module, "or2" "orgate" 3 58, 3 73, S_00757A60;
 .timescale -9 -12;
v007CDC50_0 .alias "a", 0 0, v007CEE38_0;
v007CDCA8_0 .alias "b", 0 0, v007CED30_0;
v007CDD00_0 .var "out", 0 0;
E_00754D20 .event edge, v007CDC50_0, v007CDCA8_0;
S_00757D08 .scope module, "fa3" "fulladder" 3 33, 3 44, S_00764180;
 .timescale -9 -12;
L_007D3978 .functor XOR 1, L_007D3070, L_007D30C8, C4<0>, C4<0>;
L_007D3CC0 .functor XOR 1, L_007D3978, L_007D3120, C4<0>, C4<0>;
L_007CB290 .functor AND 1, L_007D3070, L_007D30C8, C4<1>, C4<1>;
L_007CB5A0 .functor OR 1, L_007D3070, L_007D30C8, C4<0>, C4<0>;
L_007D3D30 .functor AND 1, L_007CB5A0, L_007D3120, C4<1>, C4<1>;
L_007D3DA0 .functor OR 1, L_007CB290, L_007D3D30, C4<0>, C4<0>;
v007CD7D8_0 .net *"_s0", 0 0, L_007D3978; 1 drivers
v007CD830_0 .net *"_s4", 0 0, L_007CB290; 1 drivers
v007CD888_0 .net *"_s6", 0 0, L_007CB5A0; 1 drivers
v007CD8E0_0 .net *"_s8", 0 0, L_007D3D30; 1 drivers
v007CD938_0 .net "a", 0 0, L_007D3070; 1 drivers
v007CD990_0 .net "b", 0 0, L_007D30C8; 1 drivers
v007CD9E8_0 .net "cin", 0 0, L_007D3120; 1 drivers
v007CDA40_0 .net8 "cout", 0 0, RS_0078B3FC; 2 drivers
v007CDA98_0 .net "q", 0 0, v007CCCD8_0; 1 drivers
v007CDAF0_0 .net8 "sum", 0 0, RS_0078B4A4; 2 drivers
v007CDB48_0 .net "x", 0 0, v007CD3B8_0; 1 drivers
v007CDBA0_0 .net "y", 0 0, v007CCDE0_0; 1 drivers
v007CDBF8_0 .net "z", 0 0, v007CCBD0_0; 1 drivers
S_007578C8 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00757D08;
 .timescale -9 -12;
L_007D3E80 .functor NOT 1, L_007D30C8, C4<0>, C4<0>, C4<0>;
L_007D3EB8 .functor NOT 1, L_007D3070, C4<0>, C4<0>, C4<0>;
v007CD620_0 .alias "a", 0 0, v007CD938_0;
v007CD678_0 .alias "b", 0 0, v007CD990_0;
v007CD6D0_0 .alias "out", 0 0, v007CDB48_0;
v007CD728_0 .net "x", 0 0, v007CD5C8_0; 1 drivers
v007CD780_0 .net "y", 0 0, v007CD4C0_0; 1 drivers
S_00757AE8 .scope module, "and1" "andgate" 3 90, 3 62, S_007578C8;
 .timescale -9 -12;
v007CD518_0 .alias "a", 0 0, v007CD938_0;
v007CD570_0 .net "b", 0 0, L_007D3E80; 1 drivers
v007CD5C8_0 .var "out", 0 0;
E_00754DC0 .event edge, v007CCB20_0, v007CD570_0;
S_00757950 .scope module, "and2" "andgate" 3 91, 3 62, S_007578C8;
 .timescale -9 -12;
v007CD410_0 .net "a", 0 0, L_007D3EB8; 1 drivers
v007CD468_0 .alias "b", 0 0, v007CD990_0;
v007CD4C0_0 .var "out", 0 0;
E_00754DA0 .event edge, v007CD410_0, v007CCB78_0;
S_007579D8 .scope module, "or1" "orgate" 3 92, 3 73, S_007578C8;
 .timescale -9 -12;
v007CD308_0 .alias "a", 0 0, v007CD728_0;
v007CD360_0 .alias "b", 0 0, v007CD780_0;
v007CD3B8_0 .var "out", 0 0;
E_00754A20 .event edge, v007CD308_0, v007CD360_0;
S_00757510 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00757D08;
 .timescale -9 -12;
L_007D3EF0 .functor NOT 1, L_007D3120, C4<0>, C4<0>, C4<0>;
L_007D3F28 .functor NOT 1, v007CD3B8_0, C4<0>, C4<0>, C4<0>;
v007CD150_0 .alias "a", 0 0, v007CDB48_0;
v007CD1A8_0 .alias "b", 0 0, v007CD9E8_0;
v007CD200_0 .alias "out", 0 0, v007CDAF0_0;
v007CD258_0 .net "x", 0 0, v007CD0F8_0; 1 drivers
v007CD2B0_0 .net "y", 0 0, v007CCFF0_0; 1 drivers
S_007576A8 .scope module, "and1" "andgate" 3 90, 3 62, S_00757510;
 .timescale -9 -12;
v007CD048_0 .alias "a", 0 0, v007CDB48_0;
v007CD0A0_0 .net "b", 0 0, L_007D3EF0; 1 drivers
v007CD0F8_0 .var "out", 0 0;
E_00754960 .event edge, v007CD048_0, v007CD0A0_0;
S_00757400 .scope module, "and2" "andgate" 3 91, 3 62, S_00757510;
 .timescale -9 -12;
v007CCF40_0 .net "a", 0 0, L_007D3F28; 1 drivers
v007CCF98_0 .alias "b", 0 0, v007CD9E8_0;
v007CCFF0_0 .var "out", 0 0;
E_007547E0 .event edge, v007CCF40_0, v007CCC80_0;
S_00757488 .scope module, "or1" "orgate" 3 92, 3 73, S_00757510;
 .timescale -9 -12;
v007CCE38_0 .alias "a", 0 0, v007CD258_0;
v007CCE90_0 .alias "b", 0 0, v007CD2B0_0;
v007CCEE8_0 .var "out", 0 0;
E_007547C0 .event edge, v007CCE38_0, v007CCE90_0;
S_00757598 .scope module, "and1" "andgate" 3 55, 3 62, S_00757D08;
 .timescale -9 -12;
v007CCD30_0 .alias "a", 0 0, v007CD938_0;
v007CCD88_0 .alias "b", 0 0, v007CD990_0;
v007CCDE0_0 .var "out", 0 0;
S_00757B70 .scope module, "and2" "andgate" 3 56, 3 62, S_00757D08;
 .timescale -9 -12;
v007CCC28_0 .alias "a", 0 0, v007CDBF8_0;
v007CCC80_0 .alias "b", 0 0, v007CD9E8_0;
v007CCCD8_0 .var "out", 0 0;
E_007544E0 .event edge, v007CCBD0_0, v007CCC80_0;
S_00757BF8 .scope module, "or1" "orgate" 3 57, 3 73, S_00757D08;
 .timescale -9 -12;
v007CCB20_0 .alias "a", 0 0, v007CD938_0;
v007CCB78_0 .alias "b", 0 0, v007CD990_0;
v007CCBD0_0 .var "out", 0 0;
E_00754580 .event edge, v007CCB20_0, v007CCB78_0;
S_00757C80 .scope module, "or2" "orgate" 3 58, 3 73, S_00757D08;
 .timescale -9 -12;
v007CCA18_0 .alias "a", 0 0, v007CDBA0_0;
v007CCA70_0 .alias "b", 0 0, v007CDA98_0;
v007CCAC8_0 .var "out", 0 0;
E_00755B20 .event edge, v007CCA18_0, v007CCA70_0;
S_00758E90 .scope module, "fa4" "fulladder" 3 34, 3 44, S_00764180;
 .timescale -9 -12;
L_007CB3A8 .functor XOR 1, L_007D3228, L_007D3280, C4<0>, C4<0>;
L_007D39B0 .functor XOR 1, L_007CB3A8, L_007D32D8, C4<0>, C4<0>;
L_007CB098 .functor AND 1, L_007D3228, L_007D3280, C4<1>, C4<1>;
L_007D3908 .functor OR 1, L_007D3228, L_007D3280, C4<0>, C4<0>;
L_007D3F60 .functor AND 1, L_007D3908, L_007D32D8, C4<1>, C4<1>;
L_007D3FD0 .functor OR 1, L_007CB098, L_007D3F60, C4<0>, C4<0>;
v007CC570_0 .net *"_s0", 0 0, L_007CB3A8; 1 drivers
v007CC5C8_0 .net *"_s4", 0 0, L_007CB098; 1 drivers
v007CC620_0 .net *"_s6", 0 0, L_007D3908; 1 drivers
v007CC678_0 .net *"_s8", 0 0, L_007D3F60; 1 drivers
v007CC6D0_0 .net "a", 0 0, L_007D3228; 1 drivers
v007CC728_0 .net "b", 0 0, L_007D3280; 1 drivers
v007CC780_0 .net "cin", 0 0, L_007D32D8; 1 drivers
v007CC7D8_0 .net8 "cout", 0 0, RS_0078B204; 2 drivers
v007CC860_0 .net "q", 0 0, v007CBA70_0; 1 drivers
v007CC8B8_0 .net8 "sum", 0 0, RS_0078B2AC; 2 drivers
v007CC910_0 .net "x", 0 0, v007CC150_0; 1 drivers
v007CC968_0 .net "y", 0 0, v007CBB78_0; 1 drivers
v007CC9C0_0 .net "z", 0 0, v007CB968_0; 1 drivers
S_00758478 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00758E90;
 .timescale -9 -12;
L_007D50D0 .functor NOT 1, L_007D3280, C4<0>, C4<0>, C4<0>;
L_007D5108 .functor NOT 1, L_007D3228, C4<0>, C4<0>, C4<0>;
v007CC3B8_0 .alias "a", 0 0, v007CC6D0_0;
v007CC410_0 .alias "b", 0 0, v007CC728_0;
v007CC468_0 .alias "out", 0 0, v007CC910_0;
v007CC4C0_0 .net "x", 0 0, v007CC360_0; 1 drivers
v007CC518_0 .net "y", 0 0, v007CC258_0; 1 drivers
S_00757D90 .scope module, "and1" "andgate" 3 90, 3 62, S_00758478;
 .timescale -9 -12;
v007CC2B0_0 .alias "a", 0 0, v007CC6D0_0;
v007CC308_0 .net "b", 0 0, L_007D50D0; 1 drivers
v007CC360_0 .var "out", 0 0;
E_00754640 .event edge, v007CB8B8_0, v007CC308_0;
S_00758368 .scope module, "and2" "andgate" 3 91, 3 62, S_00758478;
 .timescale -9 -12;
v007CC1A8_0 .net "a", 0 0, L_007D5108; 1 drivers
v007CC200_0 .alias "b", 0 0, v007CC728_0;
v007CC258_0 .var "out", 0 0;
E_00754620 .event edge, v007CC1A8_0, v007CB910_0;
S_007583F0 .scope module, "or1" "orgate" 3 92, 3 73, S_00758478;
 .timescale -9 -12;
v007CC0A0_0 .alias "a", 0 0, v007CC4C0_0;
v007CC0F8_0 .alias "b", 0 0, v007CC518_0;
v007CC150_0 .var "out", 0 0;
E_00754500 .event edge, v007CC0A0_0, v007CC0F8_0;
S_00758BE8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00758E90;
 .timescale -9 -12;
L_007D5140 .functor NOT 1, L_007D32D8, C4<0>, C4<0>, C4<0>;
L_007D5178 .functor NOT 1, v007CC150_0, C4<0>, C4<0>, C4<0>;
v007CBEE8_0 .alias "a", 0 0, v007CC910_0;
v007CBF40_0 .alias "b", 0 0, v007CC780_0;
v007CBF98_0 .alias "out", 0 0, v007CC8B8_0;
v007CBFF0_0 .net "x", 0 0, v007CBE90_0; 1 drivers
v007CC048_0 .net "y", 0 0, v007CBD88_0; 1 drivers
S_00758500 .scope module, "and1" "andgate" 3 90, 3 62, S_00758BE8;
 .timescale -9 -12;
v007CBDE0_0 .alias "a", 0 0, v007CC910_0;
v007CBE38_0 .net "b", 0 0, L_007D5140; 1 drivers
v007CBE90_0 .var "out", 0 0;
E_007544A0 .event edge, v007CBDE0_0, v007CBE38_0;
S_00758588 .scope module, "and2" "andgate" 3 91, 3 62, S_00758BE8;
 .timescale -9 -12;
v007CBCD8_0 .net "a", 0 0, L_007D5178; 1 drivers
v007CBD30_0 .alias "b", 0 0, v007CC780_0;
v007CBD88_0 .var "out", 0 0;
E_00754540 .event edge, v007CBCD8_0, v007CBA18_0;
S_00758B60 .scope module, "or1" "orgate" 3 92, 3 73, S_00758BE8;
 .timescale -9 -12;
v007CBBD0_0 .alias "a", 0 0, v007CBFF0_0;
v007CBC28_0 .alias "b", 0 0, v007CC048_0;
v007CBC80_0 .var "out", 0 0;
E_00754520 .event edge, v007CBBD0_0, v007CBC28_0;
S_00758C70 .scope module, "and1" "andgate" 3 55, 3 62, S_00758E90;
 .timescale -9 -12;
v007CBAC8_0 .alias "a", 0 0, v007CC6D0_0;
v007CBB20_0 .alias "b", 0 0, v007CC728_0;
v007CBB78_0 .var "out", 0 0;
S_00758CF8 .scope module, "and2" "andgate" 3 56, 3 62, S_00758E90;
 .timescale -9 -12;
v007CB9C0_0 .alias "a", 0 0, v007CC9C0_0;
v007CBA18_0 .alias "b", 0 0, v007CC780_0;
v007CBA70_0 .var "out", 0 0;
E_00754CA0 .event edge, v007CB968_0, v007CBA18_0;
S_00758D80 .scope module, "or1" "orgate" 3 57, 3 73, S_00758E90;
 .timescale -9 -12;
v007CB8B8_0 .alias "a", 0 0, v007CC6D0_0;
v007CB910_0 .alias "b", 0 0, v007CC728_0;
v007CB968_0 .var "out", 0 0;
E_00754D40 .event edge, v007CB8B8_0, v007CB910_0;
S_00758E08 .scope module, "or2" "orgate" 3 58, 3 73, S_00758E90;
 .timescale -9 -12;
v007CAF80_0 .alias "a", 0 0, v007CC968_0;
v007CAFD8_0 .alias "b", 0 0, v007CC860_0;
v007CB860_0 .var "out", 0 0;
E_00755CE0 .event edge, v007CAF80_0, v007CAFD8_0;
S_007637F0 .scope module, "fa5" "fulladder" 3 35, 3 44, S_00764180;
 .timescale -9 -12;
L_007CB1B0 .functor XOR 1, L_007D33E0, L_007D3438, C4<0>, C4<0>;
L_007D51B0 .functor XOR 1, L_007CB1B0, L_007D3490, C4<0>, C4<0>;
L_007C5680 .functor AND 1, L_007D33E0, L_007D3438, C4<1>, C4<1>;
L_007D5220 .functor OR 1, L_007D33E0, L_007D3438, C4<0>, C4<0>;
L_007D5258 .functor AND 1, L_007D5220, L_007D3490, C4<1>, C4<1>;
L_007D52C8 .functor OR 1, L_007C5680, L_007D5258, C4<0>, C4<0>;
v007CAB08_0 .net *"_s0", 0 0, L_007CB1B0; 1 drivers
v007CAB60_0 .net *"_s4", 0 0, L_007C5680; 1 drivers
v007CABB8_0 .net *"_s6", 0 0, L_007D5220; 1 drivers
v007CAC10_0 .net *"_s8", 0 0, L_007D5258; 1 drivers
v007CAC68_0 .net "a", 0 0, L_007D33E0; 1 drivers
v007CACC0_0 .net "b", 0 0, L_007D3438; 1 drivers
v007CAD18_0 .net "cin", 0 0, L_007D3490; 1 drivers
v007CAD70_0 .net8 "cout", 0 0, RS_0078B00C; 2 drivers
v007CADC8_0 .net "q", 0 0, v007C9FD8_0; 1 drivers
v007CAE20_0 .net8 "sum", 0 0, RS_0078B0B4; 2 drivers
v007CAE78_0 .net "x", 0 0, v007CA6E8_0; 1 drivers
v007CAED0_0 .net "y", 0 0, v007CA110_0; 1 drivers
v007CAF28_0 .net "z", 0 0, v007C9ED0_0; 1 drivers
S_00764758 .scope module, "xor1" "xorgate" 3 53, 3 84, S_007637F0;
 .timescale -9 -12;
L_007D53A8 .functor NOT 1, L_007D3438, C4<0>, C4<0>, C4<0>;
L_007D53E0 .functor NOT 1, L_007D33E0, C4<0>, C4<0>, C4<0>;
v007CA950_0 .alias "a", 0 0, v007CAC68_0;
v007CA9A8_0 .alias "b", 0 0, v007CACC0_0;
v007CAA00_0 .alias "out", 0 0, v007CAE78_0;
v007CAA58_0 .net "x", 0 0, v007CA8F8_0; 1 drivers
v007CAAB0_0 .net "y", 0 0, v007CA7F0_0; 1 drivers
S_00758F18 .scope module, "and1" "andgate" 3 90, 3 62, S_00764758;
 .timescale -9 -12;
v007CA848_0 .alias "a", 0 0, v007CAC68_0;
v007CA8A0_0 .net "b", 0 0, L_007D53A8; 1 drivers
v007CA8F8_0 .var "out", 0 0;
E_00754C40 .event edge, v007C9E20_0, v007CA8A0_0;
S_00758FA0 .scope module, "and2" "andgate" 3 91, 3 62, S_00764758;
 .timescale -9 -12;
v007CA740_0 .net "a", 0 0, L_007D53E0; 1 drivers
v007CA798_0 .alias "b", 0 0, v007CACC0_0;
v007CA7F0_0 .var "out", 0 0;
E_00754C20 .event edge, v007CA740_0, v007C9E78_0;
S_007646D0 .scope module, "or1" "orgate" 3 92, 3 73, S_00764758;
 .timescale -9 -12;
v007CA638_0 .alias "a", 0 0, v007CAA58_0;
v007CA690_0 .alias "b", 0 0, v007CAAB0_0;
v007CA6E8_0 .var "out", 0 0;
E_00754CC0 .event edge, v007CA638_0, v007CA690_0;
S_00764070 .scope module, "xor2" "xorgate" 3 54, 3 84, S_007637F0;
 .timescale -9 -12;
L_007D5418 .functor NOT 1, L_007D3490, C4<0>, C4<0>, C4<0>;
L_007D5450 .functor NOT 1, v007CA6E8_0, C4<0>, C4<0>, C4<0>;
v007CA480_0 .alias "a", 0 0, v007CAE78_0;
v007CA4D8_0 .alias "b", 0 0, v007CAD18_0;
v007CA530_0 .alias "out", 0 0, v007CAE20_0;
v007CA588_0 .net "x", 0 0, v007CA428_0; 1 drivers
v007CA5E0_0 .net "y", 0 0, v007CA320_0; 1 drivers
S_00764648 .scope module, "and1" "andgate" 3 90, 3 62, S_00764070;
 .timescale -9 -12;
v007CA378_0 .alias "a", 0 0, v007CAE78_0;
v007CA3D0_0 .net "b", 0 0, L_007D5418; 1 drivers
v007CA428_0 .var "out", 0 0;
E_00754C60 .event edge, v007CA378_0, v007CA3D0_0;
S_00764428 .scope module, "and2" "andgate" 3 91, 3 62, S_00764070;
 .timescale -9 -12;
v007CA270_0 .net "a", 0 0, L_007D5450; 1 drivers
v007CA2C8_0 .alias "b", 0 0, v007CAD18_0;
v007CA320_0 .var "out", 0 0;
E_00754D00 .event edge, v007CA270_0, v007C9F80_0;
S_00763FE8 .scope module, "or1" "orgate" 3 92, 3 73, S_00764070;
 .timescale -9 -12;
v007CA168_0 .alias "a", 0 0, v007CA588_0;
v007CA1C0_0 .alias "b", 0 0, v007CA5E0_0;
v007CA218_0 .var "out", 0 0;
E_00754CE0 .event edge, v007CA168_0, v007CA1C0_0;
S_00763ED8 .scope module, "and1" "andgate" 3 55, 3 62, S_007637F0;
 .timescale -9 -12;
v007CA060_0 .alias "a", 0 0, v007CAC68_0;
v007CA0B8_0 .alias "b", 0 0, v007CACC0_0;
v007CA110_0 .var "out", 0 0;
S_00763F60 .scope module, "and2" "andgate" 3 56, 3 62, S_007637F0;
 .timescale -9 -12;
v007C9F28_0 .alias "a", 0 0, v007CAF28_0;
v007C9F80_0 .alias "b", 0 0, v007CAD18_0;
v007C9FD8_0 .var "out", 0 0;
E_00755460 .event edge, v007C9ED0_0, v007C9F80_0;
S_00763E50 .scope module, "or1" "orgate" 3 57, 3 73, S_007637F0;
 .timescale -9 -12;
v007C9E20_0 .alias "a", 0 0, v007CAC68_0;
v007C9E78_0 .alias "b", 0 0, v007CACC0_0;
v007C9ED0_0 .var "out", 0 0;
E_00755B40 .event edge, v007C9E20_0, v007C9E78_0;
S_00763C30 .scope module, "or2" "orgate" 3 58, 3 73, S_007637F0;
 .timescale -9 -12;
v007C9D18_0 .alias "a", 0 0, v007CAED0_0;
v007C9D70_0 .alias "b", 0 0, v007CADC8_0;
v007C9DC8_0 .var "out", 0 0;
E_00755D20 .event edge, v007C9D18_0, v007C9D70_0;
S_00762910 .scope module, "fa6" "fulladder" 3 36, 3 44, S_00764180;
 .timescale -9 -12;
L_007C5798 .functor XOR 1, L_007D3598, L_007D35F0, C4<0>, C4<0>;
L_007D5488 .functor XOR 1, L_007C5798, L_007D3648, C4<0>, C4<0>;
L_007C5488 .functor AND 1, L_007D3598, L_007D35F0, C4<1>, C4<1>;
L_007D54F8 .functor OR 1, L_007D3598, L_007D35F0, C4<0>, C4<0>;
L_007D5530 .functor AND 1, L_007D54F8, L_007D3648, C4<1>, C4<1>;
L_007D55A0 .functor OR 1, L_007C5488, L_007D5530, C4<0>, C4<0>;
v007C98A0_0 .net *"_s0", 0 0, L_007C5798; 1 drivers
v007C98F8_0 .net *"_s4", 0 0, L_007C5488; 1 drivers
v007C9950_0 .net *"_s6", 0 0, L_007D54F8; 1 drivers
v007C99A8_0 .net *"_s8", 0 0, L_007D5530; 1 drivers
v007C9A00_0 .net "a", 0 0, L_007D3598; 1 drivers
v007C9A58_0 .net "b", 0 0, L_007D35F0; 1 drivers
v007C9AB0_0 .net "cin", 0 0, L_007D3648; 1 drivers
v007C9B08_0 .net8 "cout", 0 0, RS_0078AE14; 2 drivers
v007C9B60_0 .net "q", 0 0, v007C8D70_0; 1 drivers
v007C9BB8_0 .net8 "sum", 0 0, RS_0078AEBC; 2 drivers
v007C9C10_0 .net "x", 0 0, v007C9480_0; 1 drivers
v007C9C68_0 .net "y", 0 0, v007C8E78_0; 1 drivers
v007C9CC0_0 .net "z", 0 0, v007C8C68_0; 1 drivers
S_00763658 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00762910;
 .timescale -9 -12;
L_007D5680 .functor NOT 1, L_007D35F0, C4<0>, C4<0>, C4<0>;
L_007D56B8 .functor NOT 1, L_007D3598, C4<0>, C4<0>, C4<0>;
v007C96E8_0 .alias "a", 0 0, v007C9A00_0;
v007C9740_0 .alias "b", 0 0, v007C9A58_0;
v007C9798_0 .alias "out", 0 0, v007C9C10_0;
v007C97F0_0 .net "x", 0 0, v007C9690_0; 1 drivers
v007C9848_0 .net "y", 0 0, v007C9588_0; 1 drivers
S_00763878 .scope module, "and1" "andgate" 3 90, 3 62, S_00763658;
 .timescale -9 -12;
v007C95E0_0 .alias "a", 0 0, v007C9A00_0;
v007C9638_0 .net "b", 0 0, L_007D5680; 1 drivers
v007C9690_0 .var "out", 0 0;
E_00755400 .event edge, v007C8BB8_0, v007C9638_0;
S_007636E0 .scope module, "and2" "andgate" 3 91, 3 62, S_00763658;
 .timescale -9 -12;
v007C94D8_0 .net "a", 0 0, L_007D56B8; 1 drivers
v007C9530_0 .alias "b", 0 0, v007C9A58_0;
v007C9588_0 .var "out", 0 0;
E_007553E0 .event edge, v007C94D8_0, v007C8C10_0;
S_00763768 .scope module, "or1" "orgate" 3 92, 3 73, S_00763658;
 .timescale -9 -12;
v007C93D0_0 .alias "a", 0 0, v007C97F0_0;
v007C9428_0 .alias "b", 0 0, v007C9848_0;
v007C9480_0 .var "out", 0 0;
E_00755480 .event edge, v007C93D0_0, v007C9428_0;
S_00762EE8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00762910;
 .timescale -9 -12;
L_007D56F0 .functor NOT 1, L_007D3648, C4<0>, C4<0>, C4<0>;
L_007D5728 .functor NOT 1, v007C9480_0, C4<0>, C4<0>, C4<0>;
v007C9218_0 .alias "a", 0 0, v007C9C10_0;
v007C9270_0 .alias "b", 0 0, v007C9AB0_0;
v007C92C8_0 .alias "out", 0 0, v007C9BB8_0;
v007C9320_0 .net "x", 0 0, v007C91C0_0; 1 drivers
v007C9378_0 .net "y", 0 0, v007C90B8_0; 1 drivers
S_00763438 .scope module, "and1" "andgate" 3 90, 3 62, S_00762EE8;
 .timescale -9 -12;
v007C9110_0 .alias "a", 0 0, v007C9C10_0;
v007C9168_0 .net "b", 0 0, L_007D56F0; 1 drivers
v007C91C0_0 .var "out", 0 0;
E_00755420 .event edge, v007C9110_0, v007C9168_0;
S_00762FF8 .scope module, "and2" "andgate" 3 91, 3 62, S_00762EE8;
 .timescale -9 -12;
v007C8FD8_0 .net "a", 0 0, L_007D5728; 1 drivers
v007C9060_0 .alias "b", 0 0, v007C9AB0_0;
v007C90B8_0 .var "out", 0 0;
E_007554C0 .event edge, v007C8FD8_0, v007C8D18_0;
S_00763080 .scope module, "or1" "orgate" 3 92, 3 73, S_00762EE8;
 .timescale -9 -12;
v007C8ED0_0 .alias "a", 0 0, v007C9320_0;
v007C8F28_0 .alias "b", 0 0, v007C9378_0;
v007C8F80_0 .var "out", 0 0;
E_007554A0 .event edge, v007C8ED0_0, v007C8F28_0;
S_00762F70 .scope module, "and1" "andgate" 3 55, 3 62, S_00762910;
 .timescale -9 -12;
v007C8DC8_0 .alias "a", 0 0, v007C9A00_0;
v007C8E20_0 .alias "b", 0 0, v007C9A58_0;
v007C8E78_0 .var "out", 0 0;
S_00762E60 .scope module, "and2" "andgate" 3 56, 3 62, S_00762910;
 .timescale -9 -12;
v007C8CC0_0 .alias "a", 0 0, v007C9CC0_0;
v007C8D18_0 .alias "b", 0 0, v007C9AB0_0;
v007C8D70_0 .var "out", 0 0;
E_00755C20 .event edge, v007C8C68_0, v007C8D18_0;
S_00762C40 .scope module, "or1" "orgate" 3 57, 3 73, S_00762910;
 .timescale -9 -12;
v007C8BB8_0 .alias "a", 0 0, v007C9A00_0;
v007C8C10_0 .alias "b", 0 0, v007C9A58_0;
v007C8C68_0 .var "out", 0 0;
E_00755C80 .event edge, v007C8BB8_0, v007C8C10_0;
S_00762888 .scope module, "or2" "orgate" 3 58, 3 73, S_00762910;
 .timescale -9 -12;
v007C8AB0_0 .alias "a", 0 0, v007C9C68_0;
v007C8B08_0 .alias "b", 0 0, v007C9B60_0;
v007C8B60_0 .var "out", 0 0;
E_007788B8 .event edge, v007C8AB0_0, v007C8B08_0;
S_00762A20 .scope module, "fa7" "fulladder" 3 37, 3 44, S_00764180;
 .timescale -9 -12;
L_007C55A0 .functor XOR 1, L_007D3750, L_007D37A8, C4<0>, C4<0>;
L_007D5760 .functor XOR 1, L_007C55A0, L_007D8418, C4<0>, C4<0>;
L_007C50D0 .functor AND 1, L_007D3750, L_007D37A8, C4<1>, C4<1>;
L_007D57D0 .functor OR 1, L_007D3750, L_007D37A8, C4<0>, C4<0>;
L_007D5808 .functor AND 1, L_007D57D0, L_007D8418, C4<1>, C4<1>;
L_007D5AF0 .functor OR 1, L_007C50D0, L_007D5808, C4<0>, C4<0>;
v007C8638_0 .net *"_s0", 0 0, L_007C55A0; 1 drivers
v007C8690_0 .net *"_s4", 0 0, L_007C50D0; 1 drivers
v007C86E8_0 .net *"_s6", 0 0, L_007D57D0; 1 drivers
v007C8740_0 .net *"_s8", 0 0, L_007D5808; 1 drivers
v007C8798_0 .net "a", 0 0, L_007D3750; 1 drivers
v007C87F0_0 .net "b", 0 0, L_007D37A8; 1 drivers
v007C8848_0 .net "cin", 0 0, L_007D8418; 1 drivers
v007C88A0_0 .net8 "cout", 0 0, RS_0078AC1C; 2 drivers
v007C88F8_0 .net "q", 0 0, v007C7308_0; 1 drivers
v007C8950_0 .net8 "sum", 0 0, RS_0078ACC4; 2 drivers
v007C89A8_0 .net "x", 0 0, v007C8218_0; 1 drivers
v007C8A00_0 .net "y", 0 0, v007C7410_0; 1 drivers
v007C8A58_0 .net "z", 0 0, v007C7200_0; 1 drivers
S_00763218 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00762A20;
 .timescale -9 -12;
L_007D5BD0 .functor NOT 1, L_007D37A8, C4<0>, C4<0>, C4<0>;
L_007D5C08 .functor NOT 1, L_007D3750, C4<0>, C4<0>, C4<0>;
v007C8480_0 .alias "a", 0 0, v007C8798_0;
v007C84D8_0 .alias "b", 0 0, v007C87F0_0;
v007C8530_0 .alias "out", 0 0, v007C89A8_0;
v007C8588_0 .net "x", 0 0, v007C8428_0; 1 drivers
v007C85E0_0 .net "y", 0 0, v007C8320_0; 1 drivers
S_00762800 .scope module, "and1" "andgate" 3 90, 3 62, S_00763218;
 .timescale -9 -12;
v007C8378_0 .alias "a", 0 0, v007C8798_0;
v007C83D0_0 .net "b", 0 0, L_007D5BD0; 1 drivers
v007C8428_0 .var "out", 0 0;
E_00755BC0 .event edge, v007C7150_0, v007C83D0_0;
S_00762998 .scope module, "and2" "andgate" 3 91, 3 62, S_00763218;
 .timescale -9 -12;
v007C8270_0 .net "a", 0 0, L_007D5C08; 1 drivers
v007C82C8_0 .alias "b", 0 0, v007C87F0_0;
v007C8320_0 .var "out", 0 0;
E_00755BA0 .event edge, v007C8270_0, v007C71A8_0;
S_00763190 .scope module, "or1" "orgate" 3 92, 3 73, S_00763218;
 .timescale -9 -12;
v007C8168_0 .alias "a", 0 0, v007C8588_0;
v007C81C0_0 .alias "b", 0 0, v007C85E0_0;
v007C8218_0 .var "out", 0 0;
E_00755C40 .event edge, v007C8168_0, v007C81C0_0;
S_00763988 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00762A20;
 .timescale -9 -12;
L_007D5C40 .functor NOT 1, L_007D8418, C4<0>, C4<0>, C4<0>;
L_007D5C78 .functor NOT 1, v007C8218_0, C4<0>, C4<0>, C4<0>;
v007C7780_0 .alias "a", 0 0, v007C89A8_0;
v007C77D8_0 .alias "b", 0 0, v007C8848_0;
v007C8060_0 .alias "out", 0 0, v007C8950_0;
v007C80B8_0 .net "x", 0 0, v007C7728_0; 1 drivers
v007C8110_0 .net "y", 0 0, v007C7620_0; 1 drivers
S_007632A0 .scope module, "and1" "andgate" 3 90, 3 62, S_00763988;
 .timescale -9 -12;
v007C7678_0 .alias "a", 0 0, v007C89A8_0;
v007C76D0_0 .net "b", 0 0, L_007D5C40; 1 drivers
v007C7728_0 .var "out", 0 0;
E_00755BE0 .event edge, v007C7678_0, v007C76D0_0;
S_00763328 .scope module, "and2" "andgate" 3 91, 3 62, S_00763988;
 .timescale -9 -12;
v007C7570_0 .net "a", 0 0, L_007D5C78; 1 drivers
v007C75C8_0 .alias "b", 0 0, v007C8848_0;
v007C7620_0 .var "out", 0 0;
E_00755C60 .event edge, v007C7570_0, v007C72B0_0;
S_00763900 .scope module, "or1" "orgate" 3 92, 3 73, S_00763988;
 .timescale -9 -12;
v007C7468_0 .alias "a", 0 0, v007C80B8_0;
v007C74C0_0 .alias "b", 0 0, v007C8110_0;
v007C7518_0 .var "out", 0 0;
E_00755CA0 .event edge, v007C7468_0, v007C74C0_0;
S_00763A10 .scope module, "and1" "andgate" 3 55, 3 62, S_00762A20;
 .timescale -9 -12;
v007C7360_0 .alias "a", 0 0, v007C8798_0;
v007C73B8_0 .alias "b", 0 0, v007C87F0_0;
v007C7410_0 .var "out", 0 0;
S_00763A98 .scope module, "and2" "andgate" 3 56, 3 62, S_00762A20;
 .timescale -9 -12;
v007C7258_0 .alias "a", 0 0, v007C8A58_0;
v007C72B0_0 .alias "b", 0 0, v007C8848_0;
v007C7308_0 .var "out", 0 0;
E_00778738 .event edge, v007C7200_0, v007C72B0_0;
S_00763B20 .scope module, "or1" "orgate" 3 57, 3 73, S_00762A20;
 .timescale -9 -12;
v007C7150_0 .alias "a", 0 0, v007C8798_0;
v007C71A8_0 .alias "b", 0 0, v007C87F0_0;
v007C7200_0 .var "out", 0 0;
E_00778938 .event edge, v007C7150_0, v007C71A8_0;
S_007640F8 .scope module, "or2" "orgate" 3 58, 3 73, S_00762A20;
 .timescale -9 -12;
v007C7048_0 .alias "a", 0 0, v007C8A00_0;
v007C70A0_0 .alias "b", 0 0, v007C88F8_0;
v007C70F8_0 .var "out", 0 0;
E_00777C18 .event edge, v007C7048_0, v007C70A0_0;
S_007739B8 .scope module, "F1" "RCA_8bit" 3 14, 3 19, S_00773B50;
 .timescale -9 -12;
v007C6E38_0 .net "a", 7 0, L_007D9440; 1 drivers
v007C6E90_0 .net "b", 7 0, L_007D9498; 1 drivers
RS_0078ABA4/0/0 .resolv tri, L_007D8788, L_007D8940, L_007D8AF8, L_007D8CB0;
RS_0078ABA4/0/4 .resolv tri, L_007D8E68, L_007D9020, L_007D91D8, L_007D9390;
RS_0078ABA4 .resolv tri, RS_0078ABA4/0/0, RS_0078ABA4/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v007C6EE8_0 .net8 "c", 7 0, RS_0078ABA4; 8 drivers
v007C6F40_0 .alias "cin", 0 0, v007D2728_0;
v007C6F98_0 .alias "cout", 0 0, v007D2938_0;
v007C6FF0_0 .net8 "sum", 7 0, RS_0078ABD4; 8 drivers
L_007D8680 .part L_007D9440, 0, 1;
L_007D86D8 .part L_007D9498, 0, 1;
RS_0078AA54 .resolv tri, v007C60A0_0, L_007D5D58, C4<z>, C4<z>;
L_007D8730 .part/pv RS_0078AA54, 0, 1, 8;
RS_0078A9AC .resolv tri, v007C5C80_0, L_007D5EA8, C4<z>, C4<z>;
L_007D8788 .part/pv RS_0078A9AC, 0, 1, 8;
L_007D87E0 .part L_007D9440, 1, 1;
L_007D8838 .part L_007D9498, 1, 1;
L_007D8890 .part RS_0078ABA4, 0, 1;
RS_0078A85C .resolv tri, v007C4638_0, L_007D6068, C4<z>, C4<z>;
L_007D88E8 .part/pv RS_0078A85C, 1, 1, 8;
RS_0078A7B4 .resolv tri, v007C4218_0, L_007D6180, C4<z>, C4<z>;
L_007D8940 .part/pv RS_0078A7B4, 1, 1, 8;
L_007D8998 .part L_007D9440, 2, 1;
L_007D89F0 .part L_007D9498, 2, 1;
L_007D8A48 .part RS_0078ABA4, 1, 1;
RS_0078A664 .resolv tri, v007C33D0_0, L_007DA7D0, C4<z>, C4<z>;
L_007D8AA0 .part/pv RS_0078A664, 2, 1, 8;
RS_0078A5BC .resolv tri, v007C1F80_0, L_007DA8E8, C4<z>, C4<z>;
L_007D8AF8 .part/pv RS_0078A5BC, 2, 1, 8;
L_007D8B50 .part L_007D9440, 3, 1;
L_007D8BA8 .part L_007D9498, 3, 1;
L_007D8C00 .part RS_0078ABA4, 2, 1;
RS_0078A46C .resolv tri, v007C1168_0, L_007DAAA8, C4<z>, C4<z>;
L_007D8C58 .part/pv RS_0078A46C, 3, 1, 8;
RS_0078A3C4 .resolv tri, v007C0D18_0, L_007DAB88, C4<z>, C4<z>;
L_007D8CB0 .part/pv RS_0078A3C4, 3, 1, 8;
L_007D8D08 .part L_007D9440, 4, 1;
L_007D8D60 .part L_007D9498, 4, 1;
L_007D8DB8 .part RS_0078ABA4, 3, 1;
RS_0078A274 .resolv tri, v007BEE48_0, L_007DA798, C4<z>, C4<z>;
L_007D8E10 .part/pv RS_0078A274, 4, 1, 8;
RS_0078A1CC .resolv tri, v007BEA28_0, L_007DADB8, C4<z>, C4<z>;
L_007D8E68 .part/pv RS_0078A1CC, 4, 1, 8;
L_007D8EC0 .part L_007D9440, 5, 1;
L_007D8F18 .part L_007D9498, 5, 1;
L_007D8F70 .part RS_0078ABA4, 4, 1;
RS_0078A07C .resolv tri, v007BBBE0_0, L_007DAF98, C4<z>, C4<z>;
L_007D8FC8 .part/pv RS_0078A07C, 5, 1, 8;
RS_00789FD4 .resolv tri, v007BB7C0_0, L_007DB0B0, C4<z>, C4<z>;
L_007D9020 .part/pv RS_00789FD4, 5, 1, 8;
L_007D9078 .part L_007D9440, 6, 1;
L_007D90D0 .part L_007D9498, 6, 1;
L_007D9128 .part RS_0078ABA4, 5, 1;
RS_00789E84 .resolv tri, v007BA578_0, L_007DB270, C4<z>, C4<z>;
L_007D9180 .part/pv RS_00789E84, 6, 1, 8;
RS_00789DDC .resolv tri, v007BA158_0, L_007DB388, C4<z>, C4<z>;
L_007D91D8 .part/pv RS_00789DDC, 6, 1, 8;
L_007D9230 .part L_007D9440, 7, 1;
L_007D9288 .part L_007D9498, 7, 1;
L_007D92E0 .part RS_0078ABA4, 6, 1;
RS_00789C8C .resolv tri, v0077E950_0, L_007DB548, C4<z>, C4<z>;
L_007D9338 .part/pv RS_00789C8C, 7, 1, 8;
RS_00789BE4 .resolv tri, v0077E530_0, L_007DB680, C4<z>, C4<z>;
L_007D9390 .part/pv RS_00789BE4, 7, 1, 8;
L_007D93E8 .part RS_0078ABA4, 7, 1;
S_00775A20 .scope module, "fa0" "fulladder" 3 30, 3 44, S_007739B8;
 .timescale -9 -12;
L_007D5D20 .functor XOR 1, L_007D8680, L_007D86D8, C4<0>, C4<0>;
L_007D5D58 .functor XOR 1, L_007D5D20, L_007D8520, C4<0>, C4<0>;
L_007D5DC8 .functor AND 1, L_007D8680, L_007D86D8, C4<1>, C4<1>;
L_007D5E00 .functor OR 1, L_007D8680, L_007D86D8, C4<0>, C4<0>;
L_007D5E38 .functor AND 1, L_007D5E00, L_007D8520, C4<1>, C4<1>;
L_007D5EA8 .functor OR 1, L_007D5DC8, L_007D5E38, C4<0>, C4<0>;
v007C69C0_0 .net *"_s0", 0 0, L_007D5D20; 1 drivers
v007C6A18_0 .net *"_s4", 0 0, L_007D5DC8; 1 drivers
v007C6A70_0 .net *"_s6", 0 0, L_007D5E00; 1 drivers
v007C6AC8_0 .net *"_s8", 0 0, L_007D5E38; 1 drivers
v007C6B20_0 .net "a", 0 0, L_007D8680; 1 drivers
v007C6B78_0 .net "b", 0 0, L_007D86D8; 1 drivers
v007C6BD0_0 .alias "cin", 0 0, v007D2728_0;
v007C6C28_0 .net8 "cout", 0 0, RS_0078A9AC; 2 drivers
v007C6C80_0 .net "q", 0 0, v007C5E90_0; 1 drivers
v007C6CD8_0 .net8 "sum", 0 0, RS_0078AA54; 2 drivers
v007C6D30_0 .net "x", 0 0, v007C6570_0; 1 drivers
v007C6D88_0 .net "y", 0 0, v007C5F98_0; 1 drivers
v007C6DE0_0 .net "z", 0 0, v007C5D88_0; 1 drivers
S_00762AA8 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00775A20;
 .timescale -9 -12;
L_007D5F88 .functor NOT 1, L_007D86D8, C4<0>, C4<0>, C4<0>;
L_007D5FC0 .functor NOT 1, L_007D8680, C4<0>, C4<0>, C4<0>;
v007C67D8_0 .alias "a", 0 0, v007C6B20_0;
v007C6860_0 .alias "b", 0 0, v007C6B78_0;
v007C68B8_0 .alias "out", 0 0, v007C6D30_0;
v007C6910_0 .net "x", 0 0, v007C6780_0; 1 drivers
v007C6968_0 .net "y", 0 0, v007C6678_0; 1 drivers
S_00764208 .scope module, "and1" "andgate" 3 90, 3 62, S_00762AA8;
 .timescale -9 -12;
v007C66D0_0 .alias "a", 0 0, v007C6B20_0;
v007C6728_0 .net "b", 0 0, L_007D5F88; 1 drivers
v007C6780_0 .var "out", 0 0;
E_007789D8 .event edge, v007C5CD8_0, v007C6728_0;
S_00764290 .scope module, "and2" "andgate" 3 91, 3 62, S_00762AA8;
 .timescale -9 -12;
v007C65C8_0 .net "a", 0 0, L_007D5FC0; 1 drivers
v007C6620_0 .alias "b", 0 0, v007C6B78_0;
v007C6678_0 .var "out", 0 0;
E_007789B8 .event edge, v007C65C8_0, v007C5D30_0;
S_00764318 .scope module, "or1" "orgate" 3 92, 3 73, S_00762AA8;
 .timescale -9 -12;
v007C64C0_0 .alias "a", 0 0, v007C6910_0;
v007C6518_0 .alias "b", 0 0, v007C6968_0;
v007C6570_0 .var "out", 0 0;
E_00778958 .event edge, v007C64C0_0, v007C6518_0;
S_00775CC8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00775A20;
 .timescale -9 -12;
L_007D5FF8 .functor NOT 1, L_007D8520, C4<0>, C4<0>, C4<0>;
L_007D6030 .functor NOT 1, v007C6570_0, C4<0>, C4<0>, C4<0>;
v007C6308_0 .alias "a", 0 0, v007C6D30_0;
v007C6360_0 .alias "b", 0 0, v007D2728_0;
v007C63B8_0 .alias "out", 0 0, v007C6CD8_0;
v007C6410_0 .net "x", 0 0, v007C62B0_0; 1 drivers
v007C6468_0 .net "y", 0 0, v007C61A8_0; 1 drivers
S_00762B30 .scope module, "and1" "andgate" 3 90, 3 62, S_00775CC8;
 .timescale -9 -12;
v007C6200_0 .alias "a", 0 0, v007C6D30_0;
v007C6258_0 .net "b", 0 0, L_007D5FF8; 1 drivers
v007C62B0_0 .var "out", 0 0;
E_00778978 .event edge, v007C6200_0, v007C6258_0;
S_00763108 .scope module, "and2" "andgate" 3 91, 3 62, S_00775CC8;
 .timescale -9 -12;
v007C60F8_0 .net "a", 0 0, L_007D6030; 1 drivers
v007C6150_0 .alias "b", 0 0, v007D2728_0;
v007C61A8_0 .var "out", 0 0;
E_00778918 .event edge, v007C60F8_0, v007C5E38_0;
S_00775D50 .scope module, "or1" "orgate" 3 92, 3 73, S_00775CC8;
 .timescale -9 -12;
v007C5FF0_0 .alias "a", 0 0, v007C6410_0;
v007C6048_0 .alias "b", 0 0, v007C6468_0;
v007C60A0_0 .var "out", 0 0;
E_007788F8 .event edge, v007C5FF0_0, v007C6048_0;
S_00775C40 .scope module, "and1" "andgate" 3 55, 3 62, S_00775A20;
 .timescale -9 -12;
v007C5EE8_0 .alias "a", 0 0, v007C6B20_0;
v007C5F40_0 .alias "b", 0 0, v007C6B78_0;
v007C5F98_0 .var "out", 0 0;
S_00775BB8 .scope module, "and2" "andgate" 3 56, 3 62, S_00775A20;
 .timescale -9 -12;
v007C5DE0_0 .alias "a", 0 0, v007C6DE0_0;
v007C5E38_0 .alias "b", 0 0, v007D2728_0;
v007C5E90_0 .var "out", 0 0;
E_007787B8 .event edge, v007C5D88_0, v007C5E38_0;
S_00775B30 .scope module, "or1" "orgate" 3 57, 3 73, S_00775A20;
 .timescale -9 -12;
v007C5CD8_0 .alias "a", 0 0, v007C6B20_0;
v007C5D30_0 .alias "b", 0 0, v007C6B78_0;
v007C5D88_0 .var "out", 0 0;
E_00778758 .event edge, v007C5CD8_0, v007C5D30_0;
S_00775AA8 .scope module, "or2" "orgate" 3 58, 3 73, S_00775A20;
 .timescale -9 -12;
v007C5BD0_0 .alias "a", 0 0, v007C6D88_0;
v007C5C28_0 .alias "b", 0 0, v007C6C80_0;
v007C5C80_0 .var "out", 0 0;
E_00777498 .event edge, v007C5BD0_0, v007C5C28_0;
S_00775338 .scope module, "fa1" "fulladder" 3 31, 3 44, S_007739B8;
 .timescale -9 -12;
L_007C51E8 .functor XOR 1, L_007D87E0, L_007D8838, C4<0>, C4<0>;
L_007D6068 .functor XOR 1, L_007C51E8, L_007D8890, C4<0>, C4<0>;
L_007BF630 .functor AND 1, L_007D87E0, L_007D8838, C4<1>, C4<1>;
L_007D60D8 .functor OR 1, L_007D87E0, L_007D8838, C4<0>, C4<0>;
L_007D6110 .functor AND 1, L_007D60D8, L_007D8890, C4<1>, C4<1>;
L_007D6180 .functor OR 1, L_007BF630, L_007D6110, C4<0>, C4<0>;
v007C4F28_0 .net *"_s0", 0 0, L_007C51E8; 1 drivers
v007C4F80_0 .net *"_s4", 0 0, L_007BF630; 1 drivers
v007C4FD8_0 .net *"_s6", 0 0, L_007D60D8; 1 drivers
v007C5860_0 .net *"_s8", 0 0, L_007D6110; 1 drivers
v007C58B8_0 .net "a", 0 0, L_007D87E0; 1 drivers
v007C5910_0 .net "b", 0 0, L_007D8838; 1 drivers
v007C5968_0 .net "cin", 0 0, L_007D8890; 1 drivers
v007C59C0_0 .net8 "cout", 0 0, RS_0078A7B4; 2 drivers
v007C5A18_0 .net "q", 0 0, v007C4428_0; 1 drivers
v007C5A70_0 .net8 "sum", 0 0, RS_0078A85C; 2 drivers
v007C5AC8_0 .net "x", 0 0, v007C4B08_0; 1 drivers
v007C5B20_0 .net "y", 0 0, v007C4530_0; 1 drivers
v007C5B78_0 .net "z", 0 0, v007C4320_0; 1 drivers
S_00775800 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00775338;
 .timescale -9 -12;
L_007D6260 .functor NOT 1, L_007D8838, C4<0>, C4<0>, C4<0>;
L_007DA648 .functor NOT 1, L_007D87E0, C4<0>, C4<0>, C4<0>;
v007C4D70_0 .alias "a", 0 0, v007C58B8_0;
v007C4DC8_0 .alias "b", 0 0, v007C5910_0;
v007C4E20_0 .alias "out", 0 0, v007C5AC8_0;
v007C4E78_0 .net "x", 0 0, v007C4D18_0; 1 drivers
v007C4ED0_0 .net "y", 0 0, v007C4C10_0; 1 drivers
S_00775998 .scope module, "and1" "andgate" 3 90, 3 62, S_00775800;
 .timescale -9 -12;
v007C4C68_0 .alias "a", 0 0, v007C58B8_0;
v007C4CC0_0 .net "b", 0 0, L_007D6260; 1 drivers
v007C4D18_0 .var "out", 0 0;
E_00778858 .event edge, v007C4270_0, v007C4CC0_0;
S_00775910 .scope module, "and2" "andgate" 3 91, 3 62, S_00775800;
 .timescale -9 -12;
v007C4B60_0 .net "a", 0 0, L_007DA648; 1 drivers
v007C4BB8_0 .alias "b", 0 0, v007C5910_0;
v007C4C10_0 .var "out", 0 0;
E_00778838 .event edge, v007C4B60_0, v007C42C8_0;
S_00775888 .scope module, "or1" "orgate" 3 92, 3 73, S_00775800;
 .timescale -9 -12;
v007C4A58_0 .alias "a", 0 0, v007C4E78_0;
v007C4AB0_0 .alias "b", 0 0, v007C4ED0_0;
v007C4B08_0 .var "out", 0 0;
E_007787D8 .event edge, v007C4A58_0, v007C4AB0_0;
S_007755E0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00775338;
 .timescale -9 -12;
L_007DA680 .functor NOT 1, L_007D8890, C4<0>, C4<0>, C4<0>;
L_007DA6B8 .functor NOT 1, v007C4B08_0, C4<0>, C4<0>, C4<0>;
v007C48A0_0 .alias "a", 0 0, v007C5AC8_0;
v007C48F8_0 .alias "b", 0 0, v007C5968_0;
v007C4950_0 .alias "out", 0 0, v007C5A70_0;
v007C49A8_0 .net "x", 0 0, v007C4848_0; 1 drivers
v007C4A00_0 .net "y", 0 0, v007C4740_0; 1 drivers
S_00775778 .scope module, "and1" "andgate" 3 90, 3 62, S_007755E0;
 .timescale -9 -12;
v007C4798_0 .alias "a", 0 0, v007C5AC8_0;
v007C47F0_0 .net "b", 0 0, L_007DA680; 1 drivers
v007C4848_0 .var "out", 0 0;
E_007787F8 .event edge, v007C4798_0, v007C47F0_0;
S_007756F0 .scope module, "and2" "andgate" 3 91, 3 62, S_007755E0;
 .timescale -9 -12;
v007C4690_0 .net "a", 0 0, L_007DA6B8; 1 drivers
v007C46E8_0 .alias "b", 0 0, v007C5968_0;
v007C4740_0 .var "out", 0 0;
E_00778798 .event edge, v007C4690_0, v007C43D0_0;
S_00775668 .scope module, "or1" "orgate" 3 92, 3 73, S_007755E0;
 .timescale -9 -12;
v007C4588_0 .alias "a", 0 0, v007C49A8_0;
v007C45E0_0 .alias "b", 0 0, v007C4A00_0;
v007C4638_0 .var "out", 0 0;
E_00778778 .event edge, v007C4588_0, v007C45E0_0;
S_00775558 .scope module, "and1" "andgate" 3 55, 3 62, S_00775338;
 .timescale -9 -12;
v007C4480_0 .alias "a", 0 0, v007C58B8_0;
v007C44D8_0 .alias "b", 0 0, v007C5910_0;
v007C4530_0 .var "out", 0 0;
S_007754D0 .scope module, "and2" "andgate" 3 56, 3 62, S_00775338;
 .timescale -9 -12;
v007C4378_0 .alias "a", 0 0, v007C5B78_0;
v007C43D0_0 .alias "b", 0 0, v007C5968_0;
v007C4428_0 .var "out", 0 0;
E_00778638 .event edge, v007C4320_0, v007C43D0_0;
S_00775448 .scope module, "or1" "orgate" 3 57, 3 73, S_00775338;
 .timescale -9 -12;
v007C4270_0 .alias "a", 0 0, v007C58B8_0;
v007C42C8_0 .alias "b", 0 0, v007C5910_0;
v007C4320_0 .var "out", 0 0;
E_00777C38 .event edge, v007C4270_0, v007C42C8_0;
S_007753C0 .scope module, "or2" "orgate" 3 58, 3 73, S_00775338;
 .timescale -9 -12;
v007C4168_0 .alias "a", 0 0, v007C5B20_0;
v007C41C0_0 .alias "b", 0 0, v007C5A18_0;
v007C4218_0 .var "out", 0 0;
E_00776D18 .event edge, v007C4168_0, v007C41C0_0;
S_00774C50 .scope module, "fa2" "fulladder" 3 32, 3 44, S_007739B8;
 .timescale -9 -12;
L_007BF748 .functor XOR 1, L_007D8998, L_007D89F0, C4<0>, C4<0>;
L_007DA7D0 .functor XOR 1, L_007BF748, L_007D8A48, C4<0>, C4<0>;
L_007BF438 .functor AND 1, L_007D8998, L_007D89F0, C4<1>, C4<1>;
L_007DA840 .functor OR 1, L_007D8998, L_007D89F0, C4<0>, C4<0>;
L_007DA878 .functor AND 1, L_007DA840, L_007D8A48, C4<1>, C4<1>;
L_007DA8E8 .functor OR 1, L_007BF438, L_007DA878, C4<0>, C4<0>;
v007C3CC0_0 .net *"_s0", 0 0, L_007BF748; 1 drivers
v007C3D18_0 .net *"_s4", 0 0, L_007BF438; 1 drivers
v007C3D70_0 .net *"_s6", 0 0, L_007DA840; 1 drivers
v007C3DC8_0 .net *"_s8", 0 0, L_007DA878; 1 drivers
v007C3E20_0 .net "a", 0 0, L_007D8998; 1 drivers
v007C3E78_0 .net "b", 0 0, L_007D89F0; 1 drivers
v007C3ED0_0 .net "cin", 0 0, L_007D8A48; 1 drivers
v007C3F28_0 .net8 "cout", 0 0, RS_0078A5BC; 2 drivers
v007C3F80_0 .net "q", 0 0, v007C31C0_0; 1 drivers
v007C3FD8_0 .net8 "sum", 0 0, RS_0078A664; 2 drivers
v007C4060_0 .net "x", 0 0, v007C38A0_0; 1 drivers
v007C40B8_0 .net "y", 0 0, v007C32C8_0; 1 drivers
v007C4110_0 .net "z", 0 0, v007C30B8_0; 1 drivers
S_00775118 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00774C50;
 .timescale -9 -12;
L_007DA9C8 .functor NOT 1, L_007D89F0, C4<0>, C4<0>, C4<0>;
L_007DAA00 .functor NOT 1, L_007D8998, C4<0>, C4<0>, C4<0>;
v007C3B08_0 .alias "a", 0 0, v007C3E20_0;
v007C3B60_0 .alias "b", 0 0, v007C3E78_0;
v007C3BB8_0 .alias "out", 0 0, v007C4060_0;
v007C3C10_0 .net "x", 0 0, v007C3AB0_0; 1 drivers
v007C3C68_0 .net "y", 0 0, v007C39A8_0; 1 drivers
S_007752B0 .scope module, "and1" "andgate" 3 90, 3 62, S_00775118;
 .timescale -9 -12;
v007C3A00_0 .alias "a", 0 0, v007C3E20_0;
v007C3A58_0 .net "b", 0 0, L_007DA9C8; 1 drivers
v007C3AB0_0 .var "out", 0 0;
E_007786D8 .event edge, v007C1FD8_0, v007C3A58_0;
S_00775228 .scope module, "and2" "andgate" 3 91, 3 62, S_00775118;
 .timescale -9 -12;
v007C38F8_0 .net "a", 0 0, L_007DAA00; 1 drivers
v007C3950_0 .alias "b", 0 0, v007C3E78_0;
v007C39A8_0 .var "out", 0 0;
E_007786B8 .event edge, v007C38F8_0, v007C3060_0;
S_007751A0 .scope module, "or1" "orgate" 3 92, 3 73, S_00775118;
 .timescale -9 -12;
v007C37F0_0 .alias "a", 0 0, v007C3C10_0;
v007C3848_0 .alias "b", 0 0, v007C3C68_0;
v007C38A0_0 .var "out", 0 0;
E_00778658 .event edge, v007C37F0_0, v007C3848_0;
S_00774EF8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00774C50;
 .timescale -9 -12;
L_007DAA38 .functor NOT 1, L_007D8A48, C4<0>, C4<0>, C4<0>;
L_007DAA70 .functor NOT 1, v007C38A0_0, C4<0>, C4<0>, C4<0>;
v007C3638_0 .alias "a", 0 0, v007C4060_0;
v007C3690_0 .alias "b", 0 0, v007C3ED0_0;
v007C36E8_0 .alias "out", 0 0, v007C3FD8_0;
v007C3740_0 .net "x", 0 0, v007C35E0_0; 1 drivers
v007C3798_0 .net "y", 0 0, v007C34D8_0; 1 drivers
S_00775090 .scope module, "and1" "andgate" 3 90, 3 62, S_00774EF8;
 .timescale -9 -12;
v007C3530_0 .alias "a", 0 0, v007C4060_0;
v007C3588_0 .net "b", 0 0, L_007DAA38; 1 drivers
v007C35E0_0 .var "out", 0 0;
E_00778678 .event edge, v007C3530_0, v007C3588_0;
S_00775008 .scope module, "and2" "andgate" 3 91, 3 62, S_00774EF8;
 .timescale -9 -12;
v007C3428_0 .net "a", 0 0, L_007DAA70; 1 drivers
v007C3480_0 .alias "b", 0 0, v007C3ED0_0;
v007C34D8_0 .var "out", 0 0;
E_00777B98 .event edge, v007C3428_0, v007C3168_0;
S_00774F80 .scope module, "or1" "orgate" 3 92, 3 73, S_00774EF8;
 .timescale -9 -12;
v007C3320_0 .alias "a", 0 0, v007C3740_0;
v007C3378_0 .alias "b", 0 0, v007C3798_0;
v007C33D0_0 .var "out", 0 0;
E_00777B78 .event edge, v007C3320_0, v007C3378_0;
S_00774E70 .scope module, "and1" "andgate" 3 55, 3 62, S_00774C50;
 .timescale -9 -12;
v007C3218_0 .alias "a", 0 0, v007C3E20_0;
v007C3270_0 .alias "b", 0 0, v007C3E78_0;
v007C32C8_0 .var "out", 0 0;
S_00774DE8 .scope module, "and2" "andgate" 3 56, 3 62, S_00774C50;
 .timescale -9 -12;
v007C3110_0 .alias "a", 0 0, v007C4110_0;
v007C3168_0 .alias "b", 0 0, v007C3ED0_0;
v007C31C0_0 .var "out", 0 0;
E_00777838 .event edge, v007C30B8_0, v007C3168_0;
S_00774D60 .scope module, "or1" "orgate" 3 57, 3 73, S_00774C50;
 .timescale -9 -12;
v007C1FD8_0 .alias "a", 0 0, v007C3E20_0;
v007C3060_0 .alias "b", 0 0, v007C3E78_0;
v007C30B8_0 .var "out", 0 0;
E_007774B8 .event edge, v007C1FD8_0, v007C3060_0;
S_00774CD8 .scope module, "or2" "orgate" 3 58, 3 73, S_00774C50;
 .timescale -9 -12;
v007C1ED0_0 .alias "a", 0 0, v007C40B8_0;
v007C1F28_0 .alias "b", 0 0, v007C3F80_0;
v007C1F80_0 .var "out", 0 0;
E_00776FB8 .event edge, v007C1ED0_0, v007C1F28_0;
S_00774568 .scope module, "fa3" "fulladder" 3 33, 3 44, S_007739B8;
 .timescale -9 -12;
L_007DA760 .functor XOR 1, L_007D8B50, L_007D8BA8, C4<0>, C4<0>;
L_007DAAA8 .functor XOR 1, L_007DA760, L_007D8C00, C4<0>, C4<0>;
L_007BF240 .functor AND 1, L_007D8B50, L_007D8BA8, C4<1>, C4<1>;
L_007BF550 .functor OR 1, L_007D8B50, L_007D8BA8, C4<0>, C4<0>;
L_007DAB18 .functor AND 1, L_007BF550, L_007D8C00, C4<1>, C4<1>;
L_007DAB88 .functor OR 1, L_007BF240, L_007DAB18, C4<0>, C4<0>;
v007C1A58_0 .net *"_s0", 0 0, L_007DA760; 1 drivers
v007C1AB0_0 .net *"_s4", 0 0, L_007BF240; 1 drivers
v007C1B08_0 .net *"_s6", 0 0, L_007BF550; 1 drivers
v007C1B60_0 .net *"_s8", 0 0, L_007DAB18; 1 drivers
v007C1BB8_0 .net "a", 0 0, L_007D8B50; 1 drivers
v007C1C10_0 .net "b", 0 0, L_007D8BA8; 1 drivers
v007C1C68_0 .net "cin", 0 0, L_007D8C00; 1 drivers
v007C1CC0_0 .net8 "cout", 0 0, RS_0078A3C4; 2 drivers
v007C1D18_0 .net "q", 0 0, v007C0F28_0; 1 drivers
v007C1D70_0 .net8 "sum", 0 0, RS_0078A46C; 2 drivers
v007C1DC8_0 .net "x", 0 0, v007C1638_0; 1 drivers
v007C1E20_0 .net "y", 0 0, v007C1060_0; 1 drivers
v007C1E78_0 .net "z", 0 0, v007C0E20_0; 1 drivers
S_00774A30 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00774568;
 .timescale -9 -12;
L_007DAC68 .functor NOT 1, L_007D8BA8, C4<0>, C4<0>, C4<0>;
L_007DACA0 .functor NOT 1, L_007D8B50, C4<0>, C4<0>, C4<0>;
v007C18A0_0 .alias "a", 0 0, v007C1BB8_0;
v007C18F8_0 .alias "b", 0 0, v007C1C10_0;
v007C1950_0 .alias "out", 0 0, v007C1DC8_0;
v007C19A8_0 .net "x", 0 0, v007C1848_0; 1 drivers
v007C1A00_0 .net "y", 0 0, v007C1740_0; 1 drivers
S_00774BC8 .scope module, "and1" "andgate" 3 90, 3 62, S_00774A30;
 .timescale -9 -12;
v007C1798_0 .alias "a", 0 0, v007C1BB8_0;
v007C17F0_0 .net "b", 0 0, L_007DAC68; 1 drivers
v007C1848_0 .var "out", 0 0;
E_00777A98 .event edge, v007C0D70_0, v007C17F0_0;
S_00774B40 .scope module, "and2" "andgate" 3 91, 3 62, S_00774A30;
 .timescale -9 -12;
v007C1690_0 .net "a", 0 0, L_007DACA0; 1 drivers
v007C16E8_0 .alias "b", 0 0, v007C1C10_0;
v007C1740_0 .var "out", 0 0;
E_00777A78 .event edge, v007C1690_0, v007C0DC8_0;
S_00774AB8 .scope module, "or1" "orgate" 3 92, 3 73, S_00774A30;
 .timescale -9 -12;
v007C1588_0 .alias "a", 0 0, v007C19A8_0;
v007C15E0_0 .alias "b", 0 0, v007C1A00_0;
v007C1638_0 .var "out", 0 0;
E_00777858 .event edge, v007C1588_0, v007C15E0_0;
S_00774810 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00774568;
 .timescale -9 -12;
L_007DACD8 .functor NOT 1, L_007D8C00, C4<0>, C4<0>, C4<0>;
L_007DAD10 .functor NOT 1, v007C1638_0, C4<0>, C4<0>, C4<0>;
v007C13D0_0 .alias "a", 0 0, v007C1DC8_0;
v007C1428_0 .alias "b", 0 0, v007C1C68_0;
v007C1480_0 .alias "out", 0 0, v007C1D70_0;
v007C14D8_0 .net "x", 0 0, v007C1378_0; 1 drivers
v007C1530_0 .net "y", 0 0, v007C1270_0; 1 drivers
S_007749A8 .scope module, "and1" "andgate" 3 90, 3 62, S_00774810;
 .timescale -9 -12;
v007C12C8_0 .alias "a", 0 0, v007C1DC8_0;
v007C1320_0 .net "b", 0 0, L_007DACD8; 1 drivers
v007C1378_0 .var "out", 0 0;
E_00777938 .event edge, v007C12C8_0, v007C1320_0;
S_00774920 .scope module, "and2" "andgate" 3 91, 3 62, S_00774810;
 .timescale -9 -12;
v007C11C0_0 .net "a", 0 0, L_007DAD10; 1 drivers
v007C1218_0 .alias "b", 0 0, v007C1C68_0;
v007C1270_0 .var "out", 0 0;
E_00777418 .event edge, v007C11C0_0, v007C0ED0_0;
S_00774898 .scope module, "or1" "orgate" 3 92, 3 73, S_00774810;
 .timescale -9 -12;
v007C10B8_0 .alias "a", 0 0, v007C14D8_0;
v007C1110_0 .alias "b", 0 0, v007C1530_0;
v007C1168_0 .var "out", 0 0;
E_007773F8 .event edge, v007C10B8_0, v007C1110_0;
S_00774788 .scope module, "and1" "andgate" 3 55, 3 62, S_00774568;
 .timescale -9 -12;
v007C0F80_0 .alias "a", 0 0, v007C1BB8_0;
v007C0FD8_0 .alias "b", 0 0, v007C1C10_0;
v007C1060_0 .var "out", 0 0;
S_00774700 .scope module, "and2" "andgate" 3 56, 3 62, S_00774568;
 .timescale -9 -12;
v007C0E78_0 .alias "a", 0 0, v007C1E78_0;
v007C0ED0_0 .alias "b", 0 0, v007C1C68_0;
v007C0F28_0 .var "out", 0 0;
E_007770B8 .event edge, v007C0E20_0, v007C0ED0_0;
S_00774678 .scope module, "or1" "orgate" 3 57, 3 73, S_00774568;
 .timescale -9 -12;
v007C0D70_0 .alias "a", 0 0, v007C1BB8_0;
v007C0DC8_0 .alias "b", 0 0, v007C1C10_0;
v007C0E20_0 .var "out", 0 0;
E_00776D38 .event edge, v007C0D70_0, v007C0DC8_0;
S_007745F0 .scope module, "or2" "orgate" 3 58, 3 73, S_00774568;
 .timescale -9 -12;
v007C0C68_0 .alias "a", 0 0, v007C1E20_0;
v007C0CC0_0 .alias "b", 0 0, v007C1D18_0;
v007C0D18_0 .var "out", 0 0;
E_00777778 .event edge, v007C0C68_0, v007C0CC0_0;
S_00773600 .scope module, "fa4" "fulladder" 3 34, 3 44, S_007739B8;
 .timescale -9 -12;
L_007BF358 .functor XOR 1, L_007D8D08, L_007D8D60, C4<0>, C4<0>;
L_007DA798 .functor XOR 1, L_007BF358, L_007D8DB8, C4<0>, C4<0>;
L_007BF048 .functor AND 1, L_007D8D08, L_007D8D60, C4<1>, C4<1>;
L_007DA6F0 .functor OR 1, L_007D8D08, L_007D8D60, C4<0>, C4<0>;
L_007DAD48 .functor AND 1, L_007DA6F0, L_007D8DB8, C4<1>, C4<1>;
L_007DADB8 .functor OR 1, L_007BF048, L_007DAD48, C4<0>, C4<0>;
v007C07F0_0 .net *"_s0", 0 0, L_007BF358; 1 drivers
v007C0848_0 .net *"_s4", 0 0, L_007BF048; 1 drivers
v007C08A0_0 .net *"_s6", 0 0, L_007DA6F0; 1 drivers
v007C08F8_0 .net *"_s8", 0 0, L_007DAD48; 1 drivers
v007C0950_0 .net "a", 0 0, L_007D8D08; 1 drivers
v007C09A8_0 .net "b", 0 0, L_007D8D60; 1 drivers
v007C0A00_0 .net "cin", 0 0, L_007D8DB8; 1 drivers
v007C0A58_0 .net8 "cout", 0 0, RS_0078A1CC; 2 drivers
v007C0AB0_0 .net "q", 0 0, v007BEC38_0; 1 drivers
v007C0B08_0 .net8 "sum", 0 0, RS_0078A274; 2 drivers
v007C0B60_0 .net "x", 0 0, v007C03D0_0; 1 drivers
v007C0BB8_0 .net "y", 0 0, v007BED40_0; 1 drivers
v007C0C10_0 .net "z", 0 0, v007BEB30_0; 1 drivers
S_00774348 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00773600;
 .timescale -9 -12;
L_007DAEB8 .functor NOT 1, L_007D8D60, C4<0>, C4<0>, C4<0>;
L_007DAEF0 .functor NOT 1, L_007D8D08, C4<0>, C4<0>, C4<0>;
v007C0638_0 .alias "a", 0 0, v007C0950_0;
v007C0690_0 .alias "b", 0 0, v007C09A8_0;
v007C06E8_0 .alias "out", 0 0, v007C0B60_0;
v007C0740_0 .net "x", 0 0, v007C05E0_0; 1 drivers
v007C0798_0 .net "y", 0 0, v007C04D8_0; 1 drivers
S_007744E0 .scope module, "and1" "andgate" 3 90, 3 62, S_00774348;
 .timescale -9 -12;
v007C0530_0 .alias "a", 0 0, v007C0950_0;
v007C0588_0 .net "b", 0 0, L_007DAEB8; 1 drivers
v007C05E0_0 .var "out", 0 0;
E_00777318 .event edge, v007BEA80_0, v007C0588_0;
S_00774458 .scope module, "and2" "andgate" 3 91, 3 62, S_00774348;
 .timescale -9 -12;
v007C0428_0 .net "a", 0 0, L_007DAEF0; 1 drivers
v007C0480_0 .alias "b", 0 0, v007C09A8_0;
v007C04D8_0 .var "out", 0 0;
E_007772F8 .event edge, v007C0428_0, v007BEAD8_0;
S_007743D0 .scope module, "or1" "orgate" 3 92, 3 73, S_00774348;
 .timescale -9 -12;
v007C0320_0 .alias "a", 0 0, v007C0740_0;
v007C0378_0 .alias "b", 0 0, v007C0798_0;
v007C03D0_0 .var "out", 0 0;
E_007770D8 .event edge, v007C0320_0, v007C0378_0;
S_00774128 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00773600;
 .timescale -9 -12;
L_007DAF28 .functor NOT 1, L_007D8DB8, C4<0>, C4<0>, C4<0>;
L_007DAF60 .functor NOT 1, v007C03D0_0, C4<0>, C4<0>, C4<0>;
v007C0168_0 .alias "a", 0 0, v007C0B60_0;
v007C01C0_0 .alias "b", 0 0, v007C0A00_0;
v007C0218_0 .alias "out", 0 0, v007C0B08_0;
v007C0270_0 .net "x", 0 0, v007C0110_0; 1 drivers
v007C02C8_0 .net "y", 0 0, v007BEF50_0; 1 drivers
S_007742C0 .scope module, "and1" "andgate" 3 90, 3 62, S_00774128;
 .timescale -9 -12;
v007C0060_0 .alias "a", 0 0, v007C0B60_0;
v007C00B8_0 .net "b", 0 0, L_007DAF28; 1 drivers
v007C0110_0 .var "out", 0 0;
E_007771B8 .event edge, v007C0060_0, v007C00B8_0;
S_00774238 .scope module, "and2" "andgate" 3 91, 3 62, S_00774128;
 .timescale -9 -12;
v007BEEA0_0 .net "a", 0 0, L_007DAF60; 1 drivers
v007BEEF8_0 .alias "b", 0 0, v007C0A00_0;
v007BEF50_0 .var "out", 0 0;
E_00776C98 .event edge, v007BEEA0_0, v007BEBE0_0;
S_007741B0 .scope module, "or1" "orgate" 3 92, 3 73, S_00774128;
 .timescale -9 -12;
v007BED98_0 .alias "a", 0 0, v007C0270_0;
v007BEDF0_0 .alias "b", 0 0, v007C02C8_0;
v007BEE48_0 .var "out", 0 0;
E_00776C78 .event edge, v007BED98_0, v007BEDF0_0;
S_007740A0 .scope module, "and1" "andgate" 3 55, 3 62, S_00773600;
 .timescale -9 -12;
v007BEC90_0 .alias "a", 0 0, v007C0950_0;
v007BECE8_0 .alias "b", 0 0, v007C09A8_0;
v007BED40_0 .var "out", 0 0;
S_00774018 .scope module, "and2" "andgate" 3 56, 3 62, S_00773600;
 .timescale -9 -12;
v007BEB88_0 .alias "a", 0 0, v007C0C10_0;
v007BEBE0_0 .alias "b", 0 0, v007C0A00_0;
v007BEC38_0 .var "out", 0 0;
E_00776F38 .event edge, v007BEB30_0, v007BEBE0_0;
S_00773F90 .scope module, "or1" "orgate" 3 57, 3 73, S_00773600;
 .timescale -9 -12;
v007BEA80_0 .alias "a", 0 0, v007C0950_0;
v007BEAD8_0 .alias "b", 0 0, v007C09A8_0;
v007BEB30_0 .var "out", 0 0;
E_00776FD8 .event edge, v007BEA80_0, v007BEAD8_0;
S_00773BD8 .scope module, "or2" "orgate" 3 58, 3 73, S_00773600;
 .timescale -9 -12;
v007BE978_0 .alias "a", 0 0, v007C0BB8_0;
v007BE9D0_0 .alias "b", 0 0, v007C0AB0_0;
v007BEA28_0 .var "out", 0 0;
E_00777F38 .event edge, v007BE978_0, v007BE9D0_0;
S_00772698 .scope module, "fa5" "fulladder" 3 35, 3 44, S_007739B8;
 .timescale -9 -12;
L_007BF160 .functor XOR 1, L_007D8EC0, L_007D8F18, C4<0>, C4<0>;
L_007DAF98 .functor XOR 1, L_007BF160, L_007D8F70, C4<0>, C4<0>;
L_0074EC00 .functor AND 1, L_007D8EC0, L_007D8F18, C4<1>, C4<1>;
L_007DB008 .functor OR 1, L_007D8EC0, L_007D8F18, C4<0>, C4<0>;
L_007DB040 .functor AND 1, L_007DB008, L_007D8F70, C4<1>, C4<1>;
L_007DB0B0 .functor OR 1, L_0074EC00, L_007DB040, C4<0>, C4<0>;
v007BE500_0 .net *"_s0", 0 0, L_007BF160; 1 drivers
v007BE558_0 .net *"_s4", 0 0, L_0074EC00; 1 drivers
v007BE5B0_0 .net *"_s6", 0 0, L_007DB008; 1 drivers
v007BE608_0 .net *"_s8", 0 0, L_007DB040; 1 drivers
v007BE660_0 .net "a", 0 0, L_007D8EC0; 1 drivers
v007BE6B8_0 .net "b", 0 0, L_007D8F18; 1 drivers
v007BE710_0 .net "cin", 0 0, L_007D8F70; 1 drivers
v007BE768_0 .net8 "cout", 0 0, RS_00789FD4; 2 drivers
v007BE7C0_0 .net "q", 0 0, v007BB9D0_0; 1 drivers
v007BE818_0 .net8 "sum", 0 0, RS_0078A07C; 2 drivers
v007BE870_0 .net "x", 0 0, v007BE0E0_0; 1 drivers
v007BE8C8_0 .net "y", 0 0, v007BBAD8_0; 1 drivers
v007BE920_0 .net "z", 0 0, v007BB8C8_0; 1 drivers
S_00773468 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00772698;
 .timescale -9 -12;
L_007DB190 .functor NOT 1, L_007D8F18, C4<0>, C4<0>, C4<0>;
L_007DB1C8 .functor NOT 1, L_007D8EC0, C4<0>, C4<0>, C4<0>;
v007BE348_0 .alias "a", 0 0, v007BE660_0;
v007BE3A0_0 .alias "b", 0 0, v007BE6B8_0;
v007BE3F8_0 .alias "out", 0 0, v007BE870_0;
v007BE450_0 .net "x", 0 0, v007BE2F0_0; 1 drivers
v007BE4A8_0 .net "y", 0 0, v007BE1E8_0; 1 drivers
S_00773688 .scope module, "and1" "andgate" 3 90, 3 62, S_00773468;
 .timescale -9 -12;
v007BE240_0 .alias "a", 0 0, v007BE660_0;
v007BE298_0 .net "b", 0 0, L_007DB190; 1 drivers
v007BE2F0_0 .var "out", 0 0;
E_00776B98 .event edge, v007BB818_0, v007BE298_0;
S_007734F0 .scope module, "and2" "andgate" 3 91, 3 62, S_00773468;
 .timescale -9 -12;
v007BE138_0 .net "a", 0 0, L_007DB1C8; 1 drivers
v007BE190_0 .alias "b", 0 0, v007BE6B8_0;
v007BE1E8_0 .var "out", 0 0;
E_00776B78 .event edge, v007BE138_0, v007BB870_0;
S_00773578 .scope module, "or1" "orgate" 3 92, 3 73, S_00773468;
 .timescale -9 -12;
v007BE030_0 .alias "a", 0 0, v007BE450_0;
v007BE088_0 .alias "b", 0 0, v007BE4A8_0;
v007BE0E0_0 .var "out", 0 0;
E_00776F58 .event edge, v007BE030_0, v007BE088_0;
S_00772CF8 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00772698;
 .timescale -9 -12;
L_007DB200 .functor NOT 1, L_007D8F70, C4<0>, C4<0>, C4<0>;
L_007DB238 .functor NOT 1, v007BE0E0_0, C4<0>, C4<0>, C4<0>;
v007BBE48_0 .alias "a", 0 0, v007BE870_0;
v007BBEA0_0 .alias "b", 0 0, v007BE710_0;
v007BBEF8_0 .alias "out", 0 0, v007BE818_0;
v007BBF50_0 .net "x", 0 0, v007BBDF0_0; 1 drivers
v007BDFD8_0 .net "y", 0 0, v007BBCE8_0; 1 drivers
S_00773248 .scope module, "and1" "andgate" 3 90, 3 62, S_00772CF8;
 .timescale -9 -12;
v007BBD40_0 .alias "a", 0 0, v007BE870_0;
v007BBD98_0 .net "b", 0 0, L_007DB200; 1 drivers
v007BBDF0_0 .var "out", 0 0;
E_00776A38 .event edge, v007BBD40_0, v007BBD98_0;
S_00772E08 .scope module, "and2" "andgate" 3 91, 3 62, S_00772CF8;
 .timescale -9 -12;
v007BBC38_0 .net "a", 0 0, L_007DB238; 1 drivers
v007BBC90_0 .alias "b", 0 0, v007BE710_0;
v007BBCE8_0 .var "out", 0 0;
E_00776F98 .event edge, v007BBC38_0, v007BB978_0;
S_00772E90 .scope module, "or1" "orgate" 3 92, 3 73, S_00772CF8;
 .timescale -9 -12;
v007BBB30_0 .alias "a", 0 0, v007BBF50_0;
v007BBB88_0 .alias "b", 0 0, v007BDFD8_0;
v007BBBE0_0 .var "out", 0 0;
E_00776F78 .event edge, v007BBB30_0, v007BBB88_0;
S_00772D80 .scope module, "and1" "andgate" 3 55, 3 62, S_00772698;
 .timescale -9 -12;
v007BBA28_0 .alias "a", 0 0, v007BE660_0;
v007BBA80_0 .alias "b", 0 0, v007BE6B8_0;
v007BBAD8_0 .var "out", 0 0;
S_00772C70 .scope module, "and2" "andgate" 3 56, 3 62, S_00772698;
 .timescale -9 -12;
v007BB920_0 .alias "a", 0 0, v007BE920_0;
v007BB978_0 .alias "b", 0 0, v007BE710_0;
v007BB9D0_0 .var "out", 0 0;
E_007776F8 .event edge, v007BB8C8_0, v007BB978_0;
S_00772A50 .scope module, "or1" "orgate" 3 57, 3 73, S_00772698;
 .timescale -9 -12;
v007BB818_0 .alias "a", 0 0, v007BE660_0;
v007BB870_0 .alias "b", 0 0, v007BE6B8_0;
v007BB8C8_0 .var "out", 0 0;
E_00777798 .event edge, v007BB818_0, v007BB870_0;
S_00772610 .scope module, "or2" "orgate" 3 58, 3 73, S_00772698;
 .timescale -9 -12;
v007BB710_0 .alias "a", 0 0, v007BE8C8_0;
v007BB768_0 .alias "b", 0 0, v007BE7C0_0;
v007BB7C0_0 .var "out", 0 0;
E_00778058 .event edge, v007BB710_0, v007BB768_0;
S_007727A8 .scope module, "fa6" "fulladder" 3 36, 3 44, S_007739B8;
 .timescale -9 -12;
L_0076A3F0 .functor XOR 1, L_007D9078, L_007D90D0, C4<0>, C4<0>;
L_007DB270 .functor XOR 1, L_0076A3F0, L_007D9128, C4<0>, C4<0>;
L_0077A8E0 .functor AND 1, L_007D9078, L_007D90D0, C4<1>, C4<1>;
L_007DB2E0 .functor OR 1, L_007D9078, L_007D90D0, C4<0>, C4<0>;
L_007DB318 .functor AND 1, L_007DB2E0, L_007D9128, C4<1>, C4<1>;
L_007DB388 .functor OR 1, L_0077A8E0, L_007DB318, C4<0>, C4<0>;
v007BB298_0 .net *"_s0", 0 0, L_0076A3F0; 1 drivers
v007BB2F0_0 .net *"_s4", 0 0, L_0077A8E0; 1 drivers
v007BB348_0 .net *"_s6", 0 0, L_007DB2E0; 1 drivers
v007BB3A0_0 .net *"_s8", 0 0, L_007DB318; 1 drivers
v007BB3F8_0 .net "a", 0 0, L_007D9078; 1 drivers
v007BB450_0 .net "b", 0 0, L_007D90D0; 1 drivers
v007BB4A8_0 .net "cin", 0 0, L_007D9128; 1 drivers
v007BB500_0 .net8 "cout", 0 0, RS_00789DDC; 2 drivers
v007BB558_0 .net "q", 0 0, v007BA368_0; 1 drivers
v007BB5B0_0 .net8 "sum", 0 0, RS_00789E84; 2 drivers
v007BB608_0 .net "x", 0 0, v007BAA48_0; 1 drivers
v007BB660_0 .net "y", 0 0, v007BA470_0; 1 drivers
v007BB6B8_0 .net "z", 0 0, v007BA260_0; 1 drivers
S_00772258 .scope module, "xor1" "xorgate" 3 53, 3 84, S_007727A8;
 .timescale -9 -12;
L_007DB468 .functor NOT 1, L_007D90D0, C4<0>, C4<0>, C4<0>;
L_007DB4A0 .functor NOT 1, L_007D9078, C4<0>, C4<0>, C4<0>;
v007BB0E0_0 .alias "a", 0 0, v007BB3F8_0;
v007BB138_0 .alias "b", 0 0, v007BB450_0;
v007BB190_0 .alias "out", 0 0, v007BB608_0;
v007BB1E8_0 .net "x", 0 0, v007BB088_0; 1 drivers
v007BB240_0 .net "y", 0 0, v007BAB50_0; 1 drivers
S_00772500 .scope module, "and1" "andgate" 3 90, 3 62, S_00772258;
 .timescale -9 -12;
v007BAFD8_0 .alias "a", 0 0, v007BB3F8_0;
v007BB030_0 .net "b", 0 0, L_007DB468; 1 drivers
v007BB088_0 .var "out", 0 0;
E_00777058 .event edge, v007BA1B0_0, v007BB030_0;
S_00772588 .scope module, "and2" "andgate" 3 91, 3 62, S_00772258;
 .timescale -9 -12;
v007BAAA0_0 .net "a", 0 0, L_007DB4A0; 1 drivers
v007BAAF8_0 .alias "b", 0 0, v007BB450_0;
v007BAB50_0 .var "out", 0 0;
E_00777038 .event edge, v007BAAA0_0, v007BA208_0;
S_00772478 .scope module, "or1" "orgate" 3 92, 3 73, S_00772258;
 .timescale -9 -12;
v007BA998_0 .alias "a", 0 0, v007BB1E8_0;
v007BA9F0_0 .alias "b", 0 0, v007BB240_0;
v007BAA48_0 .var "out", 0 0;
E_00777718 .event edge, v007BA998_0, v007BA9F0_0;
S_00771FB0 .scope module, "xor2" "xorgate" 3 54, 3 84, S_007727A8;
 .timescale -9 -12;
L_007DB4D8 .functor NOT 1, L_007D9128, C4<0>, C4<0>, C4<0>;
L_007DB510 .functor NOT 1, v007BAA48_0, C4<0>, C4<0>, C4<0>;
v007BA7E0_0 .alias "a", 0 0, v007BB608_0;
v007BA838_0 .alias "b", 0 0, v007BB4A8_0;
v007BA890_0 .alias "out", 0 0, v007BB5B0_0;
v007BA8E8_0 .net "x", 0 0, v007BA788_0; 1 drivers
v007BA940_0 .net "y", 0 0, v007BA680_0; 1 drivers
S_00771E18 .scope module, "and1" "andgate" 3 90, 3 62, S_00771FB0;
 .timescale -9 -12;
v007BA6D8_0 .alias "a", 0 0, v007BB608_0;
v007BA730_0 .net "b", 0 0, L_007DB4D8; 1 drivers
v007BA788_0 .var "out", 0 0;
E_007776B8 .event edge, v007BA6D8_0, v007BA730_0;
S_00771EA0 .scope module, "and2" "andgate" 3 91, 3 62, S_00771FB0;
 .timescale -9 -12;
v007BA5D0_0 .net "a", 0 0, L_007DB510; 1 drivers
v007BA628_0 .alias "b", 0 0, v007BB4A8_0;
v007BA680_0 .var "out", 0 0;
E_00777758 .event edge, v007BA5D0_0, v007BA310_0;
S_00771F28 .scope module, "or1" "orgate" 3 92, 3 73, S_00771FB0;
 .timescale -9 -12;
v007BA4C8_0 .alias "a", 0 0, v007BA8E8_0;
v007BA520_0 .alias "b", 0 0, v007BA940_0;
v007BA578_0 .var "out", 0 0;
E_00777738 .event edge, v007BA4C8_0, v007BA520_0;
S_00772038 .scope module, "and1" "andgate" 3 55, 3 62, S_007727A8;
 .timescale -9 -12;
v007BA3C0_0 .alias "a", 0 0, v007BB3F8_0;
v007BA418_0 .alias "b", 0 0, v007BB450_0;
v007BA470_0 .var "out", 0 0;
S_007720C0 .scope module, "and2" "andgate" 3 56, 3 62, S_007727A8;
 .timescale -9 -12;
v007BA2B8_0 .alias "a", 0 0, v007BB6B8_0;
v007BA310_0 .alias "b", 0 0, v007BB4A8_0;
v007BA368_0 .var "out", 0 0;
E_00777EB8 .event edge, v007BA260_0, v007BA310_0;
S_00772148 .scope module, "or1" "orgate" 3 57, 3 73, S_007727A8;
 .timescale -9 -12;
v007BA1B0_0 .alias "a", 0 0, v007BB3F8_0;
v007BA208_0 .alias "b", 0 0, v007BB450_0;
v007BA260_0 .var "out", 0 0;
E_00777F58 .event edge, v007BA1B0_0, v007BA208_0;
S_00772720 .scope module, "or2" "orgate" 3 58, 3 73, S_007727A8;
 .timescale -9 -12;
v007BA0A8_0 .alias "a", 0 0, v007BB660_0;
v007BA100_0 .alias "b", 0 0, v007BB558_0;
v007BA158_0 .var "out", 0 0;
E_00777FF8 .event edge, v007BA0A8_0, v007BA100_0;
S_00773930 .scope module, "fa7" "fulladder" 3 37, 3 44, S_007739B8;
 .timescale -9 -12;
L_0075C4E0 .functor XOR 1, L_007D9230, L_007D9288, C4<0>, C4<0>;
L_007DB548 .functor XOR 1, L_0075C4E0, L_007D92E0, C4<0>, C4<0>;
L_007143B8 .functor AND 1, L_007D9230, L_007D9288, C4<1>, C4<1>;
L_007DB5B8 .functor OR 1, L_007D9230, L_007D9288, C4<0>, C4<0>;
L_007DB5F0 .functor AND 1, L_007DB5B8, L_007D92E0, C4<1>, C4<1>;
L_007DB680 .functor OR 1, L_007143B8, L_007DB5F0, C4<0>, C4<0>;
v007B9C30_0 .net *"_s0", 0 0, L_0075C4E0; 1 drivers
v007B9C88_0 .net *"_s4", 0 0, L_007143B8; 1 drivers
v007B9CE0_0 .net *"_s6", 0 0, L_007DB5B8; 1 drivers
v007B9D38_0 .net *"_s8", 0 0, L_007DB5F0; 1 drivers
v007B9D90_0 .net "a", 0 0, L_007D9230; 1 drivers
v007B9DE8_0 .net "b", 0 0, L_007D9288; 1 drivers
v007B9E40_0 .net "cin", 0 0, L_007D92E0; 1 drivers
v007B9E98_0 .net8 "cout", 0 0, RS_00789BE4; 2 drivers
v007B9EF0_0 .net "q", 0 0, v0077E740_0; 1 drivers
v007B9F48_0 .net8 "sum", 0 0, RS_00789C8C; 2 drivers
v007B9FA0_0 .net "x", 0 0, v0077EE20_0; 1 drivers
v007B9FF8_0 .net "y", 0 0, v0077E848_0; 1 drivers
v007BA050_0 .net "z", 0 0, v0077E638_0; 1 drivers
S_00772F18 .scope module, "xor1" "xorgate" 3 53, 3 84, S_00773930;
 .timescale -9 -12;
L_007DB760 .functor NOT 1, L_007D9288, C4<0>, C4<0>, C4<0>;
L_007DB798 .functor NOT 1, L_007D9230, C4<0>, C4<0>, C4<0>;
v0077F088_0 .alias "a", 0 0, v007B9D90_0;
v0077F0E0_0 .alias "b", 0 0, v007B9DE8_0;
v0077F138_0 .alias "out", 0 0, v007B9FA0_0;
v0077F190_0 .net "x", 0 0, v0077F030_0; 1 drivers
v007B9BD8_0 .net "y", 0 0, v0077EF28_0; 1 drivers
S_00772830 .scope module, "and1" "andgate" 3 90, 3 62, S_00772F18;
 .timescale -9 -12;
v0077EF80_0 .alias "a", 0 0, v007B9D90_0;
v0077EFD8_0 .net "b", 0 0, L_007DB760; 1 drivers
v0077F030_0 .var "out", 0 0;
E_00777E58 .event edge, v0077E588_0, v0077EFD8_0;
S_007728B8 .scope module, "and2" "andgate" 3 91, 3 62, S_00772F18;
 .timescale -9 -12;
v0077EE78_0 .net "a", 0 0, L_007DB798; 1 drivers
v0077EED0_0 .alias "b", 0 0, v007B9DE8_0;
v0077EF28_0 .var "out", 0 0;
E_00777E38 .event edge, v0077EE78_0, v0077E5E0_0;
S_00772940 .scope module, "or1" "orgate" 3 92, 3 73, S_00772F18;
 .timescale -9 -12;
v0077ED70_0 .alias "a", 0 0, v0077F190_0;
v0077EDC8_0 .alias "b", 0 0, v007B9BD8_0;
v0077EE20_0 .var "out", 0 0;
E_00777ED8 .event edge, v0077ED70_0, v0077EDC8_0;
S_00773138 .scope module, "xor2" "xorgate" 3 54, 3 84, S_00773930;
 .timescale -9 -12;
L_007DB7D0 .functor NOT 1, L_007D92E0, C4<0>, C4<0>, C4<0>;
L_007DB808 .functor NOT 1, v0077EE20_0, C4<0>, C4<0>, C4<0>;
v0077EBB8_0 .alias "a", 0 0, v007B9FA0_0;
v0077EC10_0 .alias "b", 0 0, v007B9E40_0;
v0077EC68_0 .alias "out", 0 0, v007B9F48_0;
v0077ECC0_0 .net "x", 0 0, v0077EB60_0; 1 drivers
v0077ED18_0 .net "y", 0 0, v0077EA58_0; 1 drivers
S_00772FA0 .scope module, "and1" "andgate" 3 90, 3 62, S_00773138;
 .timescale -9 -12;
v0077EAB0_0 .alias "a", 0 0, v007B9FA0_0;
v0077EB08_0 .net "b", 0 0, L_007DB7D0; 1 drivers
v0077EB60_0 .var "out", 0 0;
E_00777E78 .event edge, v0077EAB0_0, v0077EB08_0;
S_00773028 .scope module, "and2" "andgate" 3 91, 3 62, S_00773138;
 .timescale -9 -12;
v0077E9A8_0 .net "a", 0 0, L_007DB808; 1 drivers
v0077EA00_0 .alias "b", 0 0, v007B9E40_0;
v0077EA58_0 .var "out", 0 0;
E_00777F18 .event edge, v0077E9A8_0, v0077E6E8_0;
S_007730B0 .scope module, "or1" "orgate" 3 92, 3 73, S_00773138;
 .timescale -9 -12;
v0077E8A0_0 .alias "a", 0 0, v0077ECC0_0;
v0077E8F8_0 .alias "b", 0 0, v0077ED18_0;
v0077E950_0 .var "out", 0 0;
E_00777EF8 .event edge, v0077E8A0_0, v0077E8F8_0;
S_00773710 .scope module, "and1" "andgate" 3 55, 3 62, S_00773930;
 .timescale -9 -12;
v0077E798_0 .alias "a", 0 0, v007B9D90_0;
v0077E7F0_0 .alias "b", 0 0, v007B9DE8_0;
v0077E848_0 .var "out", 0 0;
S_00773798 .scope module, "and2" "andgate" 3 56, 3 62, S_00773930;
 .timescale -9 -12;
v0077E690_0 .alias "a", 0 0, v007BA050_0;
v0077E6E8_0 .alias "b", 0 0, v007B9E40_0;
v0077E740_0 .var "out", 0 0;
E_00778018 .event edge, v0077E638_0, v0077E6E8_0;
S_00773820 .scope module, "or1" "orgate" 3 57, 3 73, S_00773930;
 .timescale -9 -12;
v0077E588_0 .alias "a", 0 0, v007B9D90_0;
v0077E5E0_0 .alias "b", 0 0, v007B9DE8_0;
v0077E638_0 .var "out", 0 0;
E_00778038 .event edge, v0077E588_0, v0077E5E0_0;
S_007738A8 .scope module, "or2" "orgate" 3 58, 3 73, S_00773930;
 .timescale -9 -12;
v0077E3D0_0 .alias "a", 0 0, v007B9FF8_0;
v0077E4D8_0 .alias "b", 0 0, v007B9EF0_0;
v0077E530_0 .var "out", 0 0;
E_00777FB8 .event edge, v0077E3D0_0, v0077E4D8_0;
    .scope S_00747930;
T_0 ;
    %wait E_007560E0;
    %delay 7000, 0;
    %load/v 8, v007D1C80_0, 1;
    %load/v 9, v007D1CD8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D1D30_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00747820;
T_1 ;
    %wait E_007561A0;
    %delay 7000, 0;
    %load/v 8, v007D1B78_0, 1;
    %load/v 9, v007D1BD0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D1C28_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00747600;
T_2 ;
    %wait E_00755F40;
    %delay 4000, 0;
    %load/v 8, v007D1A70_0, 1;
    %load/v 9, v007D1AC8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D1B20_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00747B50;
T_3 ;
    %wait E_00755F60;
    %delay 7000, 0;
    %load/v 8, v007D0750_0, 1;
    %load/v 9, v007D07A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D1860_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00747BD8;
T_4 ;
    %wait E_00755FE0;
    %delay 7000, 0;
    %load/v 8, v007D0648_0, 1;
    %load/v 9, v007D06A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D06F8_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00747C60;
T_5 ;
    %wait E_00755EC0;
    %delay 4000, 0;
    %load/v 8, v007D0540_0, 1;
    %load/v 9, v007D0598_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D05F0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_007482C0;
T_6 ;
    %wait E_00755780;
    %delay 7000, 0;
    %load/v 8, v007D0438_0, 1;
    %load/v 9, v007D0490_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D04E8_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00748348;
T_7 ;
    %wait E_00755900;
    %delay 7000, 0;
    %load/v 8, v007D0330_0, 1;
    %load/v 9, v007D0388_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D03E0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_007483D0;
T_8 ;
    %wait E_00755780;
    %delay 4000, 0;
    %load/v 8, v007D0228_0, 1;
    %load/v 9, v007D0280_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D02D8_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00748458;
T_9 ;
    %wait E_00754860;
    %delay 4000, 0;
    %load/v 8, v007D0120_0, 1;
    %load/v 9, v007D0178_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D01D0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00748AB8;
T_10 ;
    %wait E_007563A0;
    %delay 7000, 0;
    %load/v 8, v007CF9E8_0, 1;
    %load/v 9, v007CFA40_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CFA98_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_007473E0;
T_11 ;
    %wait E_00755D40;
    %delay 7000, 0;
    %load/v 8, v007CF8E0_0, 1;
    %load/v 9, v007CF938_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF990_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00748B40;
T_12 ;
    %wait E_00755920;
    %delay 4000, 0;
    %load/v 8, v007CF7D8_0, 1;
    %load/v 9, v007CF830_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF888_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00748C50;
T_13 ;
    %wait E_00755860;
    %delay 7000, 0;
    %load/v 8, v007CF518_0, 1;
    %load/v 9, v007CF570_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF5C8_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00748CD8;
T_14 ;
    %wait E_007556E0;
    %delay 7000, 0;
    %load/v 8, v007CF410_0, 1;
    %load/v 9, v007CF468_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF4C0_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_007492B0;
T_15 ;
    %wait E_007556C0;
    %delay 4000, 0;
    %load/v 8, v007CF308_0, 1;
    %load/v 9, v007CF360_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF3B8_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_007474F0;
T_16 ;
    %wait E_00755000;
    %delay 7000, 0;
    %load/v 8, v007CF200_0, 1;
    %load/v 9, v007CF258_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF2B0_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00747AC8;
T_17 ;
    %wait E_00755180;
    %delay 7000, 0;
    %load/v 8, v007CF0F8_0, 1;
    %load/v 9, v007CF150_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF1A8_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00759358;
T_18 ;
    %wait E_00755000;
    %delay 4000, 0;
    %load/v 8, v007CEFF0_0, 1;
    %load/v 9, v007CF048_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF0A0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_007592D0;
T_19 ;
    %wait E_00754560;
    %delay 4000, 0;
    %load/v 8, v007CEEE8_0, 1;
    %load/v 9, v007CEF40_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEF98_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00758A50;
T_20 ;
    %wait E_00755540;
    %delay 7000, 0;
    %load/v 8, v007CE750_0, 1;
    %load/v 9, v007CE7A8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE860_0, 0, 8;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00758AD8;
T_21 ;
    %wait E_00755520;
    %delay 7000, 0;
    %load/v 8, v007CE648_0, 1;
    %load/v 9, v007CE6A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE6F8_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00758940;
T_22 ;
    %wait E_007551A0;
    %delay 4000, 0;
    %load/v 8, v007CE540_0, 1;
    %load/v 9, v007CE598_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE5F0_0, 0, 8;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_007588B8;
T_23 ;
    %wait E_007550E0;
    %delay 7000, 0;
    %load/v 8, v007CE280_0, 1;
    %load/v 9, v007CE2D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE330_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00758698;
T_24 ;
    %wait E_00754F60;
    %delay 7000, 0;
    %load/v 8, v007CE178_0, 1;
    %load/v 9, v007CE1D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE228_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00758258;
T_25 ;
    %wait E_00754F40;
    %delay 4000, 0;
    %load/v 8, v007CE070_0, 1;
    %load/v 9, v007CE0C8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE120_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00758148;
T_26 ;
    %wait E_00754880;
    %delay 7000, 0;
    %load/v 8, v007CDF68_0, 1;
    %load/v 9, v007CDFC0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE018_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_007581D0;
T_27 ;
    %wait E_00754A00;
    %delay 7000, 0;
    %load/v 8, v007CDE60_0, 1;
    %load/v 9, v007CDEB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDF10_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_007580C0;
T_28 ;
    %wait E_00754880;
    %delay 4000, 0;
    %load/v 8, v007CDD58_0, 1;
    %load/v 9, v007CDDB0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDE08_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00757EA0;
T_29 ;
    %wait E_00754D20;
    %delay 4000, 0;
    %load/v 8, v007CDC50_0, 1;
    %load/v 9, v007CDCA8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDD00_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00757AE8;
T_30 ;
    %wait E_00754DC0;
    %delay 7000, 0;
    %load/v 8, v007CD518_0, 1;
    %load/v 9, v007CD570_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD5C8_0, 0, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00757950;
T_31 ;
    %wait E_00754DA0;
    %delay 7000, 0;
    %load/v 8, v007CD410_0, 1;
    %load/v 9, v007CD468_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD4C0_0, 0, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_007579D8;
T_32 ;
    %wait E_00754A20;
    %delay 4000, 0;
    %load/v 8, v007CD308_0, 1;
    %load/v 9, v007CD360_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD3B8_0, 0, 8;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_007576A8;
T_33 ;
    %wait E_00754960;
    %delay 7000, 0;
    %load/v 8, v007CD048_0, 1;
    %load/v 9, v007CD0A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CD0F8_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00757400;
T_34 ;
    %wait E_007547E0;
    %delay 7000, 0;
    %load/v 8, v007CCF40_0, 1;
    %load/v 9, v007CCF98_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CCFF0_0, 0, 8;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00757488;
T_35 ;
    %wait E_007547C0;
    %delay 4000, 0;
    %load/v 8, v007CCE38_0, 1;
    %load/v 9, v007CCE90_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CCEE8_0, 0, 8;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00757598;
T_36 ;
    %wait E_00754580;
    %delay 7000, 0;
    %load/v 8, v007CCD30_0, 1;
    %load/v 9, v007CCD88_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CCDE0_0, 0, 8;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00757B70;
T_37 ;
    %wait E_007544E0;
    %delay 7000, 0;
    %load/v 8, v007CCC28_0, 1;
    %load/v 9, v007CCC80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CCCD8_0, 0, 8;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00757BF8;
T_38 ;
    %wait E_00754580;
    %delay 4000, 0;
    %load/v 8, v007CCB20_0, 1;
    %load/v 9, v007CCB78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CCBD0_0, 0, 8;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00757C80;
T_39 ;
    %wait E_00755B20;
    %delay 4000, 0;
    %load/v 8, v007CCA18_0, 1;
    %load/v 9, v007CCA70_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CCAC8_0, 0, 8;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00757D90;
T_40 ;
    %wait E_00754640;
    %delay 7000, 0;
    %load/v 8, v007CC2B0_0, 1;
    %load/v 9, v007CC308_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CC360_0, 0, 8;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00758368;
T_41 ;
    %wait E_00754620;
    %delay 7000, 0;
    %load/v 8, v007CC1A8_0, 1;
    %load/v 9, v007CC200_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CC258_0, 0, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_007583F0;
T_42 ;
    %wait E_00754500;
    %delay 4000, 0;
    %load/v 8, v007CC0A0_0, 1;
    %load/v 9, v007CC0F8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CC150_0, 0, 8;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_00758500;
T_43 ;
    %wait E_007544A0;
    %delay 7000, 0;
    %load/v 8, v007CBDE0_0, 1;
    %load/v 9, v007CBE38_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CBE90_0, 0, 8;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00758588;
T_44 ;
    %wait E_00754540;
    %delay 7000, 0;
    %load/v 8, v007CBCD8_0, 1;
    %load/v 9, v007CBD30_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CBD88_0, 0, 8;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00758B60;
T_45 ;
    %wait E_00754520;
    %delay 4000, 0;
    %load/v 8, v007CBBD0_0, 1;
    %load/v 9, v007CBC28_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CBC80_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00758C70;
T_46 ;
    %wait E_00754D40;
    %delay 7000, 0;
    %load/v 8, v007CBAC8_0, 1;
    %load/v 9, v007CBB20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CBB78_0, 0, 8;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00758CF8;
T_47 ;
    %wait E_00754CA0;
    %delay 7000, 0;
    %load/v 8, v007CB9C0_0, 1;
    %load/v 9, v007CBA18_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CBA70_0, 0, 8;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00758D80;
T_48 ;
    %wait E_00754D40;
    %delay 4000, 0;
    %load/v 8, v007CB8B8_0, 1;
    %load/v 9, v007CB910_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CB968_0, 0, 8;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_00758E08;
T_49 ;
    %wait E_00755CE0;
    %delay 4000, 0;
    %load/v 8, v007CAF80_0, 1;
    %load/v 9, v007CAFD8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CB860_0, 0, 8;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00758F18;
T_50 ;
    %wait E_00754C40;
    %delay 7000, 0;
    %load/v 8, v007CA848_0, 1;
    %load/v 9, v007CA8A0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CA8F8_0, 0, 8;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00758FA0;
T_51 ;
    %wait E_00754C20;
    %delay 7000, 0;
    %load/v 8, v007CA740_0, 1;
    %load/v 9, v007CA798_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CA7F0_0, 0, 8;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_007646D0;
T_52 ;
    %wait E_00754CC0;
    %delay 4000, 0;
    %load/v 8, v007CA638_0, 1;
    %load/v 9, v007CA690_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CA6E8_0, 0, 8;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00764648;
T_53 ;
    %wait E_00754C60;
    %delay 7000, 0;
    %load/v 8, v007CA378_0, 1;
    %load/v 9, v007CA3D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CA428_0, 0, 8;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00764428;
T_54 ;
    %wait E_00754D00;
    %delay 7000, 0;
    %load/v 8, v007CA270_0, 1;
    %load/v 9, v007CA2C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CA320_0, 0, 8;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00763FE8;
T_55 ;
    %wait E_00754CE0;
    %delay 4000, 0;
    %load/v 8, v007CA168_0, 1;
    %load/v 9, v007CA1C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CA218_0, 0, 8;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_00763ED8;
T_56 ;
    %wait E_00755B40;
    %delay 7000, 0;
    %load/v 8, v007CA060_0, 1;
    %load/v 9, v007CA0B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CA110_0, 0, 8;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_00763F60;
T_57 ;
    %wait E_00755460;
    %delay 7000, 0;
    %load/v 8, v007C9F28_0, 1;
    %load/v 9, v007C9F80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C9FD8_0, 0, 8;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_00763E50;
T_58 ;
    %wait E_00755B40;
    %delay 4000, 0;
    %load/v 8, v007C9E20_0, 1;
    %load/v 9, v007C9E78_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C9ED0_0, 0, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_00763C30;
T_59 ;
    %wait E_00755D20;
    %delay 4000, 0;
    %load/v 8, v007C9D18_0, 1;
    %load/v 9, v007C9D70_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C9DC8_0, 0, 8;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_00763878;
T_60 ;
    %wait E_00755400;
    %delay 7000, 0;
    %load/v 8, v007C95E0_0, 1;
    %load/v 9, v007C9638_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C9690_0, 0, 8;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_007636E0;
T_61 ;
    %wait E_007553E0;
    %delay 7000, 0;
    %load/v 8, v007C94D8_0, 1;
    %load/v 9, v007C9530_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C9588_0, 0, 8;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_00763768;
T_62 ;
    %wait E_00755480;
    %delay 4000, 0;
    %load/v 8, v007C93D0_0, 1;
    %load/v 9, v007C9428_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C9480_0, 0, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_00763438;
T_63 ;
    %wait E_00755420;
    %delay 7000, 0;
    %load/v 8, v007C9110_0, 1;
    %load/v 9, v007C9168_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C91C0_0, 0, 8;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_00762FF8;
T_64 ;
    %wait E_007554C0;
    %delay 7000, 0;
    %load/v 8, v007C8FD8_0, 1;
    %load/v 9, v007C9060_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C90B8_0, 0, 8;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_00763080;
T_65 ;
    %wait E_007554A0;
    %delay 4000, 0;
    %load/v 8, v007C8ED0_0, 1;
    %load/v 9, v007C8F28_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8F80_0, 0, 8;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_00762F70;
T_66 ;
    %wait E_00755C80;
    %delay 7000, 0;
    %load/v 8, v007C8DC8_0, 1;
    %load/v 9, v007C8E20_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8E78_0, 0, 8;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_00762E60;
T_67 ;
    %wait E_00755C20;
    %delay 7000, 0;
    %load/v 8, v007C8CC0_0, 1;
    %load/v 9, v007C8D18_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8D70_0, 0, 8;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_00762C40;
T_68 ;
    %wait E_00755C80;
    %delay 4000, 0;
    %load/v 8, v007C8BB8_0, 1;
    %load/v 9, v007C8C10_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8C68_0, 0, 8;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00762888;
T_69 ;
    %wait E_007788B8;
    %delay 4000, 0;
    %load/v 8, v007C8AB0_0, 1;
    %load/v 9, v007C8B08_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8B60_0, 0, 8;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00762800;
T_70 ;
    %wait E_00755BC0;
    %delay 7000, 0;
    %load/v 8, v007C8378_0, 1;
    %load/v 9, v007C83D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8428_0, 0, 8;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00762998;
T_71 ;
    %wait E_00755BA0;
    %delay 7000, 0;
    %load/v 8, v007C8270_0, 1;
    %load/v 9, v007C82C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8320_0, 0, 8;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00763190;
T_72 ;
    %wait E_00755C40;
    %delay 4000, 0;
    %load/v 8, v007C8168_0, 1;
    %load/v 9, v007C81C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C8218_0, 0, 8;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_007632A0;
T_73 ;
    %wait E_00755BE0;
    %delay 7000, 0;
    %load/v 8, v007C7678_0, 1;
    %load/v 9, v007C76D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C7728_0, 0, 8;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00763328;
T_74 ;
    %wait E_00755C60;
    %delay 7000, 0;
    %load/v 8, v007C7570_0, 1;
    %load/v 9, v007C75C8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C7620_0, 0, 8;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_00763900;
T_75 ;
    %wait E_00755CA0;
    %delay 4000, 0;
    %load/v 8, v007C7468_0, 1;
    %load/v 9, v007C74C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C7518_0, 0, 8;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_00763A10;
T_76 ;
    %wait E_00778938;
    %delay 7000, 0;
    %load/v 8, v007C7360_0, 1;
    %load/v 9, v007C73B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C7410_0, 0, 8;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_00763A98;
T_77 ;
    %wait E_00778738;
    %delay 7000, 0;
    %load/v 8, v007C7258_0, 1;
    %load/v 9, v007C72B0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C7308_0, 0, 8;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_00763B20;
T_78 ;
    %wait E_00778938;
    %delay 4000, 0;
    %load/v 8, v007C7150_0, 1;
    %load/v 9, v007C71A8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C7200_0, 0, 8;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_007640F8;
T_79 ;
    %wait E_00777C18;
    %delay 4000, 0;
    %load/v 8, v007C7048_0, 1;
    %load/v 9, v007C70A0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C70F8_0, 0, 8;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00764208;
T_80 ;
    %wait E_007789D8;
    %delay 7000, 0;
    %load/v 8, v007C66D0_0, 1;
    %load/v 9, v007C6728_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C6780_0, 0, 8;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00764290;
T_81 ;
    %wait E_007789B8;
    %delay 7000, 0;
    %load/v 8, v007C65C8_0, 1;
    %load/v 9, v007C6620_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C6678_0, 0, 8;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00764318;
T_82 ;
    %wait E_00778958;
    %delay 4000, 0;
    %load/v 8, v007C64C0_0, 1;
    %load/v 9, v007C6518_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C6570_0, 0, 8;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_00762B30;
T_83 ;
    %wait E_00778978;
    %delay 7000, 0;
    %load/v 8, v007C6200_0, 1;
    %load/v 9, v007C6258_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C62B0_0, 0, 8;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_00763108;
T_84 ;
    %wait E_00778918;
    %delay 7000, 0;
    %load/v 8, v007C60F8_0, 1;
    %load/v 9, v007C6150_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C61A8_0, 0, 8;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00775D50;
T_85 ;
    %wait E_007788F8;
    %delay 4000, 0;
    %load/v 8, v007C5FF0_0, 1;
    %load/v 9, v007C6048_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C60A0_0, 0, 8;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_00775C40;
T_86 ;
    %wait E_00778758;
    %delay 7000, 0;
    %load/v 8, v007C5EE8_0, 1;
    %load/v 9, v007C5F40_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C5F98_0, 0, 8;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00775BB8;
T_87 ;
    %wait E_007787B8;
    %delay 7000, 0;
    %load/v 8, v007C5DE0_0, 1;
    %load/v 9, v007C5E38_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C5E90_0, 0, 8;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_00775B30;
T_88 ;
    %wait E_00778758;
    %delay 4000, 0;
    %load/v 8, v007C5CD8_0, 1;
    %load/v 9, v007C5D30_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C5D88_0, 0, 8;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_00775AA8;
T_89 ;
    %wait E_00777498;
    %delay 4000, 0;
    %load/v 8, v007C5BD0_0, 1;
    %load/v 9, v007C5C28_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C5C80_0, 0, 8;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00775998;
T_90 ;
    %wait E_00778858;
    %delay 7000, 0;
    %load/v 8, v007C4C68_0, 1;
    %load/v 9, v007C4CC0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4D18_0, 0, 8;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_00775910;
T_91 ;
    %wait E_00778838;
    %delay 7000, 0;
    %load/v 8, v007C4B60_0, 1;
    %load/v 9, v007C4BB8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4C10_0, 0, 8;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_00775888;
T_92 ;
    %wait E_007787D8;
    %delay 4000, 0;
    %load/v 8, v007C4A58_0, 1;
    %load/v 9, v007C4AB0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4B08_0, 0, 8;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_00775778;
T_93 ;
    %wait E_007787F8;
    %delay 7000, 0;
    %load/v 8, v007C4798_0, 1;
    %load/v 9, v007C47F0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4848_0, 0, 8;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_007756F0;
T_94 ;
    %wait E_00778798;
    %delay 7000, 0;
    %load/v 8, v007C4690_0, 1;
    %load/v 9, v007C46E8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4740_0, 0, 8;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_00775668;
T_95 ;
    %wait E_00778778;
    %delay 4000, 0;
    %load/v 8, v007C4588_0, 1;
    %load/v 9, v007C45E0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4638_0, 0, 8;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_00775558;
T_96 ;
    %wait E_00777C38;
    %delay 7000, 0;
    %load/v 8, v007C4480_0, 1;
    %load/v 9, v007C44D8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4530_0, 0, 8;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_007754D0;
T_97 ;
    %wait E_00778638;
    %delay 7000, 0;
    %load/v 8, v007C4378_0, 1;
    %load/v 9, v007C43D0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4428_0, 0, 8;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_00775448;
T_98 ;
    %wait E_00777C38;
    %delay 4000, 0;
    %load/v 8, v007C4270_0, 1;
    %load/v 9, v007C42C8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4320_0, 0, 8;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_007753C0;
T_99 ;
    %wait E_00776D18;
    %delay 4000, 0;
    %load/v 8, v007C4168_0, 1;
    %load/v 9, v007C41C0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C4218_0, 0, 8;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_007752B0;
T_100 ;
    %wait E_007786D8;
    %delay 7000, 0;
    %load/v 8, v007C3A00_0, 1;
    %load/v 9, v007C3A58_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C3AB0_0, 0, 8;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_00775228;
T_101 ;
    %wait E_007786B8;
    %delay 7000, 0;
    %load/v 8, v007C38F8_0, 1;
    %load/v 9, v007C3950_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C39A8_0, 0, 8;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_007751A0;
T_102 ;
    %wait E_00778658;
    %delay 4000, 0;
    %load/v 8, v007C37F0_0, 1;
    %load/v 9, v007C3848_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C38A0_0, 0, 8;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_00775090;
T_103 ;
    %wait E_00778678;
    %delay 7000, 0;
    %load/v 8, v007C3530_0, 1;
    %load/v 9, v007C3588_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C35E0_0, 0, 8;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_00775008;
T_104 ;
    %wait E_00777B98;
    %delay 7000, 0;
    %load/v 8, v007C3428_0, 1;
    %load/v 9, v007C3480_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C34D8_0, 0, 8;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_00774F80;
T_105 ;
    %wait E_00777B78;
    %delay 4000, 0;
    %load/v 8, v007C3320_0, 1;
    %load/v 9, v007C3378_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C33D0_0, 0, 8;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_00774E70;
T_106 ;
    %wait E_007774B8;
    %delay 7000, 0;
    %load/v 8, v007C3218_0, 1;
    %load/v 9, v007C3270_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C32C8_0, 0, 8;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_00774DE8;
T_107 ;
    %wait E_00777838;
    %delay 7000, 0;
    %load/v 8, v007C3110_0, 1;
    %load/v 9, v007C3168_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C31C0_0, 0, 8;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_00774D60;
T_108 ;
    %wait E_007774B8;
    %delay 4000, 0;
    %load/v 8, v007C1FD8_0, 1;
    %load/v 9, v007C3060_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C30B8_0, 0, 8;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_00774CD8;
T_109 ;
    %wait E_00776FB8;
    %delay 4000, 0;
    %load/v 8, v007C1ED0_0, 1;
    %load/v 9, v007C1F28_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1F80_0, 0, 8;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_00774BC8;
T_110 ;
    %wait E_00777A98;
    %delay 7000, 0;
    %load/v 8, v007C1798_0, 1;
    %load/v 9, v007C17F0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1848_0, 0, 8;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_00774B40;
T_111 ;
    %wait E_00777A78;
    %delay 7000, 0;
    %load/v 8, v007C1690_0, 1;
    %load/v 9, v007C16E8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1740_0, 0, 8;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_00774AB8;
T_112 ;
    %wait E_00777858;
    %delay 4000, 0;
    %load/v 8, v007C1588_0, 1;
    %load/v 9, v007C15E0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1638_0, 0, 8;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_007749A8;
T_113 ;
    %wait E_00777938;
    %delay 7000, 0;
    %load/v 8, v007C12C8_0, 1;
    %load/v 9, v007C1320_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1378_0, 0, 8;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_00774920;
T_114 ;
    %wait E_00777418;
    %delay 7000, 0;
    %load/v 8, v007C11C0_0, 1;
    %load/v 9, v007C1218_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1270_0, 0, 8;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_00774898;
T_115 ;
    %wait E_007773F8;
    %delay 4000, 0;
    %load/v 8, v007C10B8_0, 1;
    %load/v 9, v007C1110_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1168_0, 0, 8;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_00774788;
T_116 ;
    %wait E_00776D38;
    %delay 7000, 0;
    %load/v 8, v007C0F80_0, 1;
    %load/v 9, v007C0FD8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C1060_0, 0, 8;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_00774700;
T_117 ;
    %wait E_007770B8;
    %delay 7000, 0;
    %load/v 8, v007C0E78_0, 1;
    %load/v 9, v007C0ED0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0F28_0, 0, 8;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_00774678;
T_118 ;
    %wait E_00776D38;
    %delay 4000, 0;
    %load/v 8, v007C0D70_0, 1;
    %load/v 9, v007C0DC8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0E20_0, 0, 8;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_007745F0;
T_119 ;
    %wait E_00777778;
    %delay 4000, 0;
    %load/v 8, v007C0C68_0, 1;
    %load/v 9, v007C0CC0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0D18_0, 0, 8;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_007744E0;
T_120 ;
    %wait E_00777318;
    %delay 7000, 0;
    %load/v 8, v007C0530_0, 1;
    %load/v 9, v007C0588_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C05E0_0, 0, 8;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_00774458;
T_121 ;
    %wait E_007772F8;
    %delay 7000, 0;
    %load/v 8, v007C0428_0, 1;
    %load/v 9, v007C0480_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C04D8_0, 0, 8;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_007743D0;
T_122 ;
    %wait E_007770D8;
    %delay 4000, 0;
    %load/v 8, v007C0320_0, 1;
    %load/v 9, v007C0378_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C03D0_0, 0, 8;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_007742C0;
T_123 ;
    %wait E_007771B8;
    %delay 7000, 0;
    %load/v 8, v007C0060_0, 1;
    %load/v 9, v007C00B8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007C0110_0, 0, 8;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_00774238;
T_124 ;
    %wait E_00776C98;
    %delay 7000, 0;
    %load/v 8, v007BEEA0_0, 1;
    %load/v 9, v007BEEF8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BEF50_0, 0, 8;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_007741B0;
T_125 ;
    %wait E_00776C78;
    %delay 4000, 0;
    %load/v 8, v007BED98_0, 1;
    %load/v 9, v007BEDF0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BEE48_0, 0, 8;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_007740A0;
T_126 ;
    %wait E_00776FD8;
    %delay 7000, 0;
    %load/v 8, v007BEC90_0, 1;
    %load/v 9, v007BECE8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BED40_0, 0, 8;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_00774018;
T_127 ;
    %wait E_00776F38;
    %delay 7000, 0;
    %load/v 8, v007BEB88_0, 1;
    %load/v 9, v007BEBE0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BEC38_0, 0, 8;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_00773F90;
T_128 ;
    %wait E_00776FD8;
    %delay 4000, 0;
    %load/v 8, v007BEA80_0, 1;
    %load/v 9, v007BEAD8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BEB30_0, 0, 8;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_00773BD8;
T_129 ;
    %wait E_00777F38;
    %delay 4000, 0;
    %load/v 8, v007BE978_0, 1;
    %load/v 9, v007BE9D0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BEA28_0, 0, 8;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_00773688;
T_130 ;
    %wait E_00776B98;
    %delay 7000, 0;
    %load/v 8, v007BE240_0, 1;
    %load/v 9, v007BE298_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE2F0_0, 0, 8;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_007734F0;
T_131 ;
    %wait E_00776B78;
    %delay 7000, 0;
    %load/v 8, v007BE138_0, 1;
    %load/v 9, v007BE190_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE1E8_0, 0, 8;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_00773578;
T_132 ;
    %wait E_00776F58;
    %delay 4000, 0;
    %load/v 8, v007BE030_0, 1;
    %load/v 9, v007BE088_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BE0E0_0, 0, 8;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_00773248;
T_133 ;
    %wait E_00776A38;
    %delay 7000, 0;
    %load/v 8, v007BBD40_0, 1;
    %load/v 9, v007BBD98_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BBDF0_0, 0, 8;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_00772E08;
T_134 ;
    %wait E_00776F98;
    %delay 7000, 0;
    %load/v 8, v007BBC38_0, 1;
    %load/v 9, v007BBC90_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BBCE8_0, 0, 8;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_00772E90;
T_135 ;
    %wait E_00776F78;
    %delay 4000, 0;
    %load/v 8, v007BBB30_0, 1;
    %load/v 9, v007BBB88_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BBBE0_0, 0, 8;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_00772D80;
T_136 ;
    %wait E_00777798;
    %delay 7000, 0;
    %load/v 8, v007BBA28_0, 1;
    %load/v 9, v007BBA80_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BBAD8_0, 0, 8;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_00772C70;
T_137 ;
    %wait E_007776F8;
    %delay 7000, 0;
    %load/v 8, v007BB920_0, 1;
    %load/v 9, v007BB978_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BB9D0_0, 0, 8;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_00772A50;
T_138 ;
    %wait E_00777798;
    %delay 4000, 0;
    %load/v 8, v007BB818_0, 1;
    %load/v 9, v007BB870_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BB8C8_0, 0, 8;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_00772610;
T_139 ;
    %wait E_00778058;
    %delay 4000, 0;
    %load/v 8, v007BB710_0, 1;
    %load/v 9, v007BB768_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BB7C0_0, 0, 8;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_00772500;
T_140 ;
    %wait E_00777058;
    %delay 7000, 0;
    %load/v 8, v007BAFD8_0, 1;
    %load/v 9, v007BB030_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BB088_0, 0, 8;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_00772588;
T_141 ;
    %wait E_00777038;
    %delay 7000, 0;
    %load/v 8, v007BAAA0_0, 1;
    %load/v 9, v007BAAF8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BAB50_0, 0, 8;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_00772478;
T_142 ;
    %wait E_00777718;
    %delay 4000, 0;
    %load/v 8, v007BA998_0, 1;
    %load/v 9, v007BA9F0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BAA48_0, 0, 8;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_00771E18;
T_143 ;
    %wait E_007776B8;
    %delay 7000, 0;
    %load/v 8, v007BA6D8_0, 1;
    %load/v 9, v007BA730_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BA788_0, 0, 8;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_00771EA0;
T_144 ;
    %wait E_00777758;
    %delay 7000, 0;
    %load/v 8, v007BA5D0_0, 1;
    %load/v 9, v007BA628_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BA680_0, 0, 8;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_00771F28;
T_145 ;
    %wait E_00777738;
    %delay 4000, 0;
    %load/v 8, v007BA4C8_0, 1;
    %load/v 9, v007BA520_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BA578_0, 0, 8;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_00772038;
T_146 ;
    %wait E_00777F58;
    %delay 7000, 0;
    %load/v 8, v007BA3C0_0, 1;
    %load/v 9, v007BA418_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BA470_0, 0, 8;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_007720C0;
T_147 ;
    %wait E_00777EB8;
    %delay 7000, 0;
    %load/v 8, v007BA2B8_0, 1;
    %load/v 9, v007BA310_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BA368_0, 0, 8;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_00772148;
T_148 ;
    %wait E_00777F58;
    %delay 4000, 0;
    %load/v 8, v007BA1B0_0, 1;
    %load/v 9, v007BA208_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BA260_0, 0, 8;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_00772720;
T_149 ;
    %wait E_00777FF8;
    %delay 4000, 0;
    %load/v 8, v007BA0A8_0, 1;
    %load/v 9, v007BA100_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BA158_0, 0, 8;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_00772830;
T_150 ;
    %wait E_00777E58;
    %delay 7000, 0;
    %load/v 8, v0077EF80_0, 1;
    %load/v 9, v0077EFD8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077F030_0, 0, 8;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_007728B8;
T_151 ;
    %wait E_00777E38;
    %delay 7000, 0;
    %load/v 8, v0077EE78_0, 1;
    %load/v 9, v0077EED0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EF28_0, 0, 8;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_00772940;
T_152 ;
    %wait E_00777ED8;
    %delay 4000, 0;
    %load/v 8, v0077ED70_0, 1;
    %load/v 9, v0077EDC8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EE20_0, 0, 8;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_00772FA0;
T_153 ;
    %wait E_00777E78;
    %delay 7000, 0;
    %load/v 8, v0077EAB0_0, 1;
    %load/v 9, v0077EB08_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EB60_0, 0, 8;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_00773028;
T_154 ;
    %wait E_00777F18;
    %delay 7000, 0;
    %load/v 8, v0077E9A8_0, 1;
    %load/v 9, v0077EA00_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EA58_0, 0, 8;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_007730B0;
T_155 ;
    %wait E_00777EF8;
    %delay 4000, 0;
    %load/v 8, v0077E8A0_0, 1;
    %load/v 9, v0077E8F8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E950_0, 0, 8;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_00773710;
T_156 ;
    %wait E_00778038;
    %delay 7000, 0;
    %load/v 8, v0077E798_0, 1;
    %load/v 9, v0077E7F0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E848_0, 0, 8;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_00773798;
T_157 ;
    %wait E_00778018;
    %delay 7000, 0;
    %load/v 8, v0077E690_0, 1;
    %load/v 9, v0077E6E8_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E740_0, 0, 8;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_00773820;
T_158 ;
    %wait E_00778038;
    %delay 4000, 0;
    %load/v 8, v0077E588_0, 1;
    %load/v 9, v0077E5E0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E638_0, 0, 8;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_007738A8;
T_159 ;
    %wait E_00777FB8;
    %delay 4000, 0;
    %load/v 8, v0077E3D0_0, 1;
    %load/v 9, v0077E4D8_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E530_0, 0, 8;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_00773A40;
T_160 ;
    %ix/load 0, 16, 0;
    %assign/v0 v007D29E8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v007D2A40_0, 0, 0;
    %set/v v007D27D8_0, 0, 1;
    %set/v v007D2830_0, 0, 1;
    %set/v v007D28E0_0, 0, 6;
    %set/v v007D2990_0, 0, 6;
    %vpi_call 2 29 "$dumpfile", "16bit_RCA.fsdb";
    %vpi_call 2 30 "$dumpvars";
    %delay 10000, 0;
    %set/v v007D2A98_0, 1, 1;
    %delay 10000, 0;
    %set/v v007D2A98_0, 0, 1;
    %movi 8, 1, 6;
    %set/v v007D2990_0, 8, 6;
T_160.0 ;
    %load/v 8, v007D2990_0, 6;
    %mov 14, 0, 1;
   %cmpi/u 8, 10, 7;
    %jmp/0xz T_160.1, 5;
    %delay 200000, 0;
    %set/v v007D2A98_0, 1, 1;
    %delay 10000, 0;
    %set/v v007D2A98_0, 0, 1;
    %load/v 8, v007D2990_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %set/v v007D2990_0, 8, 6;
    %jmp T_160.0;
T_160.1 ;
    %delay 200000, 0;
    %vpi_call 2 40 "$display", "//     CORRECT COUNT = %d    //", v007D28E0_0;
    %delay 100000, 0;
    %vpi_call 2 41 "$finish";
    %end;
    .thread T_160;
    .scope S_00773A40;
T_161 ;
    %delay 10000, 0;
    %load/v 8, v007D2830_0, 1;
    %inv 8, 1;
    %set/v v007D2830_0, 8, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_00773A40;
T_162 ;
    %wait E_00777FD8;
    %load/v 8, v007D2A98_0, 1;
    %jmp/0xz  T_162.0, 8;
    %load/v 8, v007D2990_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_162.2, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v007D29E8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v007D2A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007D27D8_0, 0, 0;
    %jmp T_162.3;
T_162.2 ;
    %load/v 8, v007D2990_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_162.4, 4;
    %ix/load 0, 16, 0;
    %assign/v0 v007D29E8_0, 0, 1;
    %ix/load 0, 16, 0;
    %assign/v0 v007D2A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007D27D8_0, 0, 1;
    %jmp T_162.5;
T_162.4 ;
    %movi 8, 2, 7;
    %load/v 15, v007D2990_0, 6;
    %mov 21, 0, 1;
    %cmp/u 8, 15, 7;
    %or 5, 4, 1;
    %jmp/0xz  T_162.6, 5;
    %vpi_func 2 64 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 65535, 32;
    %mod 8, 40, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v007D29E8_0, 0, 8;
    %vpi_func 2 65 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 65535, 32;
    %mod 8, 40, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v007D2A40_0, 0, 8;
    %vpi_func 2 66 "$random", 40, 32;
    %mov 8, 40, 32;
    %movi 40, 2, 32;
    %mod 8, 40, 32;
    %ix/load 0, 1, 0;
    %assign/v0 v007D27D8_0, 0, 8;
T_162.6 ;
T_162.5 ;
T_162.3 ;
    %ix/load 0, 17, 0;
    %assign/v0 v007D2888_0, 0, 0;
    %ix/load 0, 9, 0;
    %assign/v0 v007D2B48_0, 0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/v 8, v007D29E8_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v007D2A40_0, 16;
    %mov 41, 0, 1;
    %add 8, 25, 17;
    %load/v 25, v007D27D8_0, 1;
    %mov 26, 0, 16;
    %add 8, 25, 17;
    %ix/load 0, 17, 0;
    %assign/v0 v007D2888_0, 0, 8;
    %load/v 8, v007D2B48_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v007D2B48_0, 0, 8;
    %load/v 8, v007D2B48_0, 9;
    %mov 17, 0, 1;
    %cmpi/u 8, 9, 10;
    %jmp/0xz  T_162.8, 4;
    %load/v 8, v007D2AF0_0, 16;
    %load/v 24, v007D2938_0, 1;
    %load/v 25, v007D2888_0, 17;
    %cmp/u 8, 25, 17;
    %jmp/0xz  T_162.10, 4;
    %load/v 8, v007D28E0_0, 6;
    %mov 14, 0, 26;
    %addi 8, 1, 32;
    %ix/load 0, 6, 0;
    %assign/v0 v007D28E0_0, 0, 8;
    %vpi_call 2 82 "$display", "////////////Test %d////////////", v007D2990_0;
    %vpi_call 2 83 "$display", "//  Q :%d + %d + %d = ? //", v007D29E8_0, v007D2A40_0, v007D27D8_0;
    %vpi_call 2 84 "$display", "///////////////////////////////";
    %vpi_call 2 85 "$display", "//  Your answer              //";
    %vpi_call 2 86 "$display", "//  Cout = %d Sum = %d     //", v007D2938_0, v007D2AF0_0;
    %vpi_call 2 87 "$display", "///////////////////////////////";
    %vpi_call 2 88 "$display", "//  Correct answer           //";
    %vpi_call 2 89 "$display", "//  Cout = %d Sum = %d     //", &PV<v007D2888_0, 16, 1>, &PV<v007D2888_0, 0, 16>;
    %vpi_call 2 90 "$display", "///////////////////////////////";
    %vpi_call 2 91 "$display", "//        SUCCESSFUL !       //";
    %vpi_call 2 92 "$display", "///////////////////////////////\012";
    %jmp T_162.11;
T_162.10 ;
    %vpi_call 2 96 "$display", "////////////Test %d////////////", v007D2990_0;
    %vpi_call 2 97 "$display", "//  Q :%d + %d + %d = ? //", v007D29E8_0, v007D2A40_0, v007D27D8_0;
    %vpi_call 2 98 "$display", "///////////////////////////////";
    %vpi_call 2 99 "$display", "//  Your answer              //";
    %vpi_call 2 100 "$display", "//  Cout = %d Sum = %d     //", v007D2938_0, v007D2AF0_0;
    %vpi_call 2 101 "$display", "///////////////////////////////";
    %vpi_call 2 102 "$display", "//  Correct answer           //";
    %vpi_call 2 103 "$display", "//  Cout = %d Sum = %d     //", &PV<v007D2888_0, 16, 1>, &PV<v007D2888_0, 0, 16>;
    %vpi_call 2 104 "$display", "///////////////////////////////";
    %vpi_call 2 105 "$display", "//           FAIL !          //";
    %vpi_call 2 106 "$display", "///////////////////////////////\012";
T_162.11 ;
T_162.8 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "16bit_testbench.v";
    "16bit_RCA.v";
