
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.09    0.04   10.04 ^ rst_z (in)
                                         rst_z (net)
                  0.09    0.00   10.04 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.09    0.15   10.18 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.09    0.00   10.18 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.33    0.29   10.47 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.33    0.00   10.47 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.38    0.38   10.86 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.38    0.00   10.86 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 10.86   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.11    0.06   50.06 ^ clk (in)
                                         clk (net)
                  0.11    0.00   50.06 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.18   50.24 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   50.24 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.07    0.15   50.39 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00   50.39 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.14   clock uncertainty
                          0.00   50.14   clock reconvergence pessimism
                          0.08   50.22   library recovery time
                                 50.22   data required time
-----------------------------------------------------------------------------
                                 50.22   data required time
                                -10.86   data arrival time
-----------------------------------------------------------------------------
                                 39.37   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.03    0.07    0.04   25.04 v clk (in)
                                         clk (net)
                  0.07    0.00   25.04 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.10    0.19   25.23 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00   25.23 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.07    0.17   25.40 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00   25.40 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.11   25.51 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.17    0.00   25.51 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    0.89    0.66   26.16 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.89    0.00   26.17 ^ en_comp (out)
                                 26.17   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.17   data arrival time
-----------------------------------------------------------------------------
                                 13.58   slack (MET)



======================= Slowest Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.24    0.09   10.09 ^ rst_z (in)
                                         rst_z (net)
                  0.24    0.00   10.09 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.25    0.41   10.50 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.25    0.00   10.50 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.85    0.77   11.27 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.85    0.00   11.27 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.99    1.01   12.28 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.99    0.00   12.29 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 12.29   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.04    0.30    0.14   50.14 ^ clk (in)
                                         clk (net)
                  0.30    0.00   50.14 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.50   50.64 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   50.64 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.20    0.44   51.07 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00   51.07 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.82   clock uncertainty
                          0.00   50.82   clock reconvergence pessimism
                          0.37   51.19   library recovery time
                                 51.19   data required time
-----------------------------------------------------------------------------
                                 51.19   data required time
                                -12.29   data arrival time
-----------------------------------------------------------------------------
                                 38.90   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.04    0.17    0.09   25.09 v clk (in)
                                         clk (net)
                  0.17    0.00   25.09 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.28    0.53   25.62 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.28    0.00   25.62 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.20    0.49   26.11 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00   26.11 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.49    0.32   26.43 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.49    0.00   26.43 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    2.29    1.71   28.13 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  2.29    0.00   28.13 ^ en_comp (out)
                                 28.13   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -28.13   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)



======================= Typical Corner ===================================

Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         10.00   10.00 ^ input external delay
     1    0.01    0.13    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.13    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.23   10.28 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.28 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.06    0.49    0.44   10.72 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.49    0.00   10.72 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.10    0.57    0.57   11.30 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.57    0.00   11.30 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.30   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock source latency
     1    0.03    0.17    0.08   50.08 ^ clk (in)
                                         clk (net)
                  0.17    0.00   50.08 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.28   50.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   50.36 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.05    0.11    0.24   50.60 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.11    0.00   50.60 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   50.35   clock uncertainty
                          0.00   50.35   clock reconvergence pessimism
                          0.17   50.53   library recovery time
                                 50.53   data required time
-----------------------------------------------------------------------------
                                 50.53   data required time
                                -11.30   data arrival time
-----------------------------------------------------------------------------
                                 39.23   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock clk (fall edge)
                          0.00   25.00   clock source latency
     1    0.03    0.10    0.06   25.06 v clk (in)
                                         clk (net)
                  0.10    0.00   25.06 v clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.10    0.16    0.29   25.35 v clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.00   25.35 v clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.05    0.11    0.27   25.62 v clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_clk (net)
                  0.11    0.00   25.62 v _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.17   25.79 ^ _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.26    0.00   25.79 ^ output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.08    1.35    0.99   26.78 ^ output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  1.35    0.00   26.79 ^ en_comp (out)
                                 26.79   data arrival time

                         50.00   50.00   clock clk (rise edge)
                          0.00   50.00   clock network delay (propagated)
                         -0.25   49.75   clock uncertainty
                          0.00   49.75   clock reconvergence pessimism
                        -10.00   39.75   output external delay
                                 39.75   data required time
-----------------------------------------------------------------------------
                                 39.75   data required time
                                -26.79   data arrival time
-----------------------------------------------------------------------------
                                 12.96   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================


max slew violations count Slowest: 0
max fanout violations count Slowest: 0
max cap violations count Slowest: 0
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/ZN
 clkload1/Z
 clkload2/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
