# compile vhdl design source files
vhdl xil_defaultlib  "../../../Signals_filter.srcs/sources_1/new/multiplier.vhd"
vhdl xil_defaultlib  "../../../Signals_filter.srcs/sources_1/new/adder.vhd"
vhdl xil_defaultlib  "../../../Signals_filter.srcs/sources_1/new/filter.vhd"
vhdl xil_defaultlib  "../../../Signals_filter.srcs/sim_1/new/project_tb.vhd"

# Do not sort compile order
nosort
