{{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v}} {0 {vlog -work work {/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 13:56:24 on Apr 17,2024
vlog -reportprogress 300 -work work /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v 
** Error: (vlog-7) Failed to open design unit file "/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v" in read mode.
No such file or directory. (errno = ENOENT)
End time: 13:56:24 on Apr 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

} {5.0 6.0} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_controller

Top level modules:
	systolic_array_controller

} {} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v} {2 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_pe_os
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v(182): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	systolic_array_pe_os

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v}} {0 {vlog -work work {/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 13:56:24 on Apr 17,2024
vlog -reportprogress 300 -work work /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v 
** Error: (vlog-7) Failed to open design unit file "/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_pe.v" in read mode.
No such file or directory. (errno = ENOENT)
End time: 13:56:24 on Apr 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

} {5.0 6.0} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_datapath

Top level modules:
	systolic_array_datapath

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v}} {0 {vlog -work work {/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 13:56:24 on Apr 17,2024
vlog -reportprogress 300 -work work /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v 
** Error: (vlog-7) Failed to open design unit file "/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_datapath.v" in read mode.
No such file or directory. (errno = ENOENT)
End time: 13:56:24 on Apr 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

} {5.0 6.0} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/tb_systolic_array_top.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/tb_systolic_array_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_systolic_array_top

Top level modules:
	tb_systolic_array_top

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v}} {0 {vlog -work work {/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 13:56:24 on Apr 17,2024
vlog -reportprogress 300 -work work /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v 
** Error: (vlog-7) Failed to open design unit file "/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v" in read mode.
No such file or directory. (errno = ENOENT)
End time: 13:56:24 on Apr 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

} {5.0 6.0} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v} {2 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module systolic_array_top
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(147): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(183): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(234): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(272): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
** Warning: (vlog-2121) D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_top.v(324): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	systolic_array_top

} {} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v}} {0 {vlog -work work {/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 13:56:24 on Apr 17,2024
vlog -reportprogress 300 -work work /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v 
** Error: (vlog-7) Failed to open design unit file "/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/systolic_array_controller.v" in read mode.
No such file or directory. (errno = ENOENT)
End time: 13:56:24 on Apr 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

} {5.0 6.0} {}} {{D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/tb_systolic_array_top.v}} {0 {vlog -work work {/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/tb_systolic_array_top.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 13:56:24 on Apr 17,2024
vlog -reportprogress 300 -work work /home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/tb_systolic_array_top.v 
** Error: (vlog-7) Failed to open design unit file "/home/span/Work/Acads/ECE8803HML/Project/DENSE/hml-project-SA/D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/tb_systolic_array_top.v" in read mode.
No such file or directory. (errno = ENOENT)
End time: 13:56:24 on Apr 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

} {5.0 6.0} {}} {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v} {1 {vlog -work work -stats=none {D:/GT-ece/Spring 2024/ECE8803_HML/project/Dense_SA-main/sram_bank_sp.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sram_bank_sp

Top level modules:
	sram_bank_sp

} {} {}}
