#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct  9 10:08:59 2020
# Process ID: 9796
# Current directory: C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8936 C:\Users\LiuYang_Laptop\Desktop\25_ov5640_sd\ov5640_sd.xpr
# Log file: C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/vivado.log
# Journal file: C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 769.363 ; gain = 199.254
update_compile_order -fileset sources_1
open_bd_design {C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.srcs/sources_1/bd/system/system.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - processing_system7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <system> from BD file <C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.234 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 13:53:43 2020...
