read -sv run_verilog_mid/adder_32b_7_81_22932a6b716f785c331619b3d6437b84.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_81_22932a6b716f785c331619b3d6437b84_yosys.v
