{
    "code": "module TopModule(\n    input logic clk,\n    input logic reset,\n    output logic [31:0] q\n);\n\n    logic [31:0] lfsr_reg;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            lfsr_reg <= 32'h1;\n        end else begin\n            lfsr_reg <= {lfsr_reg[30:0], lfsr_reg[31] ^ lfsr_reg[21] ^ lfsr_reg[1] ^ lfsr_reg[0]};\n        end\n    end\n\n    assign q = lfsr_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "T"
    }
}