
*** Running vivado
    with args -log system_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_xbar_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_xbar_0.tcl -notrace
Command: synth_design -top system_xbar_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1242.848 ; gain = 92.000 ; free physical = 4921 ; free virtual = 10109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/ectf/pl/proj/test/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1152'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000100000000000000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000100101100110000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000001001011000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000010010100001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000100101100100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000110000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000010010110001000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 576'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001011000000000000000000000000000011101 
	Parameter C_S_AXI_BASE_ID bound to: 160'b0000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 288'b000000000000000000000000000101110000000000000000000000000001011100000000000000000000000000010111000000000000000000000000000101110000000000000000000000000001011100000000000000000000000000010111000000000000000000000000000101110000000000000000000000000001011100000000000000000000000000010111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 288'b000000000000000000000000000111110000000000000000000000000001111100000000000000000000000000011111000000000000000000000000000111110000000000000000000000000001111100000000000000000000000000011111000000000000000000000000000111110000000000000000000000000001111100000000000000000000000000011111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 5'b10111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1152'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000100000000000000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000100101100110000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000001001011000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000010010100001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000100101100100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000110000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000010010110001000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1152'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101100111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001011000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010100001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101100101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010110001111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 5'b10111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 10 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 66 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 9'b000000000 
	Parameter P_M_AXILITE_MASK bound to: 9'b000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 9 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1152'b111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000100000000000000100000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000100101100110000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000001001011000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000010010100001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000100101100100000000000000000111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000110000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000010010110001000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1152'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101100111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001011000000011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010100001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101100101111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010110001111111111111111100000000000000000000000000000000111000000011111111111111111111110000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 10'b0111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b001000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b111000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000001001011000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000001001011001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000001001011000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000001001011001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (2#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (3#1) [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (4#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (4#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (5#1) [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 5 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 66 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (5#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '5' bits. [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' (6#1) [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (7#1) [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' (7#1) [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (7#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (7#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/ectf/pl/proj/test/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (8#1) [/ectf/pl/proj/test/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (8#1) [/ectf/pl/proj/test/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' (9#1) [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (10#1) [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (11#1) [/ectf/pl/proj/test/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[26]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[25]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[24]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[23]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[22]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[21]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[20]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[19]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[18]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[17]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[16]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[26]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[25]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[24]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[23]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[22]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[21]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[20]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[19]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[18]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[17]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[16]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[15]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[14]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[13]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[12]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar_sasd has unconnected port M_AXI_RID[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1368.379 ; gain = 217.531 ; free physical = 4256 ; free virtual = 9448
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1368.379 ; gain = 217.531 ; free physical = 4242 ; free virtual = 9435
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1641.418 ; gain = 2.000 ; free physical = 4226 ; free virtual = 9461
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1641.418 ; gain = 490.570 ; free physical = 4147 ; free virtual = 9391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1641.418 ; gain = 490.570 ; free physical = 4147 ; free virtual = 9391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1641.418 ; gain = 490.570 ; free physical = 4149 ; free virtual = 9393
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
WARNING: [Synth 8-6014] Unused sequential element gen_axi.s_axi_rvalid_i_reg was removed.  [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gen_axi.read_cnt_reg was removed.  [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3670]
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1641.418 ; gain = 490.570 ; free physical = 4143 ; free virtual = 9381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               66 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 113   
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_16_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_crossbar_v2_1_16_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gen_axi.read_cnt_reg was removed.  [/ectf/pl/proj/test/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3670]
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_awready[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_wready[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[14] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[13] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[12] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[11] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[10] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[9] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[8] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[7] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[6] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[5] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[4] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[2] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[1] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bid[0] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bresp[7] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bresp[6] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_bvalid[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[14] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[13] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[12] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[11] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[10] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[9] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[8] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[7] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[6] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[5] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[4] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[2] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[1] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_0 has port s_axi_rid[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[0]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[3]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[3]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[65]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[64]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[47]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[2]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[1]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module system_xbar_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1641.418 ; gain = 490.570 ; free physical = 4052 ; free virtual = 9294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1641.418 ; gain = 490.570 ; free physical = 3649 ; free virtual = 8890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1641.418 ; gain = 490.570 ; free physical = 3716 ; free virtual = 8957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4181 ; free virtual = 9422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4666 ; free virtual = 9907
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4662 ; free virtual = 9903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4660 ; free virtual = 9901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4660 ; free virtual = 9901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4660 ; free virtual = 9901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4667 ; free virtual = 9908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |   113|
|3     |LUT3 |    28|
|4     |LUT4 |   227|
|5     |LUT5 |   101|
|6     |LUT6 |   402|
|7     |FDRE |   121|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------------------------+------+
|      |Instance                             |Module                                        |Cells |
+------+-------------------------------------+----------------------------------------------+------+
|1     |top                                  |                                              |   996|
|2     |  inst                               |axi_crossbar_v2_1_16_axi_crossbar             |   996|
|3     |    \gen_sasd.crossbar_sasd_0        |axi_crossbar_v2_1_16_crossbar_sasd            |   992|
|4     |      addr_arbiter_inst              |axi_crossbar_v2_1_16_addr_arbiter_sasd        |   746|
|5     |      \gen_decerr.decerr_slave_inst  |axi_crossbar_v2_1_16_decerr_slave             |    48|
|6     |      splitter_ar                    |axi_crossbar_v2_1_16_splitter__parameterized0 |    15|
|7     |      splitter_aw                    |axi_crossbar_v2_1_16_splitter                 |    16|
+------+-------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.488 ; gain = 494.641 ; free physical = 4661 ; free virtual = 9902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1645.488 ; gain = 221.602 ; free physical = 4722 ; free virtual = 9962
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1645.496 ; gain = 494.641 ; free physical = 4718 ; free virtual = 9958
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1677.504 ; gain = 545.754 ; free physical = 4698 ; free virtual = 9939
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/system_xbar_0_synth_1/system_xbar_0.dcp' has been generated.
