/* Copyright 2016 Verisilicon(Beijing) Co.,Ltd. All Rights Reserved. */
/* Register offset auto generated. */
#ifndef __HENC_REGISTER_OFFSET_H__
#define __HENC_REGISTER_OFFSET_H__

/* IRQ Source Map. */
#define BASE_HEncIRQ 0x4


/* HW synthesis config register 2, read-only */
#define BASE_HWFuse2 0x4a0

/* HEncMBRC Control */
#define BASE_HEncMBRC 0x4a4

/* Segment 4 */
#define BASE_HEncSeg4_1 0x4a8
#define BASE_HEncSeg4_2 0x4ac
#define BASE_HEncSeg4_3 0x4b0
#define BASE_HEncSeg4_4 0x4b4

/* Segment 5 */
#define BASE_HEncSeg5_1 0x4b8
#define BASE_HEncSeg5_2 0x4bc
#define BASE_HEncSeg5_3 0x4c0
#define BASE_HEncSeg5_4 0x4c4

/* Segment 6 */
#define BASE_HEncSeg6_1 0x4c8
#define BASE_HEncSeg6_2 0x4cc
#define BASE_HEncSeg6_3 0x4d0
#define BASE_HEncSeg6_4 0x4d4

/* Segment 7 */
#define BASE_HEncSeg7_1 0x4d8
#define BASE_HEncSeg7_2 0x4dc
#define BASE_HEncSeg7_3 0x4e0
#define BASE_HEncSeg7_4 0x4e4

/* Segment 8 */
#define BASE_HEncSeg8_1 0x4e8
#define BASE_HEncSeg8_2 0x4ec
#define BASE_HEncSeg8_3 0x4f0
#define BASE_HEncSeg8_4 0x4f4

/* Segment 9 */
#define BASE_HEncSeg9_1 0x4f8
#define BASE_HEncSeg9_2 0x4fc
#define BASE_HEncSeg9_3 0x500
#define BASE_HEncSeg9_4 0x504

/* Segment 10 */
#define BASE_HEncSeg10_1 0x508
#define BASE_HEncSeg10_2 0x50c
#define BASE_HEncSeg10_3 0x510
#define BASE_HEncSeg10_4 0x514

/* Segment 11 */
#define BASE_HEncSeg11_1 0x518
#define BASE_HEncSeg11_2 0x51c
#define BASE_HEncSeg11_3 0x520
#define BASE_HEncSeg11_4 0x524

/* Segment 12 */
#define BASE_HEncSeg12_1 0x528
#define BASE_HEncSeg12_2 0x52c
#define BASE_HEncSeg12_3 0x530
#define BASE_HEncSeg12_4 0x534

/* Segment 13 */
#define BASE_HEncSeg13_1 0x538
#define BASE_HEncSeg13_2 0x53c
#define BASE_HEncSeg13_3 0x540
#define BASE_HEncSeg13_4 0x544

/* Segment 14 */
#define BASE_HEncSeg14_1 0x548
#define BASE_HEncSeg14_2 0x54c
#define BASE_HEncSeg14_3 0x550
#define BASE_HEncSeg14_4 0x554

/* Segment 15 */
#define BASE_HEncSeg15_1 0x558
#define BASE_HEncSeg15_2 0x55c
#define BASE_HEncSeg15_3 0x560
#define BASE_HEncSeg15_4 0x564

/* Segment 16 */
#define BASE_HEncSeg16_1 0x568
#define BASE_HEncSeg16_2 0x56c
#define BASE_HEncSeg16_3 0x570
#define BASE_HEncSeg16_4 0x574

/* Segment 17 */
#define BASE_HEncSeg17_1 0x578
#define BASE_HEncSeg17_2 0x57c
#define BASE_HEncSeg17_3 0x580
#define BASE_HEncSeg17_4 0x584

/* Segment 18 */
#define BASE_HEncSeg18_1 0x588
#define BASE_HEncSeg18_2 0x58c
#define BASE_HEncSeg18_3 0x590
#define BASE_HEncSeg18_4 0x594

/* Segment 19 */
#define BASE_HEncSeg19_1 0x598
#define BASE_HEncSeg19_2 0x59c
#define BASE_HEncSeg19_3 0x5a0
#define BASE_HEncSeg19_4 0x5a4

/* Segment 20 */
#define BASE_HEncSeg20_1 0x5a8
#define BASE_HEncSeg20_2 0x5ac
#define BASE_HEncSeg20_3 0x5b0
#define BASE_HEncSeg20_4 0x5b4

/* Segment 21 */
#define BASE_HEncSeg21_1 0x5b8
#define BASE_HEncSeg21_2 0x5bc
#define BASE_HEncSeg21_3 0x5c0
#define BASE_HEncSeg21_4 0x5c4

/* Segment 22 */
#define BASE_HEncSeg22_1 0x5c8
#define BASE_HEncSeg22_2 0x5cc
#define BASE_HEncSeg22_3 0x5d0
#define BASE_HEncSeg22_4 0x5d4

/* Segment 23 */
#define BASE_HEncSeg23_1 0x5d8
#define BASE_HEncSeg23_2 0x5dc
#define BASE_HEncSeg23_3 0x5e0
#define BASE_HEncSeg23_4 0x5e4

/* Segment 24 */
#define BASE_HEncSeg24_1 0x5e8
#define BASE_HEncSeg24_2 0x5ec
#define BASE_HEncSeg24_3 0x5f0
#define BASE_HEncSeg24_4 0x5f4

/* Segment 25 */
#define BASE_HEncSeg25_1 0x5f8
#define BASE_HEncSeg25_2 0x5fc
#define BASE_HEncSeg25_3 0x600
#define BASE_HEncSeg25_4 0x604

/* Segment 26 */
#define BASE_HEncSeg26_1 0x608
#define BASE_HEncSeg26_2 0x60c
#define BASE_HEncSeg26_3 0x610
#define BASE_HEncSeg26_4 0x614

/* Segment 27 */
#define BASE_HEncSeg27_1 0x618
#define BASE_HEncSeg27_2 0x61c
#define BASE_HEncSeg27_3 0x620
#define BASE_HEncSeg27_4 0x624

/* Segment 28 */
#define BASE_HEncSeg28_1 0x628
#define BASE_HEncSeg28_2 0x62c
#define BASE_HEncSeg28_3 0x630
#define BASE_HEncSeg28_4 0x634

/* Segment 29 */
#define BASE_HEncSeg29_1 0x638
#define BASE_HEncSeg29_2 0x63c
#define BASE_HEncSeg29_3 0x640
#define BASE_HEncSeg29_4 0x644

/* Segment 30 */
#define BASE_HEncSeg30_1 0x648
#define BASE_HEncSeg30_2 0x64c
#define BASE_HEncSeg30_3 0x650
#define BASE_HEncSeg30_4 0x654

/* Segment 31 */
#define BASE_HEncSeg31_1 0x658
#define BASE_HEncSeg31_2 0x65c
#define BASE_HEncSeg31_3 0x660
#define BASE_HEncSeg31_4 0x664

/* MBRC Control registers */
#define BASE_HEncMBRcControl 0x668
#define BASE_HEncMBQpDeltaGain 0x66c

/* HEncMBComplexity */
#define BASE_HEncMBComplexity 0x670

/* Reference Frame Compression */
#define BASE_HEncRfcControl 0x674
#define BASE_HEncBaseRefLumTbl 0x678
#define BASE_HEncBaseRefChrTbl 0x67c
#define BASE_HEncBaseRecLumTbl 0x680
#define BASE_HEncBaseRecChrTbl 0x684
#define BASE_HEncBaseRefLumTbl2 0x688
#define BASE_HEncBaseRefChrTbl2 0x68c
#define BASE_HEncRfcChrBufLimit 0x690

/* Reference Management Commands */
#define BASE_HEncRefReorderCmd 0x694

/* AXI Read ID for Input */
#define BASE_HEncInputAxiId 0x698

/* MSB for 64bit address access. */
#define BASE_HEncBaseRefLumTblMSB 0x69c
#define BASE_HEncBaseRefChrTblMSB 0x6a0
#define BASE_HEncBaseRecLumTblMSB 0x6a4
#define BASE_HEncBaseRecChrTblMSB 0x6a8
#define BASE_HEncBaseRefLumTbl2MSB 0x6ac
#define BASE_HEncBaseRefChrTbl2MSB 0x6b0
#define BASE_HEncBaseStream_MSB 0x6b4
#define BASE_HEncBaseControl_MSB 0x6b8
#define BASE_HEncBaseRefLum_MSB 0x6bc
#define BASE_HEncBaseRefChr_MSB 0x6c0
#define BASE_HEncBaseRecLum_MSB 0x6c4
#define BASE_HEncBaseRecChr_MSB 0x6c8
#define BASE_HEncBaseInLum_MSB 0x6cc
#define BASE_HEncBaseInCb_MSB 0x6d0
#define BASE_HEncBaseInCr_MSB 0x6d4
#define BASE_HEncBaseRefLum2_MSB 0x6d8
#define BASE_HEncBaseRefChr2_MSB 0x6dc
#define BASE_HEncH264BaseRefLum2_MSB 0x6e0
#define BASE_HEncH264BaseRefChr2_MSB 0x6e4
#define BASE_HEncBaseNextLum_MSB 0x6e8
#define BASE_HEncBaseCabacCtx_MSB 0x6ec
#define BASE_HEncBaseMvWrite_MSB 0x6f0
#define BASE_HEncBasePartition1_MSB 0x6f4
#define BASE_HEncBasePartition2_MSB 0x6f8
#define BASE_HEncBaseVp8ProbCount_MSB 0x6fc
#define BASE_HEncBaseVp8SegmentMap_MSB 0x700
#define BASE_HEncBaseScaledOutLum_MSB 0x704
#define BASE_HEncBasePartition3_MSB 0x708
#define BASE_HEncBasePartition4_MSB 0x70c

/* Denoise Filter Control. */
#define BASE_HEncDnfControl 0x710
#define BASE_HEncDnfNoiseMax 0x714
#define BASE_HEncDnfNoiseLevel 0x718
#define BASE_HEncDnfNoisePred 0x71c
#define BASE_HEncDnfThresholdPred 0x720

/* Denoise Filter Parameters. */
#define BASE_HEncDnfParaS1G1 0x724
#define BASE_HEncDnfParaS1G2 0x728
#define BASE_HEncDnfParaS1G3 0x72c
#define BASE_HEncDnfParaS1G4 0x730
#define BASE_HEncDnfParaS2G1 0x734
#define BASE_HEncDnfParaS2G2 0x738
#define BASE_HEncDnfParaS2G3 0x73c
#define BASE_HEncDnfParaS2G4 0x740
#define BASE_HEncDnfParaS3G1 0x744
#define BASE_HEncDnfParaS3G2 0x748
#define BASE_HEncDnfParaS3G3 0x74c
#define BASE_HEncDnfParaS3G4 0x750
#define BASE_HEncDnfParaS3G5 0x754
#define BASE_HEncDnfParaS3G6 0x758
#define BASE_HEncDnfParaS3G7 0x75c
#define BASE_HEncDnfParaS3G8 0x760
#define BASE_HEncDnfParaS3G9 0x764
#define BASE_HEncDnfParaS3G10 0x768
#define BASE_HEncDnfParaS3G11 0x76c
#define BASE_HEncDnfParaS3G12 0x770
#define BASE_HEncDnfParaS3G13 0x774
#define BASE_HEncDnfParaS3G14 0x778
#define BASE_HEncDnfParaS3G15 0x77c
#define BASE_HEncDnfParaS3G16 0x780
#define BASE_HEncDnfParaS4G1 0x784
#define BASE_HEncDnfParaS4G2 0x788
#define BASE_HEncDnfParaS4G3 0x78c
#define BASE_HEncDnfParaS4G4 0x790
#define BASE_HEncDnfParaS4G5 0x794
#define BASE_HEncDnfParaS4G6 0x798
#define BASE_HEncDnfParaS4G7 0x79c
#define BASE_HEncDnfParaS4G8 0x7a0
#define BASE_HEncDnfParaS4G9 0x7a4
#define BASE_HEncDnfParaS4G10 0x7a8
#define BASE_HEncDnfParaS4G11 0x7ac
#define BASE_HEncDnfParaS4G12 0x7b0
#define BASE_HEncDnfParaS4G13 0x7b4
#define BASE_HEncDnfParaS4G14 0x7b8
#define BASE_HEncDnfParaS4G15 0x7bc
#define BASE_HEncDnfParaS4G16 0x7c0

/* Low latency and Input Line buffer. */
#define BASE_HEncInstantInput 0x7c4

/* Last Fake Register for Register Counting. */
#define BASE_HEncRegisterMax 0x7c8

#endif /* __HENC_REGISTER_OFFSET_H__ */
