Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 62c4de37c27f4ab8bedb47012f3ba212 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_CLA_4bits_behav xil_defaultlib.TB_CLA_4bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_logic
Compiling module xil_defaultlib.CLA_4bits
Compiling module xil_defaultlib.TB_CLA_4bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_CLA_4bits_behav
