Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Wed Apr 19 15:14:33 2023
| Host              : ws40 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_utilization -verbose -file clock_utilization.txt
| Design            : FB1_uA
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
| Design State      : Routed
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Clock Region Cell Placement per Global Clock: Region X7Y1
39. Clock Region Cell Placement per Global Clock: Region X8Y1
40. Clock Region Cell Placement per Global Clock: Region X7Y2
41. Clock Region Cell Placement per Global Clock: Region X8Y2
42. Clock Region Cell Placement per Global Clock: Region X7Y3
43. Clock Region Cell Placement per Global Clock: Region X7Y4
44. Clock Region Cell Placement per Global Clock: Region X6Y5
45. Clock Region Cell Placement per Global Clock: Region X7Y5
46. Clock Region Cell Placement per Global Clock: Region X6Y6
47. Clock Region Cell Placement per Global Clock: Region X7Y6
48. Clock Region Cell Placement per Global Clock: Region X8Y6
49. Clock Region Cell Placement per Global Clock: Region X7Y7
50. Clock Region Cell Placement per Global Clock: Region X8Y7
51. Clock Region Cell Placement per Global Clock: Region X7Y8
52. Clock Region Cell Placement per Global Clock: Region X8Y8
53. Clock Region Cell Placement per Global Clock: Region X7Y9
54. Clock Region Cell Placement per Global Clock: Region X8Y9
55. Clock Region Cell Placement per Global Clock: Region X7Y10
56. Clock Region Cell Placement per Global Clock: Region X8Y10
57. Clock Region Cell Placement per Global Clock: Region X7Y11
58. Clock Region Cell Placement per Global Clock: Region X8Y11
59. Clock Region Cell Placement per Global Clock: Region X6Y12
60. Clock Region Cell Placement per Global Clock: Region X7Y12
61. Clock Region Cell Placement per Global Clock: Region X6Y15
62. Clock Region Cell Placement per Global Clock: Region X7Y15
63. Clock Region Cell Placement per Global Clock: Region X8Y15
64. Clock Region Cell Placement per Global Clock: Region X7Y16
65. Clock Region Cell Placement per Global Clock: Region X8Y16

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   17 |       976 |   0 |            7 |      6 |
| BUFGCE_DIV |    0 |       160 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       320 |   0 |            0 |      0 |
| BUFG_GT    |   13 |       480 |   0 |            1 |      0 |
| MMCM       |    1 |        40 |   1 |            0 |      0 |
| PLL        |    5 |        80 |   0 |            0 |      5 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root    | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+-----------------+------------+----------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y152  | X7Y6         | X7Y7    |                   |                 8 |       13225 |               0 |        8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g1        | src0      | BUFGCE/O        | None       | BUFGCE_X1Y146  | X7Y6         | X7Y6    |                   |                 1 |          10 |               0 |        8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFG_inst/O                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE                                                                                                                                                                                                                                                     |
| g2        | src1      | BUFG_GT/O       | None       | BUFG_GT_X0Y206 | X8Y8         | X7Y8    |                   |                 5 |        5119 |               0 |        5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g3        | src1      | BUFG_GT/O       | None       | BUFG_GT_X0Y207 | X8Y8         | X7Y8    |                   |                 1 |           7 |               0 |        5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_sync_clk_0/O                                                                                                                                                                                                                                                      | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk                                                                                                                                                                                                                                               |
| g4        | src2      | BUFGCE/O        | X7Y6       | BUFGCE_X1Y150  | X7Y6         | X7Y8(U) |                   |                23 |        4372 |               5 |       10.000 | haps_infra_clk_100       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                                                                      |
| g5        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y202 | X8Y8         | X8Y8    |                   |                 2 |        2829 |               0 |        5.333 | rxoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g6        | src4      | BUFGCE/O        | None       | BUFGCE_X1Y167  | X7Y6         | X8Y7    |                   |                 2 |        1885 |               0 |      100.000 | haps_infra_clk_10        | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g7        | src5      | BUFG_GT/O       | None       | BUFG_GT_X0Y149 | X8Y6         | X7Y7    |                   |                 4 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g8        | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y41  | X8Y1         | X7Y3    |                   |                 5 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g9        | src7      | BUFG_GT/O       | None       | BUFG_GT_X0Y396 | X8Y16        | X7Y12   |                   |                 4 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g10       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y280 | X8Y11        | X8Y10   |                   |                 2 |        1367 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g11       | src9      | BUFGCE/O        | X7Y1*      | BUFGCE_X1Y47   | X7Y1         | X7Y1    |                   |                 1 |        1211 |               0 |        5.714 | hstdm_txclkdiv4_local    | hstdm_clkgen_1400_bank60/TXCLKDIV4.txclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1400_bank60/txclkdiv4                                                                                                                                                                                                                                                                                                                                   |
| g12       | src10     | BUFGCE/O        | X7Y2*      | BUFGCE_X1Y71   | X7Y2         | X7Y2    |                   |                 1 |        1183 |               0 |        5.714 | hstdm_txclkdiv4_local_1  | hstdm_clkgen_1400_bank61/TXCLKDIV4.txclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1400_bank61/txclkdiv4                                                                                                                                                                                                                                                                                                                                   |
| g13       | src11     | BUFGCE/O        | X7Y3*      | BUFGCE_X1Y95   | X7Y3         | X7Y3    |                   |                 1 |        1183 |               0 |        5.714 | hstdm_txclkdiv4_local_2  | hstdm_clkgen_1400_bank62/TXCLKDIV4.txclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1400_bank62/txclkdiv4                                                                                                                                                                                                                                                                                                                                   |
| g14       | src12     | BUFGCE/O        | X7Y12*     | BUFGCE_X1Y311  | X7Y12        | X7Y12   |                   |                 1 |        1071 |               0 |        5.714 | hstdm_txclkdiv4_local_4  | hstdm_clkgen_1400_bank71/TXCLKDIV4.txclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1400_bank71/txclkdiv4                                                                                                                                                                                                                                                                                                                                   |
| g15       | src13     | BUFGCE/O        | None       | BUFGCE_X1Y261  | X7Y10        | X7Y8    |                   |                 2 |         801 |               0 |       45.000 | clk1                     | clk1_bufg/O                                                                                                                                                                                                                                                                                                                                                                             | clk1z                                                                                                                                                                                                                                                                                                                                                                |
| g16       | src14     | BUFGCE/O        | None       | BUFGCE_X1Y241  | X7Y10        | X7Y2    |                   |                 3 |         800 |               0 |       50.000 | clk2                     | clk2_bufg/O                                                                                                                                                                                                                                                                                                                                                                             | clk2z                                                                                                                                                                                                                                                                                                                                                                |
| g17       | src15     | BUFG_GT/O       | None       | BUFG_GT_X0Y166 | X8Y6         | X7Y7    |                   |                 3 |         775 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g18       | src16     | BUFG_GT/O       | None       | BUFG_GT_X0Y37  | X8Y1         | X7Y2    |                   |                 4 |         770 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g19       | src17     | BUFG_GT/O       | None       | BUFG_GT_X0Y395 | X8Y16        | X7Y15   |                   |                 3 |         770 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g20       | src18     | BUFG_GT/O       | None       | BUFG_GT_X0Y284 | X8Y11        | X7Y10   |                   |                 3 |         770 |               0 |              |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g21       | src19     | BUFGCE/O        | X7Y10*     | BUFGCE_X1Y263  | X7Y10        | X7Y10   |                   |                 1 |         735 |               0 |        5.714 | hstdm_txclkdiv4_local_3  | hstdm_clkgen_1400_bank69/TXCLKDIV4.txclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1400_bank69/txclkdiv4                                                                                                                                                                                                                                                                                                                                   |
| g22       | src20     | BUFGCE/O        | None       | BUFGCE_X1Y153  | X7Y6         | X7Y8    |                   |                 5 |         610 |               0 |       20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g23       | src20     | BUFGCE/O        | None       | BUFGCE_X1Y144  | X7Y6         | X7Y6    |                   |                 1 |           4 |               0 |       20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE                                                                                                                                                                                                                                                     |
| g24       | src21     | BUFGCE/O        | None       | BUFGCE_X1Y151  | X7Y6         | X8Y8    |                   |                 1 |         166 |               0 |        5.000 | haps_infra_clk_200       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
| g25       | src22     | BUFGCE/O        | X7Y6       | BUFGCE_X1Y147  | X7Y6         | X7Y6    |                   |                 1 |           3 |               0 |     1000.000 | afpga_lock_clk           | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O                                                                                                                                                                                                                                                                                             | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                                                                           |
| g26       | src23     | BUFG_GT/O       | None       | BUFG_GT_X0Y210 | X8Y8         | X8Y8    |                   |                 1 |           3 |               0 |       10.000 | gt1_refclk               | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O                                                                                                                                                                                                                                                            | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric                                                                                                                                                                                                                                   |
| g27       | src24     | BUFGCE/O        | None       | BUFGCE_X1Y148  | X7Y6         | X7Y8(U) | n/a               |                 1 |           0 |               1 |       10.000 | clkfbout_clk_wiz_0       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/O                                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                                                                       |
| g28       | src25     | BUFG_GT/O       | X8Y8       | BUFG_GT_X0Y211 | X8Y8         | X7Y6    | n/a               |                 1 |           0 |               1 |       10.000 | ref_clk_p                | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O                                                                                                                                                                                                                                                                                                                | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                                                                               |
+-----------+-----------+-----------------+------------+----------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.
**** In Root column, symbol '(U)' indicates that the Root value matches the USER_CLOCK_ROOT (user-assigned root)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock             | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT1     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |               8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src0      | g1        | MMCME4_ADV/CLKOUT1     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |               8.000 | haps_infra_clk_umr3      | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src1      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34 | X8Y8         |           3 |               0 |               5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src1      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34 | X8Y8         |           3 |               0 |               5.333 | txoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src2      | g4        | MMCME4_ADV/CLKOUT2     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |              10.000 | haps_infra_clk_100       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src3      | g5        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34 | X8Y8         |           2 |               0 |               5.333 | rxoutclk_out[2]          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[2] |
| src4      | g6        | MMCME4_ADV/CLKOUT6     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |             100.000 | haps_infra_clk_10        | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src5      | g7        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y25 | GTYE4_CHANNEL_X0Y25 | X8Y6         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src6      | g8        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y5  | GTYE4_CHANNEL_X0Y5  | X8Y1         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src7      | g9        | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y65 | GTYE4_CHANNEL_X0Y65 | X8Y16        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src8      | g10       | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y45 | GTYE4_CHANNEL_X0Y45 | X8Y11        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src9      | g11       | PLLE4_ADV/CLKOUT0      | PBlock              | PLL_X1Y3            | X7Y1         |           1 |               0 |               5.714 | hstdm_txclkdiv4_local    | hstdm_clkgen_1400_bank60/hstdm_plle3/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1400_bank60/hstdm_txclkdiv4_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src10     | g12       | PLLE4_ADV/CLKOUT0      | PBlock              | PLL_X1Y5            | X7Y2         |           1 |               0 |               5.714 | hstdm_txclkdiv4_local_1  | hstdm_clkgen_1400_bank61/hstdm_plle3/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1400_bank61/hstdm_txclkdiv4_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src11     | g13       | PLLE4_ADV/CLKOUT0      | PBlock              | PLL_X1Y7            | X7Y3         |           1 |               0 |               5.714 | hstdm_txclkdiv4_local_2  | hstdm_clkgen_1400_bank62/hstdm_plle3/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1400_bank62/hstdm_txclkdiv4_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src12     | g14       | PLLE4_ADV/CLKOUT0      | PBlock              | PLL_X1Y25           | X7Y12        |           1 |               0 |               5.714 | hstdm_txclkdiv4_local_4  | hstdm_clkgen_1400_bank71/hstdm_plle3/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1400_bank71/hstdm_txclkdiv4_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src13     | g15       | IBUFCTRL/O             | IOB_X1Y548          | IOB_X1Y548          | X7Y10        |           1 |               0 |              45.000 | clk1                     | clk1_ibufgds/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | clk1_ibufgds/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src14     | g16       | IBUFCTRL/O             | IOB_X1Y546          | IOB_X1Y546          | X7Y10        |           1 |               0 |              50.000 | clk2                     | clk2_ibufgds/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | clk2_ibufgds/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src15     | g17       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y25 | GTYE4_CHANNEL_X0Y25 | X8Y6         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src16     | g18       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y5  | GTYE4_CHANNEL_X0Y5  | X8Y1         |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src17     | g19       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y65 | GTYE4_CHANNEL_X0Y65 | X8Y16        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src18     | g20       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y45 | GTYE4_CHANNEL_X0Y45 | X8Y11        |           2 |               0 |                     |                          | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src19     | g21       | PLLE4_ADV/CLKOUT0      | PBlock              | PLL_X1Y21           | X7Y10        |           1 |               0 |               5.714 | hstdm_txclkdiv4_local_3  | hstdm_clkgen_1400_bank69/hstdm_plle3/CLKOUT0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1400_bank69/hstdm_txclkdiv4_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src20     | g22       | MMCME4_ADV/CLKOUT4     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |              20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src20     | g23       | MMCME4_ADV/CLKOUT4     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           2 |               0 |              20.000 | haps_infra_clk_50_2_sync | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src21     | g24       | MMCME4_ADV/CLKOUT3     | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |               5.000 | haps_infra_clk_200       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src22     | g25       | IBUFCTRL/O             | IOB_X1Y360          | IOB_X1Y360          | X7Y6         |           1 |               0 |            1000.000 | afpga_lock_clk           | AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | AFPGA_LOCK_CLK_I_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| src23     | g26       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X0Y8   | GTYE4_COMMON_X0Y8   | X8Y8         |           2 |               0 |              10.000 | gt1_refclk               | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| src24     | g27       | MMCME4_ADV/CLKFBOUT    | MMCM_X1Y6           | MMCM_X1Y6           | X7Y6         |           1 |               0 |              10.000 | clkfbout_clk_wiz_0       | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src25     | g28       | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X0Y8   | GTYE4_COMMON_X0Y8   | X8Y8         |           2 |               0 |              10.000 | ref_clk_p                | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                        | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y25 | GTYE4_CHANNEL_X0Y25/GTYE4_CHANNEL | X8Y6         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y24 | GTYE4_CHANNEL_X0Y24/GTYE4_CHANNEL | X8Y6         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y5  | GTYE4_CHANNEL_X0Y5/GTYE4_CHANNEL  | X8Y1         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y4  | GTYE4_CHANNEL_X0Y4/GTYE4_CHANNEL  | X8Y1         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 4        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y65 | GTYE4_CHANNEL_X0Y65/GTYE4_CHANNEL | X8Y16        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 5        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y64 | GTYE4_CHANNEL_X0Y64/GTYE4_CHANNEL | X8Y16        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 6        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y45 | GTYE4_CHANNEL_X0Y45/GTYE4_CHANNEL | X8Y11        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 7        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y44 | GTYE4_CHANNEL_X0Y44/GTYE4_CHANNEL | X8Y11        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 8        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y32 | GTYE4_CHANNEL_X0Y32/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[0] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0] - Static -
| 9        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y33 | GTYE4_CHANNEL_X0Y33/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[1] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1] - Static -
| 10       | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[2] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[2] - Static -
| 11       | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y35 | GTYE4_CHANNEL_X0Y35/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[3] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[3] - Static -
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     5 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     5 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y2              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     5 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y4              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     9 |    24 |     9 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X8Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y7              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     7 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y8              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y9              |     3 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     5 |    24 |     3 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y10             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y11             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y12             |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y14             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y15             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y15             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y15             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y15             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y16             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y16             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y16             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y16             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y17             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y17             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y18             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y18             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y19             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y19             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y19             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y19             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y0              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y1              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y1              |      5 |      24 |    976 |   47040 |    348 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y1              |      3 |      24 |     87 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y2              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y2              |      5 |      24 |   1732 |   47040 |    340 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y2              |      3 |      24 |    191 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y3              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y3              |      5 |      24 |   2887 |   47040 |    367 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y3              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y4              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y4              |      2 |      24 |      3 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y4              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y5              |      1 |      24 |      2 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y5              |      1 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y5              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y6              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y6              |      1 |      24 |      5 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y6              |      9 |      24 |   2574 |   47040 |     39 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y6              |      4 |      24 |    411 |   32640 |      0 |    4800 |      1 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y7              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y7              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y7              |      4 |      24 |   1053 |   47040 |      0 |    5280 |      1 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y7              |      4 |      24 |   1272 |   32640 |      1 |    4800 |     28 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y8              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y8              |      7 |      24 |   7936 |   47040 |    129 |    5280 |     10 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y8              |      8 |      24 |  12791 |   32640 |    106 |    4800 |     46 |      48 |      0 |       0 |      0 |      24 |      4 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y9              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y9              |      6 |      24 |   2989 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y9              |      3 |      24 |    629 |   32640 |      0 |    4800 |     16 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y10             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y10             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y10             |      5 |      24 |    561 |   45120 |    212 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y10             |      3 |      24 |    947 |   32640 |     17 |    4800 |      2 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y11             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y11             |      2 |      24 |      3 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y11             |      3 |      24 |   1519 |   32640 |     10 |    4800 |      2 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y12             |      1 |      24 |      1 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y12             |      2 |      24 |    780 |   47040 |    308 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y12             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y13             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y13             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y13             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y13             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y14             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y14             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y14             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y15             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y15             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y15             |      1 |      24 |      1 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y15             |      3 |      24 |   1931 |   45120 |     27 |    4320 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y15             |      1 |      24 |     15 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y16             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y16             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y16             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y16             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y16             |      3 |      24 |    264 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y16             |      3 |      24 |    263 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y17             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y17             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y17             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y17             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y17             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y17             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y18             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y18             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y18             |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y18             |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y18             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y18             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y19             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y19             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y19             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y19             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y19             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y19             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 |
+-----+----+----+----+----+----+----+----+----+----+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  3 |  3 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  1 |  3 |  1 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  1 |  3 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  3 |  3 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  8 |  3 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  8 |  3 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | 11 |  9 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  9 |  5 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  1 | 13 |  6 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  1 |  4 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  4 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  5 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  5 |  3 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  5 |  3 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    4 |    24 | 16.67 |
| X8Y1              |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    4 |    24 | 16.67 |
| X8Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X8Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X8Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |   11 |    24 | 45.83 |    9 |    24 | 37.50 |    2 |    24 |  8.33 |    6 |    24 | 25.00 |
| X8Y6              |    7 |    24 | 29.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    8 |    24 | 33.33 |    7 |    24 | 29.17 |
| X8Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    3 |    24 | 12.50 |    7 |    24 | 29.17 |    6 |    24 | 25.00 |    8 |    24 | 33.33 |
| X8Y8              |    8 |    24 | 33.33 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X8Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    3 |    24 | 12.50 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X8Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y11             |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y15             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y15             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X8Y15             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y16             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y16             |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X8Y16             |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g0        | BUFGCE/O        | X7Y6              | haps_infra_clk_umr3 |       8.000 | {0.000 4.000} | X7Y7     |       13216 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2 |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8    | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       29 |    16 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     7474 |  3400 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 1049 |   944 |                     1 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 303 |     1 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g1        | BUFGCE/O        | X7Y6              | haps_infra_clk_umr3 |       8.000 | {0.000 4.000} | X7Y6     |          10 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 10 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X8Y8              | txoutclk_out[2] |       5.333 | {0.000 2.667} | X7Y8     |        5115 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+-----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       243 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 5 |  (D) 4644 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     4 |       223 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+-----------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                    |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X8Y8              | txoutclk_out[2] |       5.333 | {0.000 2.667} | X7Y8     |           3 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |  (D) 7 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| g4        | BUFGCE/O        | X7Y6              | haps_infra_clk_100 |      10.000 | {0.000 5.000} | X7Y8(U)  |        4360 |        0 |              5 |       12 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----------+------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        4 |  216 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  1 |      115 |   15 |                     1 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  1 |       26 |    0 |                     4 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        3 |  249 |                     5 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       34 |   96 |                     6 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     2356 |    0 |                     7 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 269 |    0 |                     7 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        1 |    0 |                     6 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  5 |  (D) 512 |   45 |                     5 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        1 |    0 |                     3 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      136 |    0 |                     2 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       35 |  175 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       26 |   56 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
+-----+----+----+----+----+----+----+----+----------+------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X8Y8              | rxoutclk_out[2] |       5.333 | {0.000 2.667} | X8Y8     |        2821 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          386 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 2439 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| g6        | BUFGCE/O        | X7Y6              | haps_infra_clk_10 |     100.000 | {0.000 50.000} | X8Y7     |        1885 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7 |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    1765 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 | (R) 120 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X8Y6              |       |             |               | X7Y7     |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     2 |      0 |                     1 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1358 |  (D) 3 |                     2 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     2 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X8Y1              |       |             |               | X7Y3     |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  2 |        0 |      0 |                     1 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 1327 |      0 |                     2 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       28 |      5 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |  (D) 3 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+----------+--------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X8Y16             |       |             |               | X7Y12    |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     1 |  (D) 8 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1354 |      0 |                     1 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     2 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X8Y11             |       |             |               | X8Y10    |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 618 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 747 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+----+----------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g11       | BUFGCE/O        | X7Y1              | hstdm_txclkdiv4_local |       5.714 | {0.000 2.857} | X7Y1     |        1211 |        0 |              0 |        0 | hstdm_clkgen_1400_bank60/txclkdiv4 |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 1211 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g12       | BUFGCE/O        | X7Y2              | hstdm_txclkdiv4_local_1 |       5.714 | {0.000 2.857} | X7Y2     |        1183 |        0 |              0 |        0 | hstdm_clkgen_1400_bank61/txclkdiv4 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 1183 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g13       | BUFGCE/O        | X7Y3              | hstdm_txclkdiv4_local_2 |       5.714 | {0.000 2.857} | X7Y3     |        1183 |        0 |              0 |        0 | hstdm_clkgen_1400_bank62/txclkdiv4 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 1183 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g14       | BUFGCE/O        | X7Y12             | hstdm_txclkdiv4_local_4 |       5.714 | {0.000 2.857} | X7Y12    |        1071 |        0 |              0 |        0 | hstdm_clkgen_1400_bank71/txclkdiv4 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 1071 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net   |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-------+
| g15       | BUFGCE/O        | X7Y10             | clk1  |      45.000 | {0.000 22.500} | X7Y8     |         801 |        0 |              0 |        0 | clk1z |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (D) 0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     481 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 320 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+----+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net   |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-------+
| g16       | BUFGCE/O        | X7Y10             | clk2  |      50.000 | {0.000 25.000} | X7Y2     |         800 |        0 |              0 |        0 | clk2z |
+-----------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+----------------+----------+-------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   (D) 0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     223 |  0 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 481 |  0 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      96 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+----+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X8Y6              |       |             |               | X7Y7     |         771 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     5 |        0 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |   427 |  (D) 341 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X8Y1              |       |             |               | X7Y2     |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     398 |      0 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 354 |     11 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  (D) 5 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+--------+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X8Y16             |       |             |               | X7Y15    |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     259 |  (D) 16 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 493 |       0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+---------+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X8Y11             |       |             |               | X7Y10    |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 641 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 4 |      123 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g21       | BUFGCE/O        | X7Y10             | hstdm_txclkdiv4_local_3 |       5.714 | {0.000 2.857} | X7Y10    |         735 |        0 |              0 |        0 | hstdm_clkgen_1400_bank69/txclkdiv4 |
+-----------+-----------------+-------------------+-------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 735 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g22       | BUFGCE/O        | X7Y6              | haps_infra_clk_50_2_sync |      20.000 | {0.000 10.000} | X7Y8     |         605 |        0 |              0 |        5 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5 |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      5 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |    121 |    0 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 2 |  477 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    5 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |    0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+------+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g23       | BUFGCE/O        | X7Y6              | haps_infra_clk_50_2_sync |      20.000 | {0.000 10.000} | X7Y6     |           4 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 4 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g24       | BUFGCE/O        | X7Y6              | haps_infra_clk_200 |       5.000 | {0.000 2.500} | X8Y8     |         166 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 | (R) 166 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                        |
+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
| g25       | BUFGCE/O        | X7Y6              | afpga_lock_clk |    1000.000 | {0.000 500.000} | X7Y6     |           3 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o |
+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 3 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g26       | BUFG_GT/O       | X8Y8              | gt1_refclk |      10.000 | {0.000 5.000} | X8Y8     |           3 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 3 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g27       | BUFGCE/O        | X7Y6              | clkfbout_clk_wiz_0 |      10.000 | {0.000 5.000} | X7Y8(U)  |           0 |        0 |              1 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                    |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| g28       | BUFG_GT/O       | X8Y8              | ref_clk_p |      10.000 | {0.000 5.000} | X7Y6     |           0 |        0 |              1 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1 |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 1 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


38. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          25 |               1 |  13 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g11       | 23    | BUFGCE/O        | X7Y1*      |        1211 |               0 | 867 |    344 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1400_bank60/txclkdiv4                                                                                                                                                                                                                                                                               |
| g16       | 1     | BUFGCE/O        | None       |          96 |               0 |  96 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g18+      | 13    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X8Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          56 |               0 | 53 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 17    | BUFG_GT/O       | None       |           3 |               0 |  1 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g18       | 13    | BUFG_GT/O       | None       |           5 |               0 |  3 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          34 |               1 |  22 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 17    | BUFG_GT/O       | None       |          28 |               0 |  28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12       | 23    | BUFGCE/O        | X7Y2*      |        1183 |               0 | 847 |    336 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1400_bank61/txclkdiv4                                                                                                                                                                                                                                                                               |
| g16       | 1     | BUFGCE/O        | None       |         481 |               0 | 481 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g18       | 13    | BUFG_GT/O       | None       |         354 |               0 | 354 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X8Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         175 |               0 | 175 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 17    | BUFG_GT/O       | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g18       | 13    | BUFG_GT/O       | None       |          11 |               0 |  11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         135 |               1 |  120 |      7 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 17    | BUFG_GT/O       | None       |        1327 |               0 | 1307 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 23    | BUFGCE/O        | X7Y3*      |        1183 |               0 |  847 |    336 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1400_bank62/txclkdiv4                                                                                                                                                                                                                                                                               |
| g16       | 1     | BUFGCE/O        | None       |         223 |               0 |  223 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g18       | 13    | BUFG_GT/O       | None       |         398 |               0 |  390 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7        | 5     | BUFG_GT/O       | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g16+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | 17    | BUFG_GT/O       | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4+       | 6     | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7+       | 5     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g8+       | 17    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g16+      | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X6Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           5 |               0 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         303 |               0 |  294 |      9 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g4        | 6     | BUFGCE/O        | X7Y6       |         512 |               0 |  509 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g6+       | 23    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                  |
| g7        | 5     | BUFG_GT/O       | None       |        1358 |               0 | 1338 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g16+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g17       | 22    | BUFG_GT/O       | None       |         427 |               0 |  419 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g22+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g24+      | 7     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                           |
| g1        | 2     | BUFGCE/O        | None       |          10 |               0 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE                                                                                                                                                                                                 |
| g23       | 0     | BUFGCE/O        | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE                                                                                                                                                                                                 |
| g25       | 3     | BUFGCE/O        | X7Y6       |           3 |               0 |    0 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                       |
| g27       | 4     | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                   |
| g28       | 19    | BUFG_GT/O       | X8Y8       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X8Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |           1 |               0 |   0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g4        | 6     | BUFGCE/O        | X7Y6       |          45 |               0 |  41 |      0 |    1 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g6+       | 23    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                  |
| g7        | 5     | BUFG_GT/O       | None       |           3 |               0 |   1 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g17       | 22    | BUFG_GT/O       | None       |         341 |               0 | 339 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g24+      | 7     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        1049 |               0 | 1048 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g2        | 14    | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                               |
| g4        | 6     | BUFGCE/O        | X7Y6       |           1 |               0 |    1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7+       | 5     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g16+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g17+      | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g22+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g27+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                   |
| g28+      | 19    | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X8Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         944 |               0 | 929 |      1 |   14 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                             |
| g2        | 14    | BUFG_GT/O       | None       |         223 |               0 | 215 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk |
| g6        | 23    | BUFGCE/O        | None       |         120 |               0 | 118 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                    |
| g22       | 9     | BUFGCE/O        | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                             |
| g24+      | 7     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X7Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        7474 |               0 | 7340 |    129 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g2        | 14    | BUFG_GT/O       | None       |           5 |               0 |    0 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                               |
| g4        | 6     | BUFGCE/O        | X7Y6       |         269 |               0 |  269 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7+       | 5     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 21    | BUFGCE/O        | None       |         320 |               0 |  320 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk1z                                                                                                                                                                                                                                                                                                            |
| g16+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g17       | 22    | BUFG_GT/O       | None       |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g22       | 9     | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g3+       | 15    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk                                                                                                                                                                                           |
| g27+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                   |
| g28+      | 19    | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X8Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        3400 |               0 | 3321 |     60 |   19 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g2        | 14    | BUFG_GT/O       | None       |        4644 |               0 | 4617 |     10 |   13 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g5        | 10    | BUFG_GT/O       | None       |        2439 |               0 | 2399 |     32 |    4 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g6        | 23    | BUFGCE/O        | None       |        1765 |               0 | 1759 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g22       | 9     | BUFGCE/O        | None       |         477 |               0 |  468 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g24       | 7     | BUFGCE/O        | None       |         166 |               0 |  166 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
| g3        | 15    | BUFG_GT/O       | None       |           7 |               0 |    3 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk                                                                                                                                                                                                                                               |
| g26       | 18    | BUFG_GT/O       | None       |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric                                                                                                                                                                                                                                   |
| g28+      | 19    | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X7Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          29 |               0 |   29 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g2+       | 14    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                               |
| g4        | 6     | BUFGCE/O        | X7Y6       |        2356 |               0 | 2356 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7+       | 5     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g9        | 12    | BUFG_GT/O       | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 21    | BUFGCE/O        | None       |         481 |               0 |  481 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk1z                                                                                                                                                                                                                                                                                                            |
| g16+      | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g22       | 9     | BUFGCE/O        | None       |         121 |               0 |  121 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X8Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          16 |               0 |   8 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g2        | 14    | BUFG_GT/O       | None       |         243 |               0 | 235 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g5        | 10    | BUFG_GT/O       | None       |         386 |               0 | 386 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


55. Clock Region Cell Placement per Global Clock: Region X7Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          33 |               1 |  23 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7        | 5     | BUFG_GT/O       | None       |           2 |               0 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g9+       | 12    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15+      | 21    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk1z                                                                                                                                                                                                                                                                                                            |
| g16+      | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clk2z                                                                                                                                                                                                                                                                                                            |
| g20       | 20    | BUFG_GT/O       | None       |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g21       | 23    | BUFGCE/O        | X7Y10*     |         735 |               0 | 527 |    208 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1400_bank69/txclkdiv4                                                                                                                                                                                                                                                                               |
| g22       | 9     | BUFGCE/O        | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X8Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          96 |               0 |  93 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10       | 16    | BUFG_GT/O       | None       |         747 |               0 | 736 |     10 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g20       | 20    | BUFG_GT/O       | None       |         123 |               0 | 118 |      4 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X7Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           3 |               0 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 12    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g20+      | 20    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X8Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         249 |               0 | 246 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10       | 16    | BUFG_GT/O       | None       |         618 |               0 | 607 |      8 |    1 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g20       | 20    | BUFG_GT/O       | None       |         641 |               0 | 636 |      2 |    1 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X6Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X7Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          25 |               1 |  13 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 12    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g14       | 23    | BUFGCE/O        | X7Y12*     |        1071 |               0 | 767 |    304 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1400_bank71/txclkdiv4                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X6Y15
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X7Y15
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         115 |               0 |  112 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 12    | BUFG_GT/O       | None       |        1354 |               0 | 1334 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g19       | 11    | BUFG_GT/O       | None       |         493 |               0 |  485 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X8Y15
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |          15 |               0 | 15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X7Y16
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 12    | BUFG_GT/O       | None       |           1 |               0 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g19       | 11    | BUFG_GT/O       | None       |         259 |               0 | 259 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X8Y16
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g4        | 6     | BUFGCE/O        | X7Y6       |         216 |               0 | 213 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 12    | BUFG_GT/O       | None       |           8 |               0 |   6 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g19       | 11    | BUFG_GT/O       | None       |          16 |               0 |  14 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


