Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 23 12:38:05 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapp_timing_summary_routed.rpt -pb wrapp_timing_summary_routed.pb -rpx wrapp_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapp
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: ClkDivider_100MH1MH/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.291        0.000                      0                   17        0.302        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.291        0.000                      0                   17        0.302        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.798ns (48.390%)  route 1.918ns (51.610%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  ClkDivider_100MH1MH/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    ClkDivider_100MH1MH/count_reg[8]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.090 r  ClkDivider_100MH1MH/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.090    ClkDivider_100MH1MH/count_reg[12]_i_1_n_6
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[13]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.381    ClkDivider_100MH1MH/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.777ns (48.097%)  route 1.918ns (51.903%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  ClkDivider_100MH1MH/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    ClkDivider_100MH1MH/count_reg[8]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.069 r  ClkDivider_100MH1MH/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.069    ClkDivider_100MH1MH/count_reg[12]_i_1_n_4
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[15]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.381    ClkDivider_100MH1MH/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.703ns (47.036%)  route 1.918ns (52.964%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  ClkDivider_100MH1MH/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    ClkDivider_100MH1MH/count_reg[8]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.995 r  ClkDivider_100MH1MH/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.995    ClkDivider_100MH1MH/count_reg[12]_i_1_n_5
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[14]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.381    ClkDivider_100MH1MH/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.687ns (46.801%)  route 1.918ns (53.199%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.756 r  ClkDivider_100MH1MH/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.756    ClkDivider_100MH1MH/count_reg[8]_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.979 r  ClkDivider_100MH1MH/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.979    ClkDivider_100MH1MH/count_reg[12]_i_1_n_7
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.567    14.925    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[12]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y28         FDCE (Setup_fdce_C_D)        0.062    15.381    ClkDivider_100MH1MH/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.684ns (46.757%)  route 1.918ns (53.243%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.976 r  ClkDivider_100MH1MH/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.976    ClkDivider_100MH1MH/count_reg[8]_i_1_n_6
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565    14.923    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[9]/C
                         clock pessimism              0.451    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.062    15.401    ClkDivider_100MH1MH/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.663ns (46.444%)  route 1.918ns (53.556%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.955 r  ClkDivider_100MH1MH/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.955    ClkDivider_100MH1MH/count_reg[8]_i_1_n_4
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565    14.923    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[11]/C
                         clock pessimism              0.451    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.062    15.401    ClkDivider_100MH1MH/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 1.570ns (45.016%)  route 1.918ns (54.984%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.862 r  ClkDivider_100MH1MH/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.862    ClkDivider_100MH1MH/count_reg[4]_i_1_n_6
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[5]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)        0.062    15.378    ClkDivider_100MH1MH/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.589ns (45.314%)  route 1.918ns (54.686%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.881 r  ClkDivider_100MH1MH/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.881    ClkDivider_100MH1MH/count_reg[8]_i_1_n_5
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565    14.923    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[10]/C
                         clock pessimism              0.451    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.062    15.401    ClkDivider_100MH1MH/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.573ns (45.064%)  route 1.918ns (54.936%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.642 r  ClkDivider_100MH1MH/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.642    ClkDivider_100MH1MH/count_reg[4]_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.865 r  ClkDivider_100MH1MH/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.865    ClkDivider_100MH1MH/count_reg[8]_i_1_n_7
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565    14.923    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
                         clock pessimism              0.451    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)        0.062    15.401    ClkDivider_100MH1MH/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.401    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.549ns (44.683%)  route 1.918ns (55.317%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.740     5.374    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.830 f  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.681     6.511    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X40Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.635 f  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          1.237     7.872    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I2_O)        0.124     7.996 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.996    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.528 r  ClkDivider_100MH1MH/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.528    ClkDivider_100MH1MH/count_reg[0]_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.841 r  ClkDivider_100MH1MH/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.841    ClkDivider_100MH1MH/count_reg[4]_i_1_n_4
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564    14.922    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[7]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X41Y26         FDCE (Setup_fdce_C_D)        0.062    15.378    ClkDivider_100MH1MH/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.231ns (56.867%)  route 0.175ns (43.133%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  ClkDivider_100MH1MH/count_reg[9]/Q
                         net (fo=2, routed)           0.069     1.672    ClkDivider_100MH1MH/count_reg[9]
    SLICE_X40Y27         LUT4 (Prop_lut4_I3_O)        0.045     1.717 r  ClkDivider_100MH1MH/clk_div_i_4/O
                         net (fo=18, routed)          0.106     1.823    ClkDivider_100MH1MH/clk_div_i_4_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  ClkDivider_100MH1MH/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.868    ClkDivider_100MH1MH/clk_div_i_1_n_0
    SLICE_X40Y27         FDCE                                         r  ClkDivider_100MH1MH/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  ClkDivider_100MH1MH/clk_div_reg/C
                         clock pessimism             -0.500     1.475    
    SLICE_X40Y27         FDCE (Hold_fdce_C_D)         0.091     1.566    ClkDivider_100MH1MH/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  ClkDivider_100MH1MH/count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.772    ClkDivider_100MH1MH/count_reg[11]
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  ClkDivider_100MH1MH/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.817    ClkDivider_100MH1MH/count[8]_i_2_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.880 r  ClkDivider_100MH1MH/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    ClkDivider_100MH1MH/count_reg[8]_i_1_n_4
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[11]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.105     1.567    ClkDivider_100MH1MH/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.459    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  ClkDivider_100MH1MH/count_reg[3]/Q
                         net (fo=2, routed)           0.169     1.769    ClkDivider_100MH1MH/count_reg[3]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  ClkDivider_100MH1MH/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.814    ClkDivider_100MH1MH/count[0]_i_3_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.877 r  ClkDivider_100MH1MH/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    ClkDivider_100MH1MH/count_reg[0]_i_1_n_4
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.847     1.972    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[3]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    ClkDivider_100MH1MH/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  ClkDivider_100MH1MH/count_reg[7]/Q
                         net (fo=2, routed)           0.169     1.770    ClkDivider_100MH1MH/count_reg[7]
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  ClkDivider_100MH1MH/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.815    ClkDivider_100MH1MH/count[4]_i_2_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.878 r  ClkDivider_100MH1MH/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    ClkDivider_100MH1MH/count_reg[4]_i_1_n_4
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.973    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[7]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    ClkDivider_100MH1MH/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  ClkDivider_100MH1MH/count_reg[15]/Q
                         net (fo=2, routed)           0.170     1.773    ClkDivider_100MH1MH/count_reg[15]
    SLICE_X41Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  ClkDivider_100MH1MH/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.818    ClkDivider_100MH1MH/count[12]_i_2_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.881 r  ClkDivider_100MH1MH/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    ClkDivider_100MH1MH/count_reg[12]_i_1_n_4
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[15]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.105     1.567    ClkDivider_100MH1MH/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.459    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 f  ClkDivider_100MH1MH/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.767    ClkDivider_100MH1MH/count_reg[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  ClkDivider_100MH1MH/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.812    ClkDivider_100MH1MH/count[0]_i_6_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.882 r  ClkDivider_100MH1MH/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    ClkDivider_100MH1MH/count_reg[0]_i_1_n_7
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.847     1.972    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[0]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    ClkDivider_100MH1MH/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.460    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  ClkDivider_100MH1MH/count_reg[4]/Q
                         net (fo=2, routed)           0.167     1.768    ClkDivider_100MH1MH/count_reg[4]
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  ClkDivider_100MH1MH/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.813    ClkDivider_100MH1MH/count[4]_i_5_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.883 r  ClkDivider_100MH1MH/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    ClkDivider_100MH1MH/count_reg[4]_i_1_n_7
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.848     1.973    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[4]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X41Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    ClkDivider_100MH1MH/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  ClkDivider_100MH1MH/count_reg[8]/Q
                         net (fo=2, routed)           0.167     1.770    ClkDivider_100MH1MH/count_reg[8]
    SLICE_X41Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  ClkDivider_100MH1MH/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.815    ClkDivider_100MH1MH/count[8]_i_5_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  ClkDivider_100MH1MH/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    ClkDivider_100MH1MH/count_reg[8]_i_1_n_7
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.105     1.567    ClkDivider_100MH1MH/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.584     1.462    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  ClkDivider_100MH1MH/count_reg[12]/Q
                         net (fo=2, routed)           0.168     1.771    ClkDivider_100MH1MH/count_reg[12]
    SLICE_X41Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  ClkDivider_100MH1MH/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.816    ClkDivider_100MH1MH/count[12]_i_5_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  ClkDivider_100MH1MH/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    ClkDivider_100MH1MH/count_reg[12]_i_1_n_7
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[12]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.105     1.567    ClkDivider_100MH1MH/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 ClkDivider_100MH1MH/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ClkDivider_100MH1MH/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.581     1.459    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  ClkDivider_100MH1MH/count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.767    ClkDivider_100MH1MH/count_reg[0]
    SLICE_X41Y25         LUT5 (Prop_lut5_I0_O)        0.042     1.809 r  ClkDivider_100MH1MH/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.809    ClkDivider_100MH1MH/count[0]_i_2_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.906 r  ClkDivider_100MH1MH/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.906    ClkDivider_100MH1MH/count_reg[0]_i_1_n_6
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.847     1.972    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[1]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    ClkDivider_100MH1MH/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27    ClkDivider_100MH1MH/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25    ClkDivider_100MH1MH/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y25    ClkDivider_100MH1MH/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y27    ClkDivider_100MH1MH/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X40Y27    ClkDivider_100MH1MH/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y25    ClkDivider_100MH1MH/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y25    ClkDivider_100MH1MH/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    ClkDivider_100MH1MH/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    ClkDivider_100MH1MH/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    ClkDivider_100MH1MH/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    ClkDivider_100MH1MH/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    ClkDivider_100MH1MH/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    ClkDivider_100MH1MH/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClkDivider_1kH1H/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 4.067ns (68.606%)  route 1.861ns (31.394%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/clk_div_reg/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ClkDivider_1kH1H/clk_div_reg/Q
                         net (fo=2, routed)           1.861     2.379    led_OBUF
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.928 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     5.928    led
    N20                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.184ns  (logic 1.816ns (43.407%)  route 2.368ns (56.593%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.850 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.850    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.184 r  ClkDivider_1kH1H/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.184    ClkDivider_1kH1H/count_reg[12]_i_1__0_n_6
    SLICE_X43Y28         FDCE                                         r  ClkDivider_1kH1H/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.163ns  (logic 1.795ns (43.122%)  route 2.368ns (56.878%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.850 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.850    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.163 r  ClkDivider_1kH1H/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.163    ClkDivider_1kH1H/count_reg[12]_i_1__0_n_4
    SLICE_X43Y28         FDCE                                         r  ClkDivider_1kH1H/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.089ns  (logic 1.721ns (42.092%)  route 2.368ns (57.908%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.850 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.850    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.089 r  ClkDivider_1kH1H/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.089    ClkDivider_1kH1H/count_reg[12]_i_1__0_n_5
    SLICE_X43Y28         FDCE                                         r  ClkDivider_1kH1H/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.073ns  (logic 1.705ns (41.865%)  route 2.368ns (58.135%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.850 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.850    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.073 r  ClkDivider_1kH1H/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.073    ClkDivider_1kH1H/count_reg[12]_i_1__0_n_7
    SLICE_X43Y28         FDCE                                         r  ClkDivider_1kH1H/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.070ns  (logic 1.702ns (41.822%)  route 2.368ns (58.178%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.070 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.070    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_6
    SLICE_X43Y27         FDCE                                         r  ClkDivider_1kH1H/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.049ns  (logic 1.681ns (41.520%)  route 2.368ns (58.480%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.049 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.049    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_4
    SLICE_X43Y27         FDCE                                         r  ClkDivider_1kH1H/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 1.607ns (40.431%)  route 2.368ns (59.569%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.975 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.975    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_5
    SLICE_X43Y27         FDCE                                         r  ClkDivider_1kH1H/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.959ns  (logic 1.591ns (40.190%)  route 2.368ns (59.810%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.736 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.736    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.959 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.959    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_7
    SLICE_X43Y27         FDCE                                         r  ClkDivider_1kH1H/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.956ns  (logic 1.588ns (40.145%)  route 2.368ns (59.855%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.985     1.441    ClkDivider_1kH1H/count_reg[3]
    SLICE_X42Y27         LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  ClkDivider_1kH1H/clk_div_i_2__0/O
                         net (fo=18, routed)          1.382     2.948    ClkDivider_1kH1H/clk_div_i_2__0_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.072 r  ClkDivider_1kH1H/count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     3.072    ClkDivider_1kH1H/count[0]_i_5__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.622 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.622    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.956 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.956    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_6
    SLICE_X43Y26         FDCE                                         r  ClkDivider_1kH1H/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClkDivider_1kH1H/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/clk_div_reg/C
    SLICE_X42Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ClkDivider_1kH1H/clk_div_reg/Q
                         net (fo=2, routed)           0.175     0.339    ClkDivider_1kH1H/led_OBUF
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  ClkDivider_1kH1H/clk_div_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    ClkDivider_1kH1H/clk_div_i_1__0_n_0
    SLICE_X42Y25         FDCE                                         r  ClkDivider_1kH1H/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[11]/C
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[11]/Q
                         net (fo=2, routed)           0.169     0.310    ClkDivider_1kH1H/count_reg[11]
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.355 r  ClkDivider_1kH1H/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.355    ClkDivider_1kH1H/count[8]_i_2__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.418    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_4
    SLICE_X43Y27         FDCE                                         r  ClkDivider_1kH1H/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[15]/C
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[15]/Q
                         net (fo=2, routed)           0.169     0.310    ClkDivider_1kH1H/count_reg[15]
    SLICE_X43Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.355 r  ClkDivider_1kH1H/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     0.355    ClkDivider_1kH1H/count[12]_i_2__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  ClkDivider_1kH1H/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.418    ClkDivider_1kH1H/count_reg[12]_i_1__0_n_4
    SLICE_X43Y28         FDCE                                         r  ClkDivider_1kH1H/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[7]/C
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[7]/Q
                         net (fo=2, routed)           0.169     0.310    ClkDivider_1kH1H/count_reg[7]
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.355 r  ClkDivider_1kH1H/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.355    ClkDivider_1kH1H/count[4]_i_2__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.418 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.418    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_4
    SLICE_X43Y26         FDCE                                         r  ClkDivider_1kH1H/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[3]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[3]/Q
                         net (fo=2, routed)           0.170     0.311    ClkDivider_1kH1H/count_reg[3]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  ClkDivider_1kH1H/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     0.356    ClkDivider_1kH1H/count[0]_i_3__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.419    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_4
    SLICE_X43Y25         FDCE                                         r  ClkDivider_1kH1H/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[0]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ClkDivider_1kH1H/count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    ClkDivider_1kH1H/count_reg[0]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  ClkDivider_1kH1H/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     0.353    ClkDivider_1kH1H/count[0]_i_6__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.423    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_7
    SLICE_X43Y25         FDCE                                         r  ClkDivider_1kH1H/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[12]/C
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[12]/Q
                         net (fo=2, routed)           0.167     0.308    ClkDivider_1kH1H/count_reg[12]
    SLICE_X43Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.353 r  ClkDivider_1kH1H/count[12]_i_5__0/O
                         net (fo=1, routed)           0.000     0.353    ClkDivider_1kH1H/count[12]_i_5__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.423 r  ClkDivider_1kH1H/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.423    ClkDivider_1kH1H/count_reg[12]_i_1__0_n_7
    SLICE_X43Y28         FDCE                                         r  ClkDivider_1kH1H/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[4]/C
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[4]/Q
                         net (fo=2, routed)           0.168     0.309    ClkDivider_1kH1H/count_reg[4]
    SLICE_X43Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  ClkDivider_1kH1H/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000     0.354    ClkDivider_1kH1H/count[4]_i_5__0_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  ClkDivider_1kH1H/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.424    ClkDivider_1kH1H/count_reg[4]_i_1__0_n_7
    SLICE_X43Y26         FDCE                                         r  ClkDivider_1kH1H/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[8]/C
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[8]/Q
                         net (fo=2, routed)           0.168     0.309    ClkDivider_1kH1H/count_reg[8]
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  ClkDivider_1kH1H/count[8]_i_5__0/O
                         net (fo=1, routed)           0.000     0.354    ClkDivider_1kH1H/count[8]_i_5__0_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  ClkDivider_1kH1H/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.424    ClkDivider_1kH1H/count_reg[8]_i_1__0_n_7
    SLICE_X43Y27         FDCE                                         r  ClkDivider_1kH1H/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClkDivider_1kH1H/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ClkDivider_1kH1H/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.280ns (62.611%)  route 0.167ns (37.389%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE                         0.000     0.000 r  ClkDivider_1kH1H/count_reg[0]/C
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ClkDivider_1kH1H/count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    ClkDivider_1kH1H/count_reg[0]
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.042     0.350 r  ClkDivider_1kH1H/count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.350    ClkDivider_1kH1H/count[0]_i_2__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.447 r  ClkDivider_1kH1H/count_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.447    ClkDivider_1kH1H/count_reg[0]_i_1__0_n_6
    SLICE_X43Y25         FDCE                                         r  ClkDivider_1kH1H/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.443ns  (logic 1.707ns (49.578%)  route 1.736ns (50.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF_inst/O
                         net (fo=36, routed)          1.736     3.319    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.443 r  ClkDivider_100MH1MH/clk_div_i_1/O
                         net (fo=1, routed)           0.000     3.443    ClkDivider_100MH1MH/clk_div_i_1_n_0
    SLICE_X40Y27         FDCE                                         r  ClkDivider_100MH1MH/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     4.923    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  ClkDivider_100MH1MH/clk_div_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.375ns  (logic 1.583ns (46.899%)  route 1.792ns (53.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.792     3.375    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y26         FDCE                                         f  ClkDivider_100MH1MH/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     4.922    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.375ns  (logic 1.583ns (46.899%)  route 1.792ns (53.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.792     3.375    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y26         FDCE                                         f  ClkDivider_100MH1MH/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     4.922    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.375ns  (logic 1.583ns (46.899%)  route 1.792ns (53.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.792     3.375    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y26         FDCE                                         f  ClkDivider_100MH1MH/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     4.922    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[6]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.375ns  (logic 1.583ns (46.899%)  route 1.792ns (53.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.792     3.375    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y26         FDCE                                         f  ClkDivider_100MH1MH/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     4.922    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y26         FDCE                                         r  ClkDivider_100MH1MH/count_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 1.583ns (47.462%)  route 1.752ns (52.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.752     3.335    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y25         FDCE                                         f  ClkDivider_100MH1MH/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     4.920    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 1.583ns (47.462%)  route 1.752ns (52.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.752     3.335    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y25         FDCE                                         f  ClkDivider_100MH1MH/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     4.920    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 1.583ns (47.462%)  route 1.752ns (52.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.752     3.335    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y25         FDCE                                         f  ClkDivider_100MH1MH/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     4.920    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 1.583ns (47.462%)  route 1.752ns (52.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.752     3.335    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y25         FDCE                                         f  ClkDivider_100MH1MH/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562     4.920    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/clk_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 1.583ns (51.661%)  route 1.481ns (48.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF_inst/O
                         net (fo=36, routed)          1.481     3.064    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X40Y27         FDCE                                         f  ClkDivider_100MH1MH/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     4.923    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  ClkDivider_100MH1MH/clk_div_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.350ns (40.557%)  route 0.512ns (59.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.512     0.862    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y28         FDCE                                         f  ClkDivider_100MH1MH/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[12]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.350ns (40.557%)  route 0.512ns (59.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.512     0.862    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y28         FDCE                                         f  ClkDivider_100MH1MH/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[13]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.350ns (40.557%)  route 0.512ns (59.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.512     0.862    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y28         FDCE                                         f  ClkDivider_100MH1MH/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[14]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.350ns (40.557%)  route 0.512ns (59.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.512     0.862    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y28         FDCE                                         f  ClkDivider_100MH1MH/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.976    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y28         FDCE                                         r  ClkDivider_100MH1MH/count_reg[15]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.350ns (37.341%)  route 0.587ns (62.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.587     0.936    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y27         FDCE                                         f  ClkDivider_100MH1MH/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[10]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.350ns (37.341%)  route 0.587ns (62.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.587     0.936    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y27         FDCE                                         f  ClkDivider_100MH1MH/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[11]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.350ns (37.341%)  route 0.587ns (62.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.587     0.936    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y27         FDCE                                         f  ClkDivider_100MH1MH/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[8]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.350ns (37.341%)  route 0.587ns (62.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.587     0.936    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y27         FDCE                                         f  ClkDivider_100MH1MH/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  ClkDivider_100MH1MH/count_reg[9]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/clk_div_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.350ns (37.168%)  route 0.591ns (62.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.591     0.941    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X40Y27         FDCE                                         f  ClkDivider_100MH1MH/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.975    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  ClkDivider_100MH1MH/clk_div_reg/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            ClkDivider_100MH1MH/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.350ns (32.776%)  route 0.717ns (67.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 f  btn_IBUF_inst/O
                         net (fo=36, routed)          0.717     1.067    ClkDivider_100MH1MH/btn_IBUF
    SLICE_X41Y25         FDCE                                         f  ClkDivider_100MH1MH/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.847     1.972    ClkDivider_100MH1MH/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  ClkDivider_100MH1MH/count_reg[0]/C





