
---------- Begin Simulation Statistics ----------
final_tick                                 3165511000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136209                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868088                       # Number of bytes of host memory used
host_op_rate                                   232220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.61                       # Real time elapsed on the host
host_tick_rate                              272591513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1581726                       # Number of instructions simulated
sim_ops                                       2696682                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003166                       # Number of seconds simulated
sim_ticks                                  3165511000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               122                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPred.lookups                     122                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1581726                       # Number of instructions committed
system.cpu.committedOps                       2696682                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.002603                       # CPI: cycles per instruction
system.cpu.discardedOps                        422566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      415114                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1329                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      145136                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            64                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1347584                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.249837                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      614518                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           270                       # TLB misses on write requests
system.cpu.numCycles                          6331022                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17151      0.64%      0.64% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2103574     78.01%     78.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.07%     78.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      0.89%     79.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  6618      0.25%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     79.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.15%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4186      0.16%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    174      0.01%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4165      0.15%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              6000      0.22%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.15%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             4000      0.15%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 352140     13.06%     94.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132380      4.91%     98.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             16636      0.62%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            12465      0.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2696682                       # Class of committed instruction
system.cpu.tickCycles                         4983438                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9225                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11132                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23801                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7922                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1303                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1303                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       590400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       590400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  590400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9225                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9225    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9225                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11497500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49331000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1362                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1558                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 36469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       207104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       837184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1044288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000316                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12665     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12669                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15549500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16191000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2811499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3245                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3444                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 199                       # number of overall hits
system.l2.overall_hits::.cpu.data                3245                       # number of overall hits
system.l2.overall_hits::total                    3444                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7549                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1676                       # number of overall misses
system.l2.overall_misses::.cpu.data              7549                       # number of overall misses
system.l2.overall_misses::total                  9225                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    605877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        733589000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127712000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    605877000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       733589000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12669                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12669                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.893867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.699370                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.728155                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.893867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.699370                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.728155                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76200.477327                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80259.239634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79521.842818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76200.477327                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80259.239634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79521.842818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    530387000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    641339000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    530387000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    641339000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.893867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.699370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.728155                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.893867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.699370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.728155                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66200.477327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70259.239634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69521.842818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66200.477327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70259.239634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69521.842818                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2287                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2287                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1361                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1361                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1361                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1361                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   255                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1303                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     99324000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99324000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.836329                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.836329                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76227.168074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76227.168074                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1303                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     86294000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     86294000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.836329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66227.168074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66227.168074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127712000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127712000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.893867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.893867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76200.477327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76200.477327                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110952000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110952000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.893867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.893867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66200.477327                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66200.477327                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    506553000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    506553000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.676267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.676267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81100.384246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81100.384246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    444093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    444093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.676267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.676267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71100.384246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71100.384246                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5380.567559                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       876.057985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4504.509573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.164202                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281525                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    199601                       # Number of tag accesses
system.l2.tags.data_accesses                   199601                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         107264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         483136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             590400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107264                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9225                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33885208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         152624963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             186510172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33885208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33885208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33885208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        152624963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186510172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19253                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     89207250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               262176000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9670.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28420.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6104                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.210256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.107757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.086201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1579     50.61%     50.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          866     27.76%     78.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          287      9.20%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      3.24%     90.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      2.15%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      1.22%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      0.74%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.58%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          141      4.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3120                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 590400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  590400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       186.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    186.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3162114500                       # Total gap between requests
system.mem_ctrls.avgGap                     342776.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       483136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33885208.422905497253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152624963.236583292484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42319000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    219857000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29123.99                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12023760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6386985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33886440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     249543840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1217137530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190598400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1709576955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.063502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    484010250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    105560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2575940750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10260180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5453415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31980060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     249543840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1136232300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258729120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1692198915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.573696                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    662263500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    105560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2397687500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       612564                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           612564                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       612564                       # number of overall hits
system.cpu.icache.overall_hits::total          612564                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1875                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1875                       # number of overall misses
system.cpu.icache.overall_misses::total          1875                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    134492000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134492000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134492000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134492000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       614439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       614439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       614439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       614439                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71729.066667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71729.066667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71729.066667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71729.066667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1362                       # number of writebacks
system.cpu.icache.writebacks::total              1362                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1875                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1875                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1875                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1875                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132618000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132618000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70729.600000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70729.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70729.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70729.600000                       # average overall mshr miss latency
system.cpu.icache.replacements                   1362                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       612564                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          612564                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1875                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134492000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134492000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       614439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       614439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71729.066667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71729.066667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132618000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132618000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70729.600000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70729.600000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.334534                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              215906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            158.521292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.334534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1230752                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1230752                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       543304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           543304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       543304                       # number of overall hits
system.cpu.dcache.overall_hits::total          543304                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11511                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11511                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11511                       # number of overall misses
system.cpu.dcache.overall_misses::total         11511                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    713371500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    713371500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    713371500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    713371500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       554815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       554815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       554815                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       554815                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020747                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020747                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020747                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61973.025801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61973.025801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61973.025801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61973.025801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2287                       # number of writebacks
system.cpu.dcache.writebacks::total              2287                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          717                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          717                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10794                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10794                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    656189500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    656189500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    656189500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    656189500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019455                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019455                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019455                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60792.060404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60792.060404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60792.060404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60792.060404                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       400750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          400750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    561126000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    561126000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       409989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       409989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60734.495075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60734.495075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9236                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    551848500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    551848500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59749.729320                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59749.729320                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    152245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    152245500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67009.463028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67009.463028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104341000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104341000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010758                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66971.116816                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66971.116816                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.677770                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              454252                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9770                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.494575                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.677770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951834                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          935                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1120424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1120424                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3165511000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3165511000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3180034500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               22841161                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868620                       # Number of bytes of host memory used
host_op_rate                                 38899470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              208439543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1588734                       # Number of instructions simulated
sim_ops                                       2709698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    14523500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13016                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.144834                       # CPI: cycles per instruction
system.cpu.discardedOps                          4000                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        2002                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  3                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              15                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241264                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4003                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                            29047                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7011     53.86%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1001      7.69%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      7.68%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             1000      7.68%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2001     15.37%     92.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1000      7.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13016                       # Class of committed instruction
system.cpu.tickCycles                           29032                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         9225                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst             1676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.051147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.230377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.281525                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281525                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        24                       # Number of tag accesses
system.l2.tags.data_accesses                       24                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          1817160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          4046880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            7097115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.664234                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     10497000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      3506500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5388000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            6841860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.088925                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14003500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         4002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4002                       # number of overall hits
system.cpu.icache.overall_hits::total            4002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        26000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        24000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        24000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        24000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   3                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8008                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3003                       # number of overall hits
system.cpu.dcache.overall_hits::total            3003                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data         3003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3003                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data         1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          949                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6006                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3276770500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5843299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879716                       # Number of bytes of host memory used
host_op_rate                                  9982231                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              349751684                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1615371                       # Number of instructions simulated
sim_ops                                       2760744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000097                       # Number of seconds simulated
sim_ticks                                    96736000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                13                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                      13                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       26637                       # Number of instructions committed
system.cpu.committedOps                         51046                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.263280                       # CPI: cycles per instruction
system.cpu.discardedOps                         10268                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        8895                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           146                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3798                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  0                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           84672                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.137679                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       11795                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.numCycles                           193472                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 242      0.47%      0.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   37290     73.05%     73.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.02%     73.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     299      0.59%     74.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   129      0.25%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   240      0.47%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.09%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.14%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      1.96%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6349     12.44%     89.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3289      6.44%     95.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1563      3.06%     99.02% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              501      0.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    51046                       # Class of committed instruction
system.cpu.tickCycles                          108800                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                560                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        37504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        37504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 586                       # Request fanout histogram
system.membus.reqLayer2.occupancy              674000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3116250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          710                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              43                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1081     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1082                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1937500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            556500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1065000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  302                       # number of demand (read+write) hits
system.l2.demand_hits::total                      495                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 193                       # number of overall hits
system.l2.overall_hits::.cpu.data                 302                       # number of overall hits
system.l2.overall_hits::total                     495                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 69                       # number of demand (read+write) misses
system.l2.demand_misses::total                    587                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data                69                       # number of overall misses
system.l2.overall_misses::total                   587                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44120000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38689000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5431000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44120000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1082                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1082                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.728551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.185984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.542514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.728551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.185984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.542514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74689.189189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78710.144928                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75161.839864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74689.189189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78710.144928                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75161.839864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              587                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4741000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38260000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4741000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38260000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.728551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.185984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.542514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.728551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.185984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.542514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64708.494208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68710.144928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65178.875639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64708.494208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68710.144928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65178.875639                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              146                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              710                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          710                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          710                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      1885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72519.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72519.230769                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62519.230769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62519.230769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                193                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38689000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38689000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.728551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74689.189189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74689.189189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.728551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.728551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64708.494208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64708.494208                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3545500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3545500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82453.488372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82453.488372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3115500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3115500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72453.488372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72453.488372                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9492.022746                       # Cycle average of tags in use
system.l2.tags.total_refs                       25962                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.646213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1903.970784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7588.051961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.058105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.289674                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.299408                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17890                       # Number of tag accesses
system.l2.tags.data_accesses                    17890                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 586                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         342044327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45650017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             387694343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    342044327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        342044327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        342044327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45650017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            387694343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3261250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14248750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5565.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24315.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   586                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.419355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.927797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.655708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           44     35.48%     35.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           28     22.58%     58.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     13.71%     71.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13     10.48%     82.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      4.84%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.61%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.61%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.23%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          124                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  37504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   37504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       387.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    387.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     114577500                       # Total gap between requests
system.mem_ctrls.avgGap                     195524.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 342044326.827654659748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45650016.539861060679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           69                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12347250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1901500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23882.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27557.97                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1806420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         31449180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         10663200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           52084245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.416360                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     27406500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     66209500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2377620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         34868610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7783680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           53036025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.255303                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     19907750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     73708250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        11052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11052                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11052                       # number of overall hits
system.cpu.icache.overall_hits::total           11052                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          711                       # number of overall misses
system.cpu.icache.overall_misses::total           711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42511500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42511500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42511500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42511500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060444                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060444                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060444                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060444                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59791.139241                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59791.139241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59791.139241                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59791.139241                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          710                       # number of writebacks
system.cpu.icache.writebacks::total               710                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          711                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          711                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          711                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41801500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41801500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41801500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41801500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060444                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060444                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060444                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060444                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58792.545710                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58792.545710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58792.545710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58792.545710                       # average overall mshr miss latency
system.cpu.icache.replacements                    710                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11052                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42511500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42511500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060444                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060444                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59791.139241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59791.139241                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41801500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41801500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060444                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58792.545710                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58792.545710                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              414295                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            339.030278                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             24236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            24236                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        12251                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            12251                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        12251                       # number of overall hits
system.cpu.dcache.overall_hits::total           12251                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          394                       # number of overall misses
system.cpu.dcache.overall_misses::total           394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10539500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10539500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10539500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10539500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12645                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031159                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        26750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        26750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        26750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        26750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          146                       # number of writebacks
system.cpu.dcache.writebacks::total               146                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9160000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9160000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029340                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24690.026954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24690.026954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24690.026954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24690.026954                       # average overall mshr miss latency
system.cpu.dcache.replacements                    371                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8525                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7359000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22435.975610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22435.975610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          328                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21435.975610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21435.975610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3180500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3180500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48189.393939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48189.393939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2129000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2129000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49511.627907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49511.627907                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              115471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.774910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25661                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     96736000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96736000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
