/*
 * (C) Copyright 2016 JSC Teltonika <gpl@teltonika.lt>.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 *
 */
/*
 * This file contains the configuration parameters for the DB12x (AR9344) board.
 */

#ifndef __CONFIG_H
#define __CONFIG_H

#include <configs/ar7240.h>
#include <config.h>

/*
 * FLASH and environment organization
 */
#define CFG_MAX_FLASH_BANKS			1
#define CFG_MAX_FLASH_SECT			4096	// 4 KB sectors in 16 MB flash
#define CFG_FLASH_SECTOR_SIZE   (64*1024)
/*
 * We boot from this flash
 */
#define CFG_FLASH_BASE					0x9F000000
#ifdef COMPRESSED_UBOOT
	#define BOOTSTRAP_TEXT_BASE			CFG_FLASH_BASE
	#define BOOTSTRAP_CFG_MONITOR_BASE 	BOOTSTRAP_TEXT_BASE
#endif

/*
 * The following #defines are needed to get flash environment right
 */
#define	CFG_MONITOR_BASE	TEXT_BASE
#define	CFG_MONITOR_LEN		(192 << 10)

/*
 * Default bootargs
 */
#undef CONFIG_BOOTARGS
#if defined(CONFIG_FOR_TPLINK_WDR3600_WDR43X0_V1) || defined (CONFIG_FOR_TPLINK_WDR3500_V1) || defined (CONFIG_FOR_TLT_RUT900)
#define	CONFIG_BOOTARGS	"console=ttyS0,115200 root=31:02 rootfstype=squashfs init=/sbin/init mtdparts=ath-nor0:256k(u-boot),64k(u-boot-env),6336k(rootfs),1408k(uImage),64k(mib0),64k(ART)"
#else
#define	CONFIG_BOOTARGS	"console=ttyS0,115200 root=31:02 rootfstype=squashfs init=/sbin/init mtdparts=ath-nor0:128k(u-boot),1024k(kernel),2816k(rootfs),64k(config),64k(art)"
#endif

/*
 * Other env default values
 */
#undef CONFIG_BOOTFILE
#define CONFIG_BOOTFILE		"firmware.bin"

#undef CONFIG_LOADADDR
#define CONFIG_LOADADDR		0x80800000

#define	CFG_LOAD_ADDR			 0x9F040000
#define UPDATE_SCRIPT_FW_ADDR		"0x9F040000"
#define CONFIG_BOOTCOMMAND 		"bootm 0x9F040000"


#define CONFIG_IPADDR		192.168.1.1
#define CONFIG_SERVERIP		192.168.1.2

#undef CFG_PLL_FREQ
#undef CFG_HZ

// CPU-RAM-AHB frequency setting
#if !defined(CONFIG_AP123)
#define CFG_PLL_FREQ    			CFG_PLL_560_480_240
#define CFG_HZ_FALLBACK				(560000000LU/2)
#else
#define CFG_PLL_FREQ    			CFG_PLL_533_400_200
#define CFG_HZ_FALLBACK				(535000000LU/2)
#endif

#define	CFG_HZ						bd->bi_cfg_hz
#define AR7240_SPI_CONTROL			0x43
#define AR7240_SPI_CONTROL_DEFAULT	AR7240_SPI_CONTROL
/*
 * MIPS32 24K Processor Core Family Software User's Manual
 *
 * 6.2.9 Count Register (CP0 Register 9, Select 0)
 * The Count register acts as a timer, incrementing at a constant
 * rate, whether or not an instruction is executed, retired, or
 * any forward progress is made through the pipeline.  The counter
 * increments every other clock, if the DC bit in the Cause register
 * is 0.
 *
 * Since the count is incremented every other tick, divide by 2
 * XXX derive this from CFG_PLL_FREQ
 */

/*
 * Cache lock for stack
 */
#define CFG_INIT_SP_OFFSET		0x1000

/*
 * Address and size of Primary Environment Sector
 */
#undef  CFG_ENV_IS_IN_FLASH
#define CFG_ENV_IS_NOWHERE	1

#define CFG_ENV_ADDR		0x9F040000
#define CFG_ENV_SIZE		0x10000

/*
 * Available commands
 */
#define CONFIG_COMMANDS (CFG_CMD_MEMORY | \
						 CFG_CMD_PING   | \
						 CFG_CMD_FLASH  | \
						 CFG_CMD_NET    | \
						 CFG_CMD_RUN    | \
						 CFG_CMD_DATE   | \
						 CFG_CMD_ECHO   | \
						 CFG_CMD_BOOTD  | \
						 CFG_CMD_ITEST)

// Enable NetConsole and custom NetConsole port
//#define CONFIG_NETCONSOLE
//#define CONFIG_NETCONSOLE_PORT	6666

/* DDR settings for WASP */
#define CFG_DDR_REFRESH_VAL     0x4270
#define CFG_DDR_CONFIG_VAL      0xc7bc8cd0
#define CFG_DDR_MODE_VAL_INIT   0x133
#define CFG_DDR_EXT_MODE_VAL    0x0
#define CFG_DDR_MODE_VAL        0x33
#define CFG_DDR_TRTW_VAL        0x1f
#define CFG_DDR_TWTR_VAL        0x1e
#define CFG_DDR_CONFIG2_VAL     0x9dd0e6a8

#define CFG_DDR2_RD_DATA_THIS_CYCLE_VAL_32	0xff
#define CFG_DDR2_RD_DATA_THIS_CYCLE_VAL_16	0xffff

#if DDR2_32BIT_SUPPORT
	#define CFG_DDR2_RD_DATA_THIS_CYCLE_VAL		CFG_DDR2_RD_DATA_THIS_CYCLE_VAL_32
#else
	#define CFG_DDR2_RD_DATA_THIS_CYCLE_VAL		CFG_DDR2_RD_DATA_THIS_CYCLE_VAL_16
#endif

#define CFG_DDR1_RD_DATA_THIS_CYCLE_VAL		0xffff
#define CFG_SDRAM_RD_DATA_THIS_CYCLE_VAL	0xffffffff

/* DDR2 Init values */
#define CFG_DDR2_EXT_MODE_VAL    0x402

#define CONFIG_NET_MULTI

#ifdef CFG_ATHRS27_PHY
	/* use eth1(LAN) as the net interface */
	#define CONFIG_AG7240_SPEPHY
#endif

#define CONFIG_PCI 1

/*
 * Web Failsafe configuration
 */
#define WEBFAILSAFE_UPLOAD_RAM_ADDRESS				CONFIG_LOADADDR
#define WEBFAILSAFE_UPLOAD_UBOOT_ADDRESS			CFG_FLASH_BASE

// Firmware partition offset
#define WEBFAILSAFE_UPLOAD_KERNEL_ADDRESS			WEBFAILSAFE_UPLOAD_UBOOT_ADDRESS + 0x40000

// U-Boot partition size
#define WEBFAILSAFE_UPLOAD_UBOOT_SIZE_IN_BYTES		(64 * 1024)*2
#define UPDATE_SCRIPT_UBOOT_SIZE_IN_BYTES			"0x20000"

// ART partition size
#define WEBFAILSAFE_UPLOAD_ART_SIZE_IN_BYTES		(64 * 1024)
#define WEBFAILSAFE_UPLOAD_ART_ADDRESS			WEBFAILSAFE_UPLOAD_UBOOT_ADDRESS + 0x30000

// Database partition
#define WEBFAILSAFE_UPLOAD_DATABASE_SIZE_IN_BYTES		(64 * 1024)*5
#define WEBFAILSAFE_UPLOAD_DATABASE_ADDRESS			WEBFAILSAFE_UPLOAD_UBOOT_ADDRESS + 0x9B0000

// max. firmware size <= (FLASH_SIZE -  WEBFAILSAFE_UPLOAD_LIMITED_AREA_IN_BYTES)
// RUT900: 128k(U-Boot),64k(MAC/model/WPS pin block),64k(ART)
#define WEBFAILSAFE_UPLOAD_LIMITED_AREA_IN_BYTES	(192 * 1024)

// progress state info
#define WEBFAILSAFE_PROGRESS_START				0
#define WEBFAILSAFE_PROGRESS_TIMEOUT			1
#define WEBFAILSAFE_PROGRESS_UPLOAD_READY		2
#define WEBFAILSAFE_PROGRESS_UPGRADE_READY		3
#define WEBFAILSAFE_PROGRESS_UPGRADE_FAILED		4

// update type
#define WEBFAILSAFE_UPGRADE_TYPE_FIRMWARE		0
#define WEBFAILSAFE_UPGRADE_TYPE_UBOOT			1
#define WEBFAILSAFE_UPGRADE_TYPE_ART			2
#define WEBFAILSAFE_UPGRADE_TYPE_DATABASE		4

/*-----------------------------------------------------------------------*/

/*
 * Additional environment variables for simple upgrades
 */
#define CONFIG_EXTRA_ENV_SETTINGS	"uboot_addr=0x9F000000\0" \
									"uboot_name=uboot.bin\0" \
									"uboot_size=" UPDATE_SCRIPT_UBOOT_SIZE_IN_BYTES "\0" \
									"uboot_upg=" \
										"if ping $serverip; then " \
											"tftp $loadaddr $uboot_name && " \
											"if itest.l $filesize == $uboot_size; then " \
												"erase $uboot_addr +$filesize && " \
												"cp.b $loadaddr $uboot_addr $filesize && " \
												"echo OK!; " \
											"else " \
												"echo ERROR! Wrong file size!; " \
											"fi; " \
										"else " \
											"ERROR! Server not reachable!; " \
										"fi\0" \
									"firmware_addr=" UPDATE_SCRIPT_FW_ADDR "\0" \
									"firmware_name=firmware.bin\0" \
									"firmware_upg=" \
										"if ping $serverip; then " \
											"tftp $loadaddr $firmware_name && " \
											"erase $firmware_addr +$filesize && " \
											"cp.b $loadaddr $firmware_addr $filesize && " \
											"echo OK!; " \
										"else " \
											"ERROR! Server not reachable!; " \
										"fi\0" \
									SILENT_ENV_VARIABLE

/* For Merlin, both PCI, PCI-E interfaces are valid */
#define AR7240_ART_PCICFG_OFFSET	12

#define WLANCAL						0x9fff1000
#define CFG_MII0_RMII				1
#define CFG_BOOTM_LEN				(16 << 21) /* 32 MB */

#undef DEBUG
#define milisecdelay(_x)			udelay((_x) * 1000)

/* MAC address, model and PIN number offsets in FLASH */
#define OFFSET_MAC_DATA_BLOCK			0x020000
#define OFFSET_MAC_DATA_BLOCK_LENGTH		0x010000
#define OFFSET_MAC_ADDRESS			0x00
#define OFFSET_ROUTER_MODEL			0x10
#define OFFSET_PIN_NUMBER			0x20

#include <cmd_confdefs.h>

#endif	/* __CONFIG_H */
