Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 20:19:37 2023
| Host         : SelimiPc running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_module_drc_routed.rpt -pb Top_module_drc_routed.pb -rpx Top_module_drc_routed.rpx
| Design       : Top_module
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+---------------------------------+------------+
| Rule     | Severity | Description                     | Violations |
+----------+----------+---------------------------------+------------+
| PDRC-153 | Warning  | Gated clock check               | 2          |
| RPBF-3   | Warning  | IO port buffering is incomplete | 1          |
+----------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net P1_win_reg_i_1_n_0 is a gated clock net sourced by a combinational pin P1_win_reg_i_1/O, cell P1_win_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net P2_win_reg_i_1_n_0 is a gated clock net sourced by a combinational pin P2_win_reg_i_1/O, cell P2_win_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port i_start expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


