# 🚦 Traffic Light Controller - FSM Project

This project implements a Finite State Machine (FSM) based Traffic Light Controller using Verilog HDL.  
The design is written, constrained, and simulated using Vivado.

---

## 📂 Project Files:
- `traffic_controller.v` → Verilog FSM design for traffic light control.
- `traffic_controller_tb.v` → Verilog testbench file for simulation.
- `traffic_light.xdc` → Xilinx Design Constraints file.
- `waveform.png` → Simulation waveform.
- `schematic.png` → Schematic diagram of the FSM.
- `timing_summary.png` → Timing summary screenshot.
- `README.md` → Project documentation.

---

## 🛠️ Tools Used:
- Verilog HDL
- Xilinx Vivado
- GTKWave 

---

## 🚀 How to Run:
1. Clone the repository:
   ```bash
   git clone https://github.com/Ishaanmittal09/traffic-light-controller-fsm.git
