// Seed: 727686055
module module_0 (
    output uwire id_0,
    input wire id_1,
    output tri id_2,
    input wor id_3,
    output wor id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri id_8,
    output wand id_9,
    output wire id_10,
    output tri1 id_11,
    input tri0 id_12,
    output wire id_13,
    input tri id_14,
    output tri0 id_15,
    input tri id_16,
    output uwire id_17,
    output wor id_18,
    input tri1 id_19,
    input supply1 id_20,
    output uwire id_21,
    input wor id_22,
    inout wor id_23,
    output wand id_24,
    output supply1 id_25,
    input wor id_26,
    output supply1 id_27,
    input tri0 id_28
);
  assign id_21 = id_22;
  assign id_13 = ~1'h0;
  wire id_30;
  wire id_31;
  assign id_15 = 1 * 1;
endmodule
module module_1 (
    input wor  id_0,
    input tri  id_1,
    input wire id_2,
    input tri1 id_3
);
  assign id_5 = {id_0{1}};
  module_0(
      id_5,
      id_3,
      id_5,
      id_3,
      id_5,
      id_1,
      id_0,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_3,
      id_5,
      id_3,
      id_5,
      id_3,
      id_5,
      id_5,
      id_0,
      id_5,
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_0,
      id_5,
      id_0
  );
endmodule
