Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    IF11R205-14
Date:        Thu Feb 24 10:18:39 2022
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch Lab1_Schema1_synplify.tcl
ProductType: synplify_pro




log file: "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srr to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srf

hdl_info_gen completed
# Thu Feb 24 10:18:42 2022

Return Code: 0
Run Time:00h:00m:02s
log file: "E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srr"
Running: Schema1 in foreground

Running proj_1|Schema1

Running Flow: compile (Compile) on proj_1|Schema1
# Thu Feb 24 10:18:43 2022

Running Flow: compile_flow (Compile Process) on proj_1|Schema1
# Thu Feb 24 10:18:43 2022

Running: compiler (Compile Input) on proj_1|Schema1
# Thu Feb 24 10:18:43 2022
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\synwork\Lab1_Schema1_comp.srs to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srs

compiler completed
# Thu Feb 24 10:18:50 2022

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|Schema1
# Thu Feb 24 10:18:51 2022

multi_srs_gen completed
# Thu Feb 24 10:18:52 2022

Return Code: 0
Run Time:00h:00m:01s
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\synwork\Lab1_Schema1_mult.srs to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srs
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srr to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srf
Complete: Compile Process on proj_1|Schema1

Running: premap (Premap) on proj_1|Schema1
# Thu Feb 24 10:18:52 2022

premap completed
# Thu Feb 24 10:19:02 2022

Return Code: 0
Run Time:00h:00m:10s
Complete: Compile on proj_1|Schema1

Running Flow: map (Map) on proj_1|Schema1
# Thu Feb 24 10:19:02 2022

Running: fpga_mapper (Map & Optimize) on proj_1|Schema1
# Thu Feb 24 10:19:02 2022
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\synwork\Lab1_Schema1_m.srm to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srm

fpga_mapper completed with warnings
# Thu Feb 24 10:19:12 2022

Return Code: 1
Run Time:00h:00m:10s
Complete: Map on proj_1|Schema1
Copied E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srr to E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\Lab1_Schema1.srf
Complete: Logic Synthesis on proj_1|Schema1
TCL script complete: "Lab1_Schema1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
E:\KTU PIRMI METAI\Pavasario semestras\Skaitmenine Logika\Pirmas Laboras\Schema1\proj_1.prj
batch mode default:no
