{
    "coverage/multi_clock_reader_writer/k6_N10_40nm": {
        "test_name": "coverage/multi_clock_reader_writer/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "multi_clock_reader_writer.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 23.1,
        "exec_time(ms)": 32,
        "simulation_time(ms)": 23,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 144,
        "latch": 34,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 250,
        "Total Node": 180
    },
    "coverage/multi_clock_reader_writer/k6_N10_mem32K_40nm": {
        "test_name": "coverage/multi_clock_reader_writer/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "multi_clock_reader_writer.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 52.6,
        "simulation_time(ms)": 23.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 144,
        "latch": 34,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 250,
        "Total Node": 180
    },
    "coverage/multi_clock_reader_writer/no_arch": {
        "test_name": "coverage/multi_clock_reader_writer/no_arch",
        "architecture": "n/a",
        "blif": "multi_clock_reader_writer.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "max_rss(MiB)": 20.3,
        "exec_time(ms)": 28.8,
        "simulation_time(ms)": 22.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 144,
        "latch": 34,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 144,
        "Total Node": 180
    }
}
