#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 14 09:34:00 2022
# Process ID: 2744
# Current directory: /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1
# Command line: vivado
# Log file: /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/vivado.log
# Journal file: /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
run all
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
reset_run synth_1
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
close [ open /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.srcs/sources_1/new/BancDeRegistre.vhd w ]
add_files /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.srcs/sources_1/new/BancDeRegistre.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.srcs/sim_1/new/test_BancDeRegistre.vhd w ]
add_files -fileset sim_1 /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.srcs/sim_1/new/test_BancDeRegistre.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source test_UAL.tcl
close_sim
launch_simulation
source test_UAL.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_BancDeRegistre [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BancDeRegistre [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source test_BancDeRegistre.tcl
close_sim
launch_simulation
source test_BancDeRegistre.tcl
close_sim
launch_simulation
source test_BancDeRegistre.tcl
close_sim
launch_simulation
source test_BancDeRegistre.tcl
close [ open /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.srcs/sources_1/new/BancMemoire.vhd w ]
add_files /home/alaverdo/Bureau/4IR/ProjSystInfo/ProjetSystemeInfo/Microproc/project_1/project_1.srcs/sources_1/new/BancMemoire.vhd
update_compile_order -fileset sources_1
close_sim
close_sim
