> ðŸ“‚ **Top-Level Repository**
> ðŸ‘‰ [FSRCNN Accelerator â€“ Integrated IP Repository](https://github.com/youngyang00/FSRCNN-accelerater)  
> Please refer to this repository for the fully integrated FSRCNN accelerator including all submodules.

---

## ðŸ‘¥ Contributors

### ðŸ”¹ **Gwangsun Shin**  
- **GitHub**: [youngyang00](https://github.com/youngyang00)  
- **Role**: Project Leader, Mapping Layer RTL Design, Design Verification using SystemVerilog  
- **Repo in Detail**: [FSRCNN-accelerator-mappingLayer](https://github.com/youngyang00/FSRCNN-accelerator-mappingLayer)

---

### ðŸ”¹ **Suhwan Jo**  
- **GitHub**: [suhwanJo03](https://github.com/suhwanJo03)  
- **Role**: Shrinking & Expanding Layer RTL Design, TCP Transport Firmware Design  
- **Repo in Detail**: [FSRCNN_Layers_CustomIPs](https://github.com/suhwanJo03/FSRCNN_Layers_CustomIPs), 
                      [Ethernet_TCP_Verification](https://github.com/suhwanJo03/Ethernet_TCP_Verification)

---

### ðŸ”¹ **Jun-Sik Lee**  
- **GitHub**: [dlwnstlr1010](https://github.com/dlwnstlr1010)  
- **Role**: Feature Extraction Layer RTL Design, Model Compression  
- **Repo in Detail**: [Feature_Extraction_Layer](https://github.com/dlwnstlr1010/FSRCNN-Accelerator/tree/main/Feature_Extraction_Layer)

---

### ðŸ”¹ **Jungho Lee**  
- **GitHub**: [jungho0479](https://github.com/jungho0479)  
- **Role**: Deconvolution Layer RTL Design, Software Reference Implementation, Quantization  
- **Repo in Detail**: *Not available*

---
