{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487709613108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487709613110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 21:40:12 2017 " "Processing started: Tue Feb 21 21:40:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487709613110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487709613110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgagen -c fpgagen " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgagen -c fpgagen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487709613111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487709613850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_sh_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sh_rst " "Found entity 1: jt12_sh_rst" {  } { { "../../src/jt12/jt12_sh_rst.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_sh_rst.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_sh24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh24.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sh24 " "Found entity 1: jt12_sh24" {  } { { "../../src/jt12/jt12_sh24.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_sh24.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_sh6_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh6_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sh6_rst " "Found entity 1: jt12_sh6_rst" {  } { { "../../src/jt12/jt12_sh6_rst.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_sh6_rst.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_pg " "Found entity 1: jt12_pg" {  } { { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_op " "Found entity 1: jt12_op" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_mod6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_mod6.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_mod6 " "Found entity 1: jt12_mod6" {  } { { "../../src/jt12/jt12_mod6.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mod6.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_lfo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_lfo.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt51_lfo " "Found entity 1: jt51_lfo" {  } { { "../../src/jt12/jt12_lfo.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_lfo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_eg " "Found entity 1: jt12_eg" {  } { { "../../src/jt12/jt12_eg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_acc " "Found entity 1: jt12_acc" {  } { { "../../src/jt12/jt12_acc.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_timers.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_timers.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_timers " "Found entity 1: jt12_timers" {  } { { "../../src/jt12/jt12_timers.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_timers.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613968 ""} { "Info" "ISGN_ENTITY_NAME" "2 jt12_timer " "Found entity 2: jt12_timer" {  } { { "../../src/jt12/jt12_timers.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_timers.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_sh.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_sh.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_sh " "Found entity 1: jt12_sh" {  } { { "../../src/jt12/jt12_sh.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_sh.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_reg " "Found entity 1: jt12_reg" {  } { { "../../src/jt12/jt12_reg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jt12_opsync.v(38) " "Verilog HDL information at jt12_opsync.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/jt12/jt12_opsync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1487709613972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_opsync " "Found entity 1: jt12_opsync" {  } { { "../../src/jt12/jt12_opsync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_mod24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_mod24.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_mod24 " "Found entity 1: jt12_mod24" {  } { { "../../src/jt12/jt12_mod24.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mod24.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jt12_mmr.v(155) " "Verilog HDL information at jt12_mmr.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1487709613975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_mmr " "Found entity 1: jt12_mmr" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_kon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_kon.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_kon " "Found entity 1: jt12_kon" {  } { { "../../src/jt12/jt12_kon.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_kon.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_fm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_fm.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_fm " "Found entity 1: jt12_fm" {  } { { "../../src/jt12/jt12_fm.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_fm.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_clksync " "Found entity 1: jt12_clksync" {  } { { "../../src/jt12/jt12_clksync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12_clk " "Found entity 1: jt12_clk" {  } { { "../../src/jt12/jt12_clk.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clk.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/jt12/jt12.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/jt12/jt12.v" { { "Info" "ISGN_ENTITY_NAME" "1 jt12 " "Found entity 1: jt12" {  } { { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709613983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709613983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Virtual_Toplevel-rtl " "Found design unit 1: Virtual_Toplevel-rtl" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Virtual_Toplevel " "Found entity 1: Virtual_Toplevel" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/video_vga_dither.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/video_vga_dither.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vga_dither-rtl " "Found design unit 1: video_vga_dither-rtl" {  } { { "../../src/video_vga_dither.vhd" "" { Text "/home/jtejada/github/fpgagen/src/video_vga_dither.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614451 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_vga_dither " "Found entity 1: video_vga_dither" {  } { { "../../src/video_vga_dither.vhd" "" { Text "/home/jtejada/github/fpgagen/src/video_vga_dither.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/T80/T80se.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80se-rtl " "Found design unit 1: T80se-rtl" {  } { { "../../src/T80/T80se.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80se.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614455 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80se " "Found entity 1: T80se" {  } { { "../../src/T80/T80se.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80se.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/T80/T80_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../../src/T80/T80_Reg.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80_Reg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614457 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../../src/T80/T80_Reg.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80_Reg.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/T80/T80_Pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_Pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../../src/T80/T80_Pack.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/T80/T80_MCode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_MCode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../../src/T80/T80_MCode.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80_MCode.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614464 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../../src/T80/T80_MCode.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80_MCode.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/T80/T80_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../../src/T80/T80_ALU.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80_ALU.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614466 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../../src/T80/T80_ALU.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80_ALU.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/T80/T80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/T80/T80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../../src/T80/T80.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614469 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../../src/T80/T80.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/TG68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/TG68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614477 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/TG68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/TG68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614478 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/vdp_common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jtejada/github/fpgagen/src/vdp_common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_common " "Found design unit 1: vdp_common" {  } { { "../../src/vdp_common.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_common.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/vdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/vdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp-rtl " "Found design unit 1: vdp-rtl" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614485 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp " "Found entity 1: vdp" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "../../src/sdram_controller.vhd" "" { Text "/home/jtejada/github/fpgagen/src/sdram_controller.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614487 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../../src/sdram_controller.vhd" "" { Text "/home/jtejada/github/fpgagen/src/sdram_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/os_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/os_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 os_rom-rtl " "Found design unit 1: os_rom-rtl" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614488 ""} { "Info" "ISGN_ENTITY_NAME" "1 os_rom " "Found entity 1: os_rom" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/gen_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/gen_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_io-rtl " "Found design unit 1: gen_io-rtl" {  } { { "../../src/gen_io.vhd" "" { Text "/home/jtejada/github/fpgagen/src/gen_io.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614490 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_io " "Found entity 1: gen_io" {  } { { "../../src/gen_io.vhd" "" { Text "/home/jtejada/github/fpgagen/src/gen_io.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/gen_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/gen_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_fm-rtl " "Found design unit 1: gen_fm-rtl" {  } { { "../../src/gen_fm.vhd" "" { Text "/home/jtejada/github/fpgagen/src/gen_fm.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614491 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_fm " "Found entity 1: gen_fm" {  } { { "../../src/gen_fm.vhd" "" { Text "/home/jtejada/github/fpgagen/src/gen_fm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chameleon_sdram-rtl " "Found design unit 1: chameleon_sdram-rtl" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614494 ""} { "Info" "ISGN_ENTITY_NAME" "1 chameleon_sdram " "Found entity 1: chameleon_sdram" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/vdp_colinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/vdp_colinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_colinfo-SYN " "Found design unit 1: vdp_colinfo-SYN" {  } { { "../../src/vdp_colinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_colinfo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614496 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp_colinfo " "Found entity 1: vdp_colinfo" {  } { { "../../src/vdp_colinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_colinfo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vdp_objinfo-SYN " "Found design unit 1: vdp_objinfo-SYN" {  } { { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614498 ""} { "Info" "ISGN_ENTITY_NAME" "1 vdp_objinfo " "Found entity 1: vdp_objinfo" {  } { { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/src/zram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/src/zram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zram-SYN " "Found design unit 1: zram-SYN" {  } { { "../../src/zram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/zram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614499 ""} { "Info" "ISGN_ENTITY_NAME" "1 zram " "Found entity 1: zram" {  } { { "../../src/zram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/zram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnScreenDisplay-rtl " "Found design unit 1: OnScreenDisplay-rtl" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614501 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnScreenDisplay " "Found entity 1: OnScreenDisplay" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OSD_Overlay-RTL " "Found design unit 1: OSD_Overlay-RTL" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614502 ""} { "Info" "ISGN_ENTITY_NAME" "1 OSD_Overlay " "Found entity 1: OSD_Overlay" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM_2Read_Unreg-RTL " "Found design unit 1: DualPortRAM_2Read_Unreg-RTL" {  } { { "../../CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614503 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_2Read_Unreg " "Found entity 1: DualPortRAM_2Read_Unreg" {  } { { "../../CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Board/mist/user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Board/mist/sd_card.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/sd_card.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card " "Found entity 1: sd_card" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_COLOR osd_color osd.v(31) " "Verilog HDL Declaration information at osd.v(31): object \"OSD_COLOR\" differs only in case from object \"osd_color\" in the same scope" {  } { { "../../../Board/mist/osd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/osd.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487709614509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Board/mist/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "../../../Board/mist/osd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_pwm_sd " "Found entity 1: hybrid_pwm_sd" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Board/mist/mist_console.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/mist_console.v" { { "Info" "ISGN_ENTITY_NAME" "1 mist_console " "Found entity 1: mist_console" {  } { { "../../../Board/mist/mist_console.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/mist_console.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIST_Toplevel-rtl " "Found design unit 1: MIST_Toplevel-rtl" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614514 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIST_Toplevel " "Found entity 1: MIST_Toplevel" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-rtl " "Found design unit 1: spi_interface-rtl" {  } { { "../../CtrlModule/RTL/spi.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614515 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../../CtrlModule/RTL/spi.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/spi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_uart-rtl " "Found design unit 1: simple_uart-rtl" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614517 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_uart " "Found entity 1: simple_uart" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614518 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../../CtrlModule/RTL/io_ps2_com.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../../CtrlModule/RTL/interrupt_controller.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/interrupt_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614519 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../CtrlModule/RTL/interrupt_controller.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/interrupt_controller.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlModule-rtl " "Found design unit 1: CtrlModule-rtl" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614521 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlModule " "Found entity 1: CtrlModule" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpupkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jtejada/github/fpgagen/ZPUFlex/RTL/zpupkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zpupkg " "Found design unit 1: zpupkg" {  } { { "../../ZPUFlex/RTL/zpupkg.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpupkg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zpu_core_flex-behave " "Found design unit 1: zpu_core_flex-behave" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614526 ""} { "Info" "ISGN_ENTITY_NAME" "1 zpu_core_flex " "Found entity 1: zpu_core_flex" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlROM_ROM-arch " "Found design unit 1: CtrlROM_ROM-arch" {  } { { "../../Firmware/CtrlROM/CtrlROM_ROM.vhd" "" { Text "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614531 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlROM_ROM " "Found entity 1: CtrlROM_ROM" {  } { { "../../Firmware/CtrlROM/CtrlROM_ROM.vhd" "" { Text "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/CharROM/CharROM_ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/CharROM/CharROM_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM_ROM-arch " "Found design unit 1: CharROM_ROM-arch" {  } { { "../../CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/CharROM/CharROM_ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614543 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM_ROM " "Found entity 1: CharROM_ROM" {  } { { "../../CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/CharROM/CharROM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Board/mist/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Board/mist/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../Board/mist/pll.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/pll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614546 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../Board/mist/pll.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlROM_ROM2-arch " "Found design unit 1: CtrlROM_ROM2-arch" {  } { { "../../Firmware/CtrlROM/CtrlROM_ROM2.vhd" "" { Text "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614547 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlROM_ROM2 " "Found entity 1: CtrlROM_ROM2" {  } { { "../../Firmware/CtrlROM/CtrlROM_ROM2.vhd" "" { Text "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM2.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlROM_ROM1-arch " "Found design unit 1: CtrlROM_ROM1-arch" {  } { { "../../Firmware/CtrlROM/CtrlROM_ROM1.vhd" "" { Text "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614551 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlROM_ROM1 " "Found entity 1: CtrlROM_ROM1" {  } { { "../../Firmware/CtrlROM/CtrlROM_ROM1.vhd" "" { Text "/home/jtejada/github/fpgagen/Firmware/CtrlROM/CtrlROM_ROM1.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/MergeROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/MergeROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MergeROM-arch " "Found design unit 1: MergeROM-arch" {  } { { "../../CtrlModule/RTL/MergeROM.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/MergeROM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614552 ""} { "Info" "ISGN_ENTITY_NAME" "1 MergeROM " "Found entity 1: MergeROM" {  } { { "../../CtrlModule/RTL/MergeROM.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/MergeROM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlROM-arch " "Found design unit 1: CtrlROM-arch" {  } { { "../../CtrlModule/RTL/CtrlROM.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614554 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlROM " "Found entity 1: CtrlROM" {  } { { "../../CtrlModule/RTL/CtrlROM.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709614554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709614554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busy jt12.v(112) " "Verilog HDL Implicit Net warning at jt12.v(112): created implicit net for \"busy\"" {  } { { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709614696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write jt12.v(127) " "Verilog HDL Implicit Net warning at jt12.v(127): created implicit net for \"write\"" {  } { { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709614696 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keyon_II jt12.v(213) " "Verilog HDL Implicit Net warning at jt12.v(213): created implicit net for \"keyon_II\"" {  } { { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709614697 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keyoff_II jt12.v(214) " "Verilog HDL Implicit Net warning at jt12.v(214): created implicit net for \"keyoff_II\"" {  } { { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709614697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIST_Toplevel " "Elaborating entity \"MIST_Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487709614853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy_2 MIST_Toplevel.vhd(69) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(69): object \"joy_2\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy_3 MIST_Toplevel.vhd(70) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(70): object \"joy_3\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy_4 MIST_Toplevel.vhd(71) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(71): object \"joy_4\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy_ana_0 MIST_Toplevel.vhd(72) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(72): object \"joy_ana_0\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "joy_ana_1 MIST_Toplevel.vhd(73) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(73): object \"joy_ana_1\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd MIST_Toplevel.vhd(74) " "VHDL Signal Declaration warning at MIST_Toplevel.vhd(74): used implicit default value for signal \"txd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_keyboard_clk_mix MIST_Toplevel.vhd(108) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(108): object \"ps2_keyboard_clk_mix\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_keyboard_clk_out MIST_Toplevel.vhd(109) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(109): object \"ps2_keyboard_clk_out\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_keyboard_dat_out MIST_Toplevel.vhd(110) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(110): object \"ps2_keyboard_dat_out\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_mouse_dat_in MIST_Toplevel.vhd(114) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(114): object \"ps2_mouse_dat_in\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614857 "|MIST_Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2_mouse_clk_mix MIST_Toplevel.vhd(115) " "Verilog HDL or VHDL warning at MIST_Toplevel.vhd(115): object \"ps2_mouse_clk_mix\" assigned a value but never read" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709614858 "|MIST_Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ps2_keyboard_clk_in MIST_Toplevel.vhd(238) " "VHDL Process Statement warning at MIST_Toplevel.vhd(238): signal \"ps2_keyboard_clk_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709614858 "|MIST_Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ps2_mouse_clk_in MIST_Toplevel.vhd(239) " "VHDL Process Statement warning at MIST_Toplevel.vhd(239): signal \"ps2_mouse_clk_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709614858 "|MIST_Toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U00 " "Elaborating entity \"pll\" for hierarchy \"pll:U00\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "U00" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709614865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U00\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U00\|altpll:altpll_component\"" {  } { { "../../Board/mist/pll.vhd" "altpll_component" { Text "/home/jtejada/github/fpgagen/Board/mist/pll.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709614997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U00\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U00\|altpll:altpll_component\"" {  } { { "../../Board/mist/pll.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/pll.vhd" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709615002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U00\|altpll:altpll_component " "Instantiated megafunction \"pll:U00\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 4630 " "Parameter \"clk3_phase_shift\" = \"4630\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 13500 " "Parameter \"clk4_divide_by\" = \"13500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3857 " "Parameter \"clk4_multiply_by\" = \"3857\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615003 ""}  } { { "../../Board/mist/pll.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/pll.vhd" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709615003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709615079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709615079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Virtual_Toplevel Virtual_Toplevel:virtualtoplevel " "Elaborating entity \"Virtual_Toplevel\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "virtualtoplevel" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615085 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "romwr_we virtual_toplevel.vhd(113) " "VHDL Signal Declaration warning at virtual_toplevel.vhd(113): used explicit default value for signal \"romwr_we\" because signal was never assigned a value" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1487709615099 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "romwr_q virtual_toplevel.vhd(116) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(116): object \"romwr_q\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NO_DATA virtual_toplevel.vhd(184) " "VHDL Signal Declaration warning at virtual_toplevel.vhd(184): used explicit default value for signal \"NO_DATA\" because signal was never assigned a value" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 184 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TG68_CLK virtual_toplevel.vhd(189) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(189): object \"TG68_CLK\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T80_RFSH_N virtual_toplevel.vhd(219) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(219): object \"T80_RFSH_N\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T80_HALT_N virtual_toplevel.vhd(220) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(220): object \"T80_HALT_N\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VBUS_UDS_N virtual_toplevel.vhd(365) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(365): object \"VBUS_UDS_N\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VBUS_LDS_N virtual_toplevel.vhd(366) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(366): object \"VBUS_LDS_N\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rommap virtual_toplevel.vhd(418) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(418): object \"rommap\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEXVALUE virtual_toplevel.vhd(439) " "Verilog HDL or VHDL warning at virtual_toplevel.vhd(439): object \"HEXVALUE\" assigned a value but never read" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CART_EN virtual_toplevel.vhd(932) " "VHDL Process Statement warning at virtual_toplevel.vhd(932): signal \"CART_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CART_EN virtual_toplevel.vhd(1501) " "VHDL Process Statement warning at virtual_toplevel.vhd(1501): signal \"CART_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615100 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller Virtual_Toplevel:virtualtoplevel\|sdram_controller:sdc " "Elaborating entity \"sdram_controller\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|sdram_controller:sdc\"" {  } { { "../../src/virtual_toplevel.vhd" "sdc" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chameleon_sdram Virtual_Toplevel:virtualtoplevel\|sdram_controller:sdc\|chameleon_sdram:sdr " "Elaborating entity \"chameleon_sdram\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|sdram_controller:sdc\|chameleon_sdram:sdr\"" {  } { { "../../src/sdram_controller.vhd" "sdr" { Text "/home/jtejada/github/fpgagen/src/sdram_controller.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hv_we chameleon_gen_sdram.vhd(308) " "Verilog HDL or VHDL warning at chameleon_gen_sdram.vhd(308): object \"hv_we\" assigned a value but never read" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615125 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextHvState chameleon_gen_sdram.vhd(310) " "Verilog HDL or VHDL warning at chameleon_gen_sdram.vhd(310): object \"nextHvState\" assigned a value but never read" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615125 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextHvAddr chameleon_gen_sdram.vhd(311) " "Verilog HDL or VHDL warning at chameleon_gen_sdram.vhd(311): object \"nextHvAddr\" assigned a value but never read" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615125 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_req chameleon_gen_sdram.vhd(366) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(366): signal \"romwr_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615125 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_ackReg chameleon_gen_sdram.vhd(366) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(366): signal \"romwr_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615125 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(366) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(366): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615125 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_we chameleon_gen_sdram.vhd(368) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(368): signal \"romwr_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_gen_sdram.vhd(373) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(373): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_gen_sdram.vhd(374) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(374): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romwr_a chameleon_gen_sdram.vhd(375) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(375): signal \"romwr_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_req chameleon_gen_sdram.vhd(377) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(377): signal \"vram_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_ackReg chameleon_gen_sdram.vhd(377) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(377): signal \"vram_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(377) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(377): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_we chameleon_gen_sdram.vhd(379) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(379): signal \"vram_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615126 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_l_n chameleon_gen_sdram.vhd(381) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(381): signal \"vram_l_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_u_n chameleon_gen_sdram.vhd(382) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(382): signal \"vram_u_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_a chameleon_gen_sdram.vhd(386) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(386): signal \"vram_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_a chameleon_gen_sdram.vhd(387) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(387): signal \"vram_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vram_a chameleon_gen_sdram.vhd(388) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(388): signal \"vram_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_req chameleon_gen_sdram.vhd(390) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(390): signal \"romrd_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_ackReg chameleon_gen_sdram.vhd(390) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(390): signal \"romrd_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(390) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(390): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_gen_sdram.vhd(394) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(394): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_gen_sdram.vhd(395) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(395): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romrd_a chameleon_gen_sdram.vhd(396) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(396): signal \"romrd_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615127 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_req chameleon_gen_sdram.vhd(398) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(398): signal \"ram68k_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_ackReg chameleon_gen_sdram.vhd(398) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(398): signal \"ram68k_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(398) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(398): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_we chameleon_gen_sdram.vhd(400) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(400): signal \"ram68k_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_l_n chameleon_gen_sdram.vhd(402) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(402): signal \"ram68k_l_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_u_n chameleon_gen_sdram.vhd(403) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(403): signal \"ram68k_u_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_a chameleon_gen_sdram.vhd(407) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(407): signal \"ram68k_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_a chameleon_gen_sdram.vhd(408) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(408): signal \"ram68k_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram68k_a chameleon_gen_sdram.vhd(409) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(409): signal \"ram68k_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_request chameleon_gen_sdram.vhd(411) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(411): signal \"cpu6510_request\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_ackLoc chameleon_gen_sdram.vhd(411) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(411): signal \"cpu6510_ackLoc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615128 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(411) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(411): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_we chameleon_gen_sdram.vhd(413) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(413): signal \"cpu6510_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_gen_sdram.vhd(415) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(415): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_gen_sdram.vhd(416) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(416): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_gen_sdram.vhd(420) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(420): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_gen_sdram.vhd(421) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(421): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu6510_a chameleon_gen_sdram.vhd(422) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(422): signal \"cpu6510_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_req chameleon_gen_sdram.vhd(424) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(424): signal \"cache_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_ack_reg chameleon_gen_sdram.vhd(424) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(424): signal \"cache_ack_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(424) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(424): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_gen_sdram.vhd(426) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(426): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615129 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_gen_sdram.vhd(427) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(427): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_gen_sdram.vhd(428) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(428): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_burst chameleon_gen_sdram.vhd(429) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(429): signal \"cache_burst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_burst chameleon_gen_sdram.vhd(432) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(432): signal \"cache_burst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_we chameleon_gen_sdram.vhd(435) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(435): signal \"cache_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_burst chameleon_gen_sdram.vhd(437) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(437): signal \"cache_burst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_gen_sdram.vhd(438) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(438): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cache_a chameleon_gen_sdram.vhd(439) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(439): signal \"cache_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reserve chameleon_gen_sdram.vhd(442) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(442): signal \"reserve\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reu_pending chameleon_gen_sdram.vhd(443) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(443): signal \"reu_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuWe chameleon_gen_sdram.vhd(445) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(445): signal \"reuWe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615130 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_gen_sdram.vhd(447) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(447): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_gen_sdram.vhd(448) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(448): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_gen_sdram.vhd(452) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(452): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_gen_sdram.vhd(453) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(453): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reuA chameleon_gen_sdram.vhd(454) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(454): signal \"reuA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_req chameleon_gen_sdram.vhd(455) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(455): signal \"cpu1541_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_ack_reg chameleon_gen_sdram.vhd(455) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(455): signal \"cpu1541_ack_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(455) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(455): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_we chameleon_gen_sdram.vhd(457) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(457): signal \"cpu1541_we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_gen_sdram.vhd(459) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(459): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_gen_sdram.vhd(460) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(460): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_gen_sdram.vhd(464) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(464): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615131 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_gen_sdram.vhd(465) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(465): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpu1541_a chameleon_gen_sdram.vhd(466) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(466): signal \"cpu1541_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_pending chameleon_gen_sdram.vhd(467) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(467): signal \"vicvid_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_gen_sdram.vhd(470) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(470): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_gen_sdram.vhd(471) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(471): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vicvid_addr chameleon_gen_sdram.vhd(472) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(472): signal \"vicvid_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_req chameleon_gen_sdram.vhd(474) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(474): signal \"vid0_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_ackReg chameleon_gen_sdram.vhd(474) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(474): signal \"vid0_ackReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentPort chameleon_gen_sdram.vhd(474) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(474): signal \"currentPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_gen_sdram.vhd(478) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(478): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_gen_sdram.vhd(479) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(479): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615132 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid0_addr chameleon_gen_sdram.vhd(480) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(480): signal \"vid0_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615133 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_pending chameleon_gen_sdram.vhd(481) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(481): signal \"vid1_pending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615133 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_gen_sdram.vhd(485) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(485): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615133 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_gen_sdram.vhd(486) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(486): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615133 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vid1_addr chameleon_gen_sdram.vhd(487) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(487): signal \"vid1_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615133 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextBurst chameleon_gen_sdram.vhd(352) " "VHDL Process Statement warning at chameleon_gen_sdram.vhd(352): inferring latch(es) for signal or variable \"nextBurst\", which holds its previous value in one or more paths through the process" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 352 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1487709615133 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextBurst chameleon_gen_sdram.vhd(352) " "Inferred latch for \"nextBurst\" at chameleon_gen_sdram.vhd(352)" {  } { { "../../src/chameleon_gen_sdram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 352 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615133 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|sdram_controller:sdc|chameleon_sdram:sdr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zram Virtual_Toplevel:virtualtoplevel\|zram:zr " "Elaborating entity \"zram\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|zram:zr\"" {  } { { "../../src/virtual_toplevel.vhd" "zr" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component\"" {  } { { "../../src/zram.vhd" "altsyncram_component" { Text "/home/jtejada/github/fpgagen/src/zram.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component\"" {  } { { "../../src/zram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/zram.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615173 ""}  } { { "../../src/zram.vhd" "" { Text "/home/jtejada/github/fpgagen/src/zram.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709615173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgf1 " "Found entity 1: altsyncram_cgf1" {  } { { "db/altsyncram_cgf1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_cgf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709615241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709615241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgf1 Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component\|altsyncram_cgf1:auto_generated " "Elaborating entity \"altsyncram_cgf1\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|zram:zr\|altsyncram:altsyncram_component\|altsyncram_cgf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 Virtual_Toplevel:virtualtoplevel\|TG68:tg68 " "Elaborating entity \"TG68\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\"" {  } { { "../../src/virtual_toplevel.vhd" "tg68" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_clk TG68.vhd(105) " "Verilog HDL or VHDL warning at TG68.vhd(105): object \"n_clk\" assigned a value but never read" {  } { { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615247 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\"" {  } { { "../../src/TG68.vhd" "TG68_fast_inst" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(342) " "Verilog HDL or VHDL warning at TG68_fast.vhd(342): object \"illegal_write_mode\" assigned a value but never read" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 342 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615274 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(343) " "Verilog HDL or VHDL warning at TG68_fast.vhd(343): object \"illegal_read_mode\" assigned a value but never read" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615274 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(344) " "Verilog HDL or VHDL warning at TG68_fast.vhd(344): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615275 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(352) " "Verilog HDL or VHDL warning at TG68_fast.vhd(352): object \"trap_chk\" assigned a value but never read" {  } { { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615275 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|TG68:tg68|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80se Virtual_Toplevel:virtualtoplevel\|T80se:t80 " "Elaborating entity \"T80se\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|T80se:t80\"" {  } { { "../../src/virtual_toplevel.vhd" "t80" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0\"" {  } { { "../../src/T80/T80se.vhd" "u0" { Text "/home/jtejada/github/fpgagen/src/T80/T80se.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0\|T80_MCode:mcode\"" {  } { { "../../src/T80/T80.vhd" "mcode" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0\|T80_ALU:alu\"" {  } { { "../../src/T80/T80.vhd" "alu" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|T80se:t80\|T80:u0\|T80_Reg:Regs\"" {  } { { "../../src/T80/T80.vhd" "Regs" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "os_rom Virtual_Toplevel:virtualtoplevel\|os_rom:os " "Elaborating entity \"os_rom\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\"" {  } { { "../../src/virtual_toplevel.vhd" "os" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_io Virtual_Toplevel:virtualtoplevel\|gen_io:io " "Elaborating entity \"gen_io\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|gen_io:io\"" {  } { { "../../src/virtual_toplevel.vhd" "io" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp Virtual_Toplevel:virtualtoplevel\|vdp:vdp " "Elaborating entity \"vdp\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\"" {  } { { "../../src/virtual_toplevel.vhd" "vdp" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IM2 vdp.vhd(198) " "Verilog HDL or VHDL warning at vdp.vhd(198): object \"IM2\" assigned a value but never read" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615403 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DT_WR_SIZE vdp.vhd(262) " "Verilog HDL or VHDL warning at vdp.vhd(262): object \"DT_WR_SIZE\" assigned a value but never read" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BGB_COLINFO_D_B vdp.vhd(379) " "VHDL Signal Declaration warning at vdp.vhd(379): used implicit default value for signal \"BGB_COLINFO_D_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 379 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BGB_COLINFO_Q_A vdp.vhd(382) " "Verilog HDL or VHDL warning at vdp.vhd(382): object \"BGB_COLINFO_Q_A\" assigned a value but never read" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BGA_COLINFO_D_B vdp.vhd(418) " "VHDL Signal Declaration warning at vdp.vhd(418): used implicit default value for signal \"BGA_COLINFO_D_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 418 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BGA_COLINFO_Q_A vdp.vhd(421) " "Verilog HDL or VHDL warning at vdp.vhd(421): object \"BGA_COLINFO_Q_A\" assigned a value but never read" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIXOUT vdp.vhd(583) " "Verilog HDL or VHDL warning at vdp.vhd(583): object \"PIXOUT\" assigned a value but never read" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 583 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OBJ_COLINFO_D_B vdp.vhd(2083) " "VHDL Process Statement warning at vdp.vhd(2083): inferring latch(es) for signal or variable \"OBJ_COLINFO_D_B\", which holds its previous value in one or more paths through the process" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OBJ_COLINFO_D_B\[0\] vdp.vhd(2083) " "Inferred latch for \"OBJ_COLINFO_D_B\[0\]\" at vdp.vhd(2083)" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OBJ_COLINFO_D_B\[1\] vdp.vhd(2083) " "Inferred latch for \"OBJ_COLINFO_D_B\[1\]\" at vdp.vhd(2083)" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OBJ_COLINFO_D_B\[2\] vdp.vhd(2083) " "Inferred latch for \"OBJ_COLINFO_D_B\[2\]\" at vdp.vhd(2083)" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OBJ_COLINFO_D_B\[3\] vdp.vhd(2083) " "Inferred latch for \"OBJ_COLINFO_D_B\[3\]\" at vdp.vhd(2083)" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OBJ_COLINFO_D_B\[4\] vdp.vhd(2083) " "Inferred latch for \"OBJ_COLINFO_D_B\[4\]\" at vdp.vhd(2083)" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615404 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OBJ_COLINFO_D_B\[5\] vdp.vhd(2083) " "Inferred latch for \"OBJ_COLINFO_D_B\[5\]\" at vdp.vhd(2083)" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615405 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OBJ_COLINFO_D_B\[6\] vdp.vhd(2083) " "Inferred latch for \"OBJ_COLINFO_D_B\[6\]\" at vdp.vhd(2083)" {  } { { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2083 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615405 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp_colinfo Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci " "Elaborating entity \"vdp_colinfo\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\"" {  } { { "../../src/vdp.vhd" "bgb_ci" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component\"" {  } { { "../../src/vdp_colinfo.vhd" "altsyncram_component" { Text "/home/jtejada/github/fpgagen/src/vdp_colinfo.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component\"" {  } { { "../../src/vdp_colinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_colinfo.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 7 " "Parameter \"width_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615416 ""}  } { { "../../src/vdp_colinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_colinfo.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709615416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tf2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tf2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tf2 " "Found entity 1: altsyncram_9tf2" {  } { { "db/altsyncram_9tf2.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_9tf2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709615483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709615483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tf2 Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component\|altsyncram_9tf2:auto_generated " "Elaborating entity \"altsyncram_9tf2\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_colinfo:bgb_ci\|altsyncram:altsyncram_component\|altsyncram_9tf2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdp_objinfo Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y " "Elaborating entity \"vdp_objinfo\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\"" {  } { { "../../src/vdp.vhd" "obj_oi_y" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\"" {  } { { "../../src/vdp_objinfo.vhd" "altsyncram_component" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\"" {  } { { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615520 ""}  } { { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709615520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bhn1 " "Found entity 1: altsyncram_bhn1" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709615589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709615589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bhn1 Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated " "Elaborating entity \"altsyncram_bhn1\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12 Virtual_Toplevel:virtualtoplevel\|jt12:fm " "Elaborating entity \"jt12\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\"" {  } { { "../../src/virtual_toplevel.vhd" "fm" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_clksync Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync " "Elaborating entity \"jt12_clksync\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\"" {  } { { "../../src/jt12/jt12.v" "u_clksync" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_clk Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen " "Elaborating entity \"jt12_clk\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\"" {  } { { "../../src/jt12/jt12_clksync.v" "u_clkgen" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clksync.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_mmr Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr " "Elaborating entity \"jt12_mmr\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\"" {  } { { "../../src/jt12/jt12.v" "u_mmr" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selected_map jt12_mmr.v(105) " "Verilog HDL or VHDL warning at jt12_mmr.v(105): object \"selected_map\" assigned a value but never read" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615628 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sch jt12_mmr.v(107) " "Verilog HDL or VHDL warning at jt12_mmr.v(107): object \"sch\" assigned a value but never read" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615628 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_zero_en jt12_mmr.v(108) " "Verilog HDL or VHDL warning at jt12_mmr.v(108): object \"irq_zero_en\" assigned a value but never read" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615628 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_brdy_en jt12_mmr.v(108) " "Verilog HDL or VHDL warning at jt12_mmr.v(108): object \"irq_brdy_en\" assigned a value but never read" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615628 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_eos_en jt12_mmr.v(108) " "Verilog HDL or VHDL warning at jt12_mmr.v(108): object \"irq_eos_en\" assigned a value but never read" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615628 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_tb_en jt12_mmr.v(109) " "Verilog HDL or VHDL warning at jt12_mmr.v(109): object \"irq_tb_en\" assigned a value but never read" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615628 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_ta_en jt12_mmr.v(109) " "Verilog HDL or VHDL warning at jt12_mmr.v(109): object \"irq_ta_en\" assigned a value but never read" {  } { { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615628 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_reg Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg " "Elaborating entity \"jt12_reg\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\"" {  } { { "../../src/jt12/jt12_mmr.v" "u_reg" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_op_IV jt12_reg.v(154) " "Verilog HDL or VHDL warning at jt12_reg.v(154): object \"update_op_IV\" assigned a value but never read" {  } { { "../../src/jt12/jt12_reg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615632 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_op_VI jt12_reg.v(156) " "Verilog HDL or VHDL warning at jt12_reg.v(156): object \"update_op_VI\" assigned a value but never read" {  } { { "../../src/jt12/jt12_reg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615632 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up_fb_ch jt12_reg.v(198) " "Verilog HDL or VHDL warning at jt12_reg.v(198): object \"up_fb_ch\" assigned a value but never read" {  } { { "../../src/jt12/jt12_reg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615633 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_mod24 Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_mod24:u_opch_II " "Elaborating entity \"jt12_mod24\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_mod24:u_opch_II\"" {  } { { "../../src/jt12/jt12_reg.v" "u_opch_II" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_kon Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_kon:u_kon " "Elaborating entity \"jt12_kon\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_kon:u_kon\"" {  } { { "../../src/jt12/jt12_reg.v" "u_kon" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_opsync Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_opsync:u_opsync " "Elaborating entity \"jt12_opsync\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_opsync:u_opsync\"" {  } { { "../../src/jt12/jt12_reg.v" "u_opsync" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 jt12_opsync.v(40) " "Verilog HDL assignment warning at jt12_opsync.v(40): truncated value with size 4 to match size of target (1)" {  } { { "../../src/jt12/jt12_opsync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615643 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 jt12_opsync.v(41) " "Verilog HDL assignment warning at jt12_opsync.v(41): truncated value with size 4 to match size of target (1)" {  } { { "../../src/jt12/jt12_opsync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615643 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 jt12_opsync.v(42) " "Verilog HDL assignment warning at jt12_opsync.v(42): truncated value with size 4 to match size of target (1)" {  } { { "../../src/jt12/jt12_opsync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615643 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 jt12_opsync.v(43) " "Verilog HDL assignment warning at jt12_opsync.v(43): truncated value with size 4 to match size of target (1)" {  } { { "../../src/jt12/jt12_opsync.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_opsync.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615643 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_opsync:u_opsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_fm Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_fm:u_fm " "Elaborating entity \"jt12_fm\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_fm:u_fm\"" {  } { { "../../src/jt12/jt12_reg.v" "u_fm" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615644 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "jt12_fm.v(50) " "Verilog HDL Casex/Casez warning at jt12_fm.v(50): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../src/jt12/jt12_fm.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_fm.v" 50 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1487709615645 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_fm:u_fm"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "jt12_fm.v(57) " "Verilog HDL Casex/Casez warning at jt12_fm.v(57): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../src/jt12/jt12_fm.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_fm.v" 57 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1487709615645 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_fm:u_fm"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "jt12_fm.v(66) " "Verilog HDL Casex/Casez warning at jt12_fm.v(66): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../../src/jt12/jt12_fm.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_fm.v" 66 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1487709615645 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_fm:u_fm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\"" {  } { { "../../src/jt12/jt12_reg.v" "u_regop" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regch " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regch\"" {  } { { "../../src/jt12/jt12_reg.v" "u_regch" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_timers Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_timers:u_timers " "Elaborating entity \"jt12_timers\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_timers:u_timers\"" {  } { { "../../src/jt12/jt12.v" "u_timers" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_timer Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_timers:u_timers\|jt12_timer:timer_A " "Elaborating entity \"jt12_timer\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_timers:u_timers\|jt12_timer:timer_A\"" {  } { { "../../src/jt12/jt12_timers.v" "timer_A" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_timers.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_timer Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_timers:u_timers\|jt12_timer:timer_B " "Elaborating entity \"jt12_timer\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_timers:u_timers\|jt12_timer:timer_B\"" {  } { { "../../src/jt12/jt12_timers.v" "timer_B" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_timers.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_pg Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg " "Elaborating entity \"jt12_pg\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\"" {  } { { "../../src/jt12/jt12.v" "u_pg" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 jt12_pg.v(162) " "Verilog HDL assignment warning at jt12_pg.v(162): truncated value with size 6 to match size of target (5)" {  } { { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615667 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 jt12_pg.v(188) " "Verilog HDL assignment warning at jt12_pg.v(188): truncated value with size 21 to match size of target (17)" {  } { { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615667 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh\"" {  } { { "../../src/jt12/jt12_pg.v" "u_phsh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_konsh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_konsh\"" {  } { { "../../src/jt12/jt12_pg.v" "u_konsh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh\"" {  } { { "../../src/jt12/jt12_pg.v" "u_rstsh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_eg Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg " "Elaborating entity \"jt12_eg\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\"" {  } { { "../../src/jt12/jt12.v" "u_eg" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh24 Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen " "Elaborating entity \"jt12_sh24\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen\"" {  } { { "../../src/jt12/jt12_eg.v" "u_ssgen" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_ssgattsh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_ssgattsh\"" {  } { { "../../src/jt12/jt12_eg.v" "u_ssgattsh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_ssg1sh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_ssg1sh\"" {  } { { "../../src/jt12/jt12_eg.v" "u_ssg1sh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_ssg2sh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_ssg2sh\"" {  } { { "../../src/jt12/jt12_eg.v" "u_ssg2sh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh\"" {  } { { "../../src/jt12/jt12_eg.v" "u_egsh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_cntsh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_cntsh\"" {  } { { "../../src/jt12/jt12_eg.v" "u_cntsh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_statesh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_statesh\"" {  } { { "../../src/jt12/jt12_eg.v" "u_statesh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_eg.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_op Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_op:u_op " "Elaborating entity \"jt12_op\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_op:u_op\"" {  } { { "../../src/jt12/jt12.v" "u_op" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "et_sel jt12_op.v(229) " "Verilog HDL or VHDL warning at jt12_op.v(229): object \"et_sel\" assigned a value but never read" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615698 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "et_fine jt12_op.v(230) " "Verilog HDL or VHDL warning at jt12_op.v(230): object \"et_fine\" assigned a value but never read" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615698 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sinetable.data_a 0 jt12_op.v(68) " "Net \"sinetable.data_a\" at jt12_op.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487709615699 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sinetable.waddr_a 0 jt12_op.v(68) " "Net \"sinetable.waddr_a\" at jt12_op.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487709615699 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explut_jt51.data_a 0 jt12_op.v(69) " "Net \"explut_jt51.data_a\" at jt12_op.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487709615699 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explut_jt51.waddr_a 0 jt12_op.v(69) " "Net \"explut_jt51.waddr_a\" at jt12_op.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487709615699 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sinetable.we_a 0 jt12_op.v(68) " "Net \"sinetable.we_a\" at jt12_op.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487709615699 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "explut_jt51.we_a 0 jt12_op.v(69) " "Net \"explut_jt51.we_a\" at jt12_op.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/jt12/jt12_op.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1487709615699 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh_rst Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_op:u_op\|jt12_sh_rst:prev1_buffer " "Elaborating entity \"jt12_sh_rst\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_op:u_op\|jt12_sh_rst:prev1_buffer\"" {  } { { "../../src/jt12/jt12_op.v" "prev1_buffer" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 6 jt12_sh_rst.v(37) " "Verilog HDL assignment warning at jt12_sh_rst.v(37): truncated value with size 14 to match size of target (6)" {  } { { "../../src/jt12/jt12_sh_rst.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_sh_rst.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615702 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_op:u_op|jt12_sh_rst:prev1_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_op:u_op\|jt12_sh:phasemod_sh " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_op:u_op\|jt12_sh:phasemod_sh\"" {  } { { "../../src/jt12/jt12_op.v" "phasemod_sh" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_op.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_acc Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc " "Elaborating entity \"jt12_acc\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\"" {  } { { "../../src/jt12/jt12.v" "u_acc" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 jt12_acc.v(102) " "Verilog HDL assignment warning at jt12_acc.v(102): truncated value with size 12 to match size of target (11)" {  } { { "../../src/jt12/jt12_acc.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615709 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 jt12_acc.v(104) " "Verilog HDL assignment warning at jt12_acc.v(104): truncated value with size 12 to match size of target (11)" {  } { { "../../src/jt12/jt12_acc.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615709 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 jt12_acc.v(106) " "Verilog HDL assignment warning at jt12_acc.v(106): truncated value with size 12 to match size of target (11)" {  } { { "../../src/jt12/jt12_acc.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615710 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jt12_sh Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer " "Elaborating entity \"jt12_sh\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\"" {  } { { "../../src/jt12/jt12_acc.v" "buffer" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlModule Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule " "Elaborating entity \"CtrlModule\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\"" {  } { { "../../src/virtual_toplevel.vhd" "mycontrolmodule" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_wide CtrlModule.vhd(96) " "Verilog HDL or VHDL warning at CtrlModule.vhd(96): object \"spi_wide\" assigned a value but never read" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615737 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_writeEnableh CtrlModule.vhd(118) " "Verilog HDL or VHDL warning at CtrlModule.vhd(118): object \"mem_writeEnableh\" assigned a value but never read" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615737 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_writeEnableb CtrlModule.vhd(119) " "Verilog HDL or VHDL warning at CtrlModule.vhd(119): object \"mem_writeEnableb\" assigned a value but never read" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615737 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mousesenddone CtrlModule.vhd(156) " "Verilog HDL or VHDL warning at CtrlModule.vhd(156): object \"mousesenddone\" assigned a value but never read" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615737 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n CtrlModule.vhd(202) " "VHDL Process Statement warning at CtrlModule.vhd(202): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615737 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset CtrlModule.vhd(407) " "VHDL Process Statement warning at CtrlModule.vhd(407): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615737 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlROM Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom " "Elaborating entity \"CtrlROM\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\"" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "mysplitrom" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlROM_ROM1 Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1 " "Elaborating entity \"CtrlROM_ROM1\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1\"" {  } { { "../../CtrlModule/RTL/CtrlROM.vhd" "myrom1" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlROM_ROM2 Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2 " "Elaborating entity \"CtrlROM_ROM2\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2\"" {  } { { "../../CtrlModule/RTL/CtrlROM.vhd" "myrom2" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MergeROM Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|MergeROM:merge " "Elaborating entity \"MergeROM\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|MergeROM:merge\"" {  } { { "../../CtrlModule/RTL/CtrlROM.vhd" "merge" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlROM.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_uart Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|simple_uart:myuart " "Elaborating entity \"simple_uart\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|simple_uart:myuart\"" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "myuart" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615757 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rxstate simple_uart.vhd(129) " "VHDL Process Statement warning at simple_uart.vhd(129): inferring latch(es) for signal or variable \"rxstate\", which holds its previous value in one or more paths through the process" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1487709615758 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rxint simple_uart.vhd(129) " "VHDL Process Statement warning at simple_uart.vhd(129): inferring latch(es) for signal or variable \"rxint\", which holds its previous value in one or more paths through the process" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1487709615758 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rxdata simple_uart.vhd(20) " "Using initial value X (don't care) for net \"rxdata\" at simple_uart.vhd(20)" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615759 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxint simple_uart.vhd(129) " "Inferred latch for \"rxint\" at simple_uart.vhd(129)" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615759 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxstate.stop simple_uart.vhd(129) " "Inferred latch for \"rxstate.stop\" at simple_uart.vhd(129)" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615759 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxstate.bits simple_uart.vhd(129) " "Inferred latch for \"rxstate.bits\" at simple_uart.vhd(129)" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615759 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxstate.start simple_uart.vhd(129) " "Inferred latch for \"rxstate.start\" at simple_uart.vhd(129)" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615759 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rxstate.idle simple_uart.vhd(129) " "Inferred latch for \"rxstate.idle\" at simple_uart.vhd(129)" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615759 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|simple_uart:myuart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnScreenDisplay Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd " "Elaborating entity \"OnScreenDisplay\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\"" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "myosd" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615760 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n OnScreenDisplay.vhd(166) " "VHDL Process Statement warning at OnScreenDisplay.vhd(166): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615767 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "osd_enable OnScreenDisplay.vhd(221) " "VHDL Process Statement warning at OnScreenDisplay.vhd(221): signal \"osd_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615767 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hwindowactive OnScreenDisplay.vhd(221) " "VHDL Process Statement warning at OnScreenDisplay.vhd(221): signal \"hwindowactive\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615767 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vwindowactive OnScreenDisplay.vhd(221) " "VHDL Process Statement warning at OnScreenDisplay.vhd(221): signal \"vwindowactive\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615767 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM_2Read_Unreg Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram " "Elaborating entity \"DualPortRAM_2Read_Unreg\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\"" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "charram" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615768 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address1 DualPortRAM_2Read_Unreg.vhd(47) " "VHDL Process Statement warning at DualPortRAM_2Read_Unreg.vhd(47): signal \"address1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615838 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address2 DualPortRAM_2Read_Unreg.vhd(48) " "VHDL Process Statement warning at DualPortRAM_2Read_Unreg.vhd(48): signal \"address2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/DualPortRAM_2Read_Unreg.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615838 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|DualPortRAM_2Read_Unreg:charram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM_ROM Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom " "Elaborating entity \"CharROM_ROM\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\"" {  } { { "../../CtrlModule/RTL/OnScreenDisplay.vhd" "charrom" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OnScreenDisplay.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615841 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "rom CharROM_ROM.vhd(21) " "VHDL Variable Declaration warning at CharROM_ROM.vhd(21): used initial value expression for variable \"rom\" because variable was never assigned a value" {  } { { "../../CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/CharROM/CharROM_ROM.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1487709615845 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|OnScreenDisplay:myosd|CharROM_ROM:charrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi " "Elaborating entity \"spi_interface\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\"" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "spi" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|io_ps2_com:mykeyboard\"" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "mykeyboard" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|interrupt_controller:intcontroller " "Elaborating entity \"interrupt_controller\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|interrupt_controller:intcontroller\"" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "intcontroller" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zpu_core_flex Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu " "Elaborating entity \"zpu_core_flex\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\"" {  } { { "../../CtrlModule/RTL/CtrlModule.vhd" "zpu" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "begin_inst zpu_core_flex.vhd(131) " "Verilog HDL or VHDL warning at zpu_core_flex.vhd(131): object \"begin_inst\" assigned a value but never read" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615870 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(318) " "VHDL Process Statement warning at zpu_core_flex.vhd(318): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615870 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(320) " "VHDL Process Statement warning at zpu_core_flex.vhd(320): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615870 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(322) " "VHDL Process Statement warning at zpu_core_flex.vhd(322): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615870 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(324) " "VHDL Process Statement warning at zpu_core_flex.vhd(324): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615870 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison_sub_result zpu_core_flex.vhd(429) " "VHDL Process Statement warning at zpu_core_flex.vhd(429): signal \"comparison_sub_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615870 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_count zpu_core_flex.vhd(435) " "VHDL Process Statement warning at zpu_core_flex.vhd(435): signal \"shift_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615871 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memBRead zpu_core_flex.vhd(444) " "VHDL Process Statement warning at zpu_core_flex.vhd(444): signal \"memBRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615871 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc zpu_core_flex.vhd(423) " "VHDL Process Statement warning at zpu_core_flex.vhd(423): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1487709615871 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_rom.memAAddr\[15..14\] zpu_core_flex.vhd(99) " "Using initial value X (don't care) for net \"to_rom.memAAddr\[15..14\]\" at zpu_core_flex.vhd(99)" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615871 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_rom.memBAddr\[15..14\] zpu_core_flex.vhd(99) " "Using initial value X (don't care) for net \"to_rom.memBAddr\[15..14\]\" at zpu_core_flex.vhd(99)" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487709615871 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSD_Overlay Virtual_Toplevel:virtualtoplevel\|OSD_Overlay:overlay " "Elaborating entity \"OSD_Overlay\" for hierarchy \"Virtual_Toplevel:virtualtoplevel\|OSD_Overlay:overlay\"" {  } { { "../../src/virtual_toplevel.vhd" "overlay" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_in OSD_Overlay.vhd(42) " "VHDL Process Statement warning at OSD_Overlay.vhd(42): signal \"window_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615875 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "osd_window_in OSD_Overlay.vhd(44) " "VHDL Process Statement warning at OSD_Overlay.vhd(44): signal \"osd_window_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615875 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "osd_pixel_in OSD_Overlay.vhd(45) " "VHDL Process Statement warning at OSD_Overlay.vhd(45): signal \"osd_pixel_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615875 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_in OSD_Overlay.vhd(45) " "VHDL Process Statement warning at OSD_Overlay.vhd(45): signal \"red_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615875 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "osd_pixel_in OSD_Overlay.vhd(46) " "VHDL Process Statement warning at OSD_Overlay.vhd(46): signal \"osd_pixel_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_in OSD_Overlay.vhd(46) " "VHDL Process Statement warning at OSD_Overlay.vhd(46): signal \"green_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "osd_pixel_in OSD_Overlay.vhd(47) " "VHDL Process Statement warning at OSD_Overlay.vhd(47): signal \"osd_pixel_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_in OSD_Overlay.vhd(47) " "VHDL Process Statement warning at OSD_Overlay.vhd(47): signal \"blue_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scanline OSD_Overlay.vhd(48) " "VHDL Process Statement warning at OSD_Overlay.vhd(48): signal \"scanline\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scanline_ena OSD_Overlay.vhd(48) " "VHDL Process Statement warning at OSD_Overlay.vhd(48): signal \"scanline_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_in OSD_Overlay.vhd(49) " "VHDL Process Statement warning at OSD_Overlay.vhd(49): signal \"red_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_in OSD_Overlay.vhd(50) " "VHDL Process Statement warning at OSD_Overlay.vhd(50): signal \"green_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_in OSD_Overlay.vhd(51) " "VHDL Process Statement warning at OSD_Overlay.vhd(51): signal \"blue_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_in OSD_Overlay.vhd(53) " "VHDL Process Statement warning at OSD_Overlay.vhd(53): signal \"red_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_in OSD_Overlay.vhd(54) " "VHDL Process Statement warning at OSD_Overlay.vhd(54): signal \"green_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "blue_in OSD_Overlay.vhd(55) " "VHDL Process Statement warning at OSD_Overlay.vhd(55): signal \"blue_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/OSD_Overlay.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487709615876 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|OSD_Overlay:overlay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mist_console mist_console:mist_console_d " "Elaborating entity \"mist_console\" for hierarchy \"mist_console:mist_console_d\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "mist_console_d" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mist_console.v(37) " "Verilog HDL assignment warning at mist_console.v(37): truncated value with size 32 to match size of target (16)" {  } { { "../../../Board/mist/mist_console.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/mist_console.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615882 "|MIST_Toplevel|mist_console:mist_console_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mist_console.v(43) " "Verilog HDL assignment warning at mist_console.v(43): truncated value with size 32 to match size of target (16)" {  } { { "../../../Board/mist/mist_console.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/mist_console.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615882 "|MIST_Toplevel|mist_console:mist_console_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mist_console.v(48) " "Verilog HDL assignment warning at mist_console.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../../../Board/mist/mist_console.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/mist_console.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615882 "|MIST_Toplevel|mist_console:mist_console_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mist_console.v(49) " "Verilog HDL assignment warning at mist_console.v(49): truncated value with size 32 to match size of target (6)" {  } { { "../../../Board/mist/mist_console.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/mist_console.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615882 "|MIST_Toplevel|mist_console:mist_console_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card sd_card:sd_card_d " "Elaborating entity \"sd_card\" for hierarchy \"sd_card:sd_card_d\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "sd_card_d" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc sd_card.v(112) " "Verilog HDL or VHDL warning at sd_card.v(112): object \"crc\" assigned a value but never read" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615890 "|MIST_Toplevel|sd_card:sd_card_d"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing sd_card.v(128) " "Verilog HDL or VHDL warning at sd_card.v(128): object \"writing\" assigned a value but never read" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487709615890 "|MIST_Toplevel|sd_card:sd_card_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sd_card.v(194) " "Verilog HDL assignment warning at sd_card.v(194): truncated value with size 32 to match size of target (6)" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615890 "|MIST_Toplevel|sd_card:sd_card_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:user_io_d " "Elaborating entity \"user_io\" for hierarchy \"user_io:user_io_d\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "user_io_d" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615891 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "spi_sck user_io.v(88) " "Verilog HDL warning at user_io.v(88): assignments to spi_sck create a combinational loop" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 88 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1487709615897 "|MIST_Toplevel|user_io:user_io_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(162) " "Verilog HDL assignment warning at user_io.v(162): truncated value with size 32 to match size of target (3)" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615897 "|MIST_Toplevel|user_io:user_io_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(227) " "Verilog HDL assignment warning at user_io.v(227): truncated value with size 32 to match size of target (3)" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615898 "|MIST_Toplevel|user_io:user_io_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(292) " "Verilog HDL assignment warning at user_io.v(292): truncated value with size 32 to match size of target (6)" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615898 "|MIST_Toplevel|user_io:user_io_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(303) " "Verilog HDL assignment warning at user_io.v(303): truncated value with size 32 to match size of target (6)" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615898 "|MIST_Toplevel|user_io:user_io_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(362) " "Verilog HDL assignment warning at user_io.v(362): truncated value with size 32 to match size of target (3)" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615898 "|MIST_Toplevel|user_io:user_io_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(368) " "Verilog HDL assignment warning at user_io.v(368): truncated value with size 32 to match size of target (3)" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615898 "|MIST_Toplevel|user_io:user_io_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vga_dither video_vga_dither:mydither " "Elaborating entity \"video_vga_dither\" for hierarchy \"video_vga_dither:mydither\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "mydither" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_pwm_sd hybrid_pwm_sd:leftsd " "Elaborating entity \"hybrid_pwm_sd\" for hierarchy \"hybrid_pwm_sd:leftsd\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "leftsd" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709615901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hybrid_pwm_sd.v(31) " "Verilog HDL assignment warning at hybrid_pwm_sd.v(31): truncated value with size 32 to match size of target (5)" {  } { { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1487709615903 "|MIST_Toplevel|hybrid_pwm_sd:leftsd"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[11\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 638 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[12\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 638 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[13\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 638 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[14\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 638 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[15\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 638 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_sl|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[9\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[10\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[11\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[12\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[13\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[14\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[15\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709618457 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|vdp:vdp|vdp_objinfo:obj_oi_y|altsyncram:altsyncram_component|altsyncram_bhn1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1487709618457 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1487709618457 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sd_card:sd_card_d\|buffer_read_latch " "Found clock multiplexer sd_card:sd_card_d\|buffer_read_latch" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 138 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1487709618867 "|MIST_Toplevel|sd_card:sd_card_d|buffer_read_latch"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sd_card:sd_card_d\|buffer_read_strobe " "Found clock multiplexer sd_card:sd_card_d\|buffer_read_strobe" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 139 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1487709618867 "|MIST_Toplevel|sd_card:sd_card_d|buffer_read_strobe"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sd_card:sd_card_d\|buffer_din_strobe " "Found clock multiplexer sd_card:sd_card_d\|buffer_din_strobe" {  } { { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 153 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1487709618867 "|MIST_Toplevel|sd_card:sd_card_d|buffer_din_strobe"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1487709618867 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|FM_A\[0\]~0 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|FM_A\[0\]~0\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|FM_A\[1\]~1 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|FM_A\[1\]~1\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|VDP_A\[2\]~2 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|VDP_A\[2\]~2\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1180 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|VDP_A\[3\]~3 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|VDP_A\[3\]~3\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1180 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|IO_A\[1\]~1 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|IO_A\[1\]~1\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1063 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|IO_A\[2\]~2 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|IO_A\[2\]~2\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1063 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|IO_A\[3\]~3 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|IO_A\[3\]~3\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1063 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|IO_A\[4\]~4 " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|IO_A\[4\]~4\" feeding internal logic into a wire" {  } { { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1063 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[0\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[0\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[1\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[1\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[2\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[2\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[3\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[3\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[4\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[4\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[5\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[5\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[6\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[6\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[7\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[7\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[8\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[8\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[9\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[9\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[10\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[10\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[11\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[11\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[12\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[12\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[13\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[13\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[14\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[14\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[15\] " "Converted tri-state buffer \"Virtual_Toplevel:virtualtoplevel\|os_rom:os\|D\[15\]\" feeding internal logic into a wire" {  } { { "../../src/os_rom.vhd" "" { Text "/home/jtejada/github/fpgagen/src/os_rom.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1487709620284 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1487709620284 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "user_io:user_io_d\|spi_sck~0 " "Found clock multiplexer user_io:user_io_d\|spi_sck~0" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 88 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1487709627970 "|MIST_Toplevel|user_io:user_io_d|spi_sck~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1487709627970 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628801 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628802 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628803 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628803 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE0_rtl_0 " "Inferred RAM node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628804 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE1_rtl_0 " "Inferred RAM node \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628805 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_0 " "Inferred RAM node \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628806 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_1 " "Inferred RAM node \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628807 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sd_card:sd_card_d\|buffer_rtl_0 " "Inferred dual-clock RAM node \"sd_card:sd_card_d\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628814 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sd_card:sd_card_d\|cid_rtl_0 " "Inferred dual-clock RAM node \"sd_card:sd_card_d\|cid_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628814 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sd_card:sd_card_d\|csd_rtl_0 " "Inferred dual-clock RAM node \"sd_card:sd_card_d\|csd_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1487709628814 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FIFO_CODE " "RAM logic \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FIFO_CODE\" is uninferred due to inappropriate RAM size" {  } { { "../../src/vdp.vhd" "FIFO_CODE" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 137 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1487709628823 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Virtual_Toplevel:virtualtoplevel\|sdram_controller:sdc\|chameleon_sdram:sdr\|bankRow " "RAM logic \"Virtual_Toplevel:virtualtoplevel\|sdram_controller:sdc\|chameleon_sdram:sdr\|bankRow\" is uninferred due to inappropriate RAM size" {  } { { "../../src/chameleon_gen_sdram.vhd" "bankRow" { Text "/home/jtejada/github/fpgagen/src/chameleon_gen_sdram.vhd" 276 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1487709628823 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FIFO_ADDR " "RAM logic \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FIFO_ADDR\" is uninferred due to inappropriate RAM size" {  } { { "../../src/vdp.vhd" "FIFO_ADDR" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 133 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1487709628823 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FIFO_DATA " "RAM logic \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|FIFO_DATA\" is uninferred due to inappropriate RAM size" {  } { { "../../src/vdp.vhd" "FIFO_DATA" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 135 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1487709628823 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "user_io:user_io_d\|ps2_kbd_fifo " "RAM logic \"user_io:user_io_d\|ps2_kbd_fifo\" is uninferred due to inappropriate RAM size" {  } { { "../../../Board/mist/user_io.v" "ps2_kbd_fifo" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 144 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1487709628823 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1487709628823 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif " "Parameter INIT_FILE set to db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif " "Parameter INIT_FILE set to db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1710 " "Parameter NUMWORDS_A set to 1710" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1710 " "Parameter NUMWORDS_B set to 1710" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|LINE1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1710 " "Parameter NUMWORDS_A set to 1710" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1710 " "Parameter NUMWORDS_B set to 1710" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sd_card:sd_card_d\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sd_card:sd_card_d\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sd_card:sd_card_d\|cid_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sd_card:sd_card_d\|cid_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sd_card:sd_card_d\|csd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sd_card:sd_card_d\|csd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE fpgagen.MIST_Toplevel0.rtl.mif " "Parameter INIT_FILE set to fpgagen.MIST_Toplevel0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 51 " "Parameter WIDTH set to 51" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|bits_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|bits_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 23 " "Parameter TAP_DISTANCE set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|state_VII_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|state_VII_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 19 " "Parameter TAP_DISTANCE set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen\|st7_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen\|st7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 44 " "Parameter WIDTH set to 44" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh\|bits_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh\|bits_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 29 " "Parameter WIDTH set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653808 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487709653808 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|Mult0\"" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "Mult0" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653824 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|Mult0\"" {  } { { "../../src/jt12/jt12_pg.v" "Mult0" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653824 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|Add3\"" {  } { { "../../src/jt12/jt12_pg.v" "Add3" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 177 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653824 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487709653824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM2:myrom2\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpgagen.ram0_CtrlROM_ROM2_235b4e85.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653855 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709653855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umr1 " "Found entity 1: altsyncram_umr1" {  } { { "db/altsyncram_umr1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_umr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709653931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709653931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709653942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|CtrlROM:mysplitrom\|CtrlROM_ROM1:myrom1\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpgagen.ram0_CtrlROM_ROM1_7aa91d41.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709653943 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709653943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ur1 " "Found entity 1: altsyncram_5ur1" {  } { { "db/altsyncram_5ur1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_5ur1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|TG68:tg68\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654029 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5od1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5od1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5od1 " "Found entity 1: altsyncram_5od1" {  } { { "db/altsyncram_5od1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_5od1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|altsyncram:LINE0_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|altsyncram:LINE0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|altsyncram:LINE0_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|altsyncram:LINE0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1710 " "Parameter \"NUMWORDS_A\" = \"1710\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1710 " "Parameter \"NUMWORDS_B\" = \"1710\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654133 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1h1 " "Found entity 1: altsyncram_f1h1" {  } { { "db/altsyncram_f1h1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_f1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nrg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nrg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nrg1 " "Found entity 1: altsyncram_nrg1" {  } { { "db/altsyncram_nrg1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_nrg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|DualPortRAM_2Read_Unreg:charram\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654296 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uai1 " "Found entity 1: altsyncram_uai1" {  } { { "db/altsyncram_uai1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_uai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"sd_card:sd_card_d\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_card:sd_card_d\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"sd_card:sd_card_d\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654370 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vuc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vuc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vuc1 " "Found entity 1: altsyncram_vuc1" {  } { { "db/altsyncram_vuc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vuc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sd_card:sd_card_d\|altsyncram:cid_rtl_0 " "Elaborated megafunction instantiation \"sd_card:sd_card_d\|altsyncram:cid_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sd_card:sd_card_d\|altsyncram:cid_rtl_0 " "Instantiated megafunction \"sd_card:sd_card_d\|altsyncram:cid_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654444 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrc1 " "Found entity 1: altsyncram_jrc1" {  } { { "db/altsyncram_jrc1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_jrc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE fpgagen.MIST_Toplevel0.rtl.mif " "Parameter \"INIT_FILE\" = \"fpgagen.MIST_Toplevel0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654527 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9901 " "Found entity 1: altsyncram_9901" {  } { { "db/altsyncram_9901.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_9901.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 51 " "Parameter \"WIDTH\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_l6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_l6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_l6m " "Found entity 1: shift_taps_l6m" {  } { { "db/shift_taps_l6m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_l6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vf81 " "Found entity 1: altsyncram_vf81" {  } { { "db/altsyncram_vf81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vf81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hpf " "Found entity 1: cntr_hpf" {  } { { "db/cntr_hpf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_hpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_1 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709654897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_1 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 23 " "Parameter \"TAP_DISTANCE\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709654897 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709654897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_25m " "Found entity 1: shift_taps_25m" {  } { { "db/shift_taps_25m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_25m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709654955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709654955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gpf " "Found entity 1: cntr_gpf" {  } { { "db/cntr_gpf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_gpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709655099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_phsh\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655099 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709655099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e6m " "Found entity 1: shift_taps_e6m" {  } { { "db/shift_taps_e6m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_e6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf81 " "Found entity 1: altsyncram_hf81" {  } { { "db/altsyncram_hf81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_hf81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fpf " "Found entity 1: cntr_fpf" {  } { { "db/cntr_fpf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_fpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|altshift_taps:state_VII_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|altshift_taps:state_VII_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709655303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|altshift_taps:state_VII_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|altshift_taps:state_VII_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709655303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u4m " "Found entity 1: shift_taps_u4m" {  } { { "db/shift_taps_u4m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_u4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mpf " "Found entity 1: cntr_mpf" {  } { { "db/cntr_mpf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_mpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709655504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh:u_egsh\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 19 " "Parameter \"TAP_DISTANCE\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655505 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709655505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k6m " "Found entity 1: shift_taps_k6m" {  } { { "db/shift_taps_k6m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_k6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tf81 " "Found entity 1: altsyncram_tf81" {  } { { "db/altsyncram_tf81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_tf81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lpf " "Found entity 1: cntr_lpf" {  } { { "db/cntr_lpf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_lpf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen\|altshift_taps:st7_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen\|altshift_taps:st7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709655709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen\|altshift_taps:st7_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_eg:u_eg\|jt12_sh24:u_ssgen\|altshift_taps:st7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655709 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709655709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_45m " "Found entity 1: shift_taps_45m" {  } { { "db/shift_taps_45m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_45m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jpf " "Found entity 1: cntr_jpf" {  } { { "db/cntr_jpf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_jpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709655915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 44 " "Parameter \"WIDTH\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709655915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709655915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_75m " "Found entity 1: shift_taps_75m" {  } { { "db/shift_taps_75m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_75m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709655975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709655975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tc81 " "Found entity 1: altsyncram_tc81" {  } { { "db/altsyncram_tc81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_tc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unf " "Found entity 1: cntr_unf" {  } { { "db/cntr_unf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_unf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh\|altshift_taps:bits_rtl_0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh\|altshift_taps:bits_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709656139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh\|altshift_taps:bits_rtl_0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|jt12_sh:u_rstsh\|altshift_taps:bits_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 29 " "Parameter \"WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709656139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_85m " "Found entity 1: shift_taps_85m" {  } { { "db/shift_taps_85m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_85m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2k31 " "Found entity 1: altsyncram_2k31" {  } { { "db/altsyncram_2k31.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_2k31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p2e " "Found entity 1: add_sub_p2e" {  } { { "db/add_sub_p2e.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/add_sub_p2e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnf " "Found entity 1: cntr_tnf" {  } { { "db/cntr_tnf.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cntr_tnf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ffc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ffc " "Found entity 1: cmpr_ffc" {  } { { "db/cmpr_ffc.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/cmpr_ffc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0\"" {  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656485 ""}  } { { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709656485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ubt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ubt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ubt " "Found entity 1: mult_ubt" {  } { { "db/mult_ubt.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_ubt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\"" {  } { { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656559 ""}  } { { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709656559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9at " "Found entity 1: mult_9at" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_add_sub:Add3\"" {  } { { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709656643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_add_sub:Add3 " "Instantiated megafunction \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487709656643 ""}  } { { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487709656643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jui " "Found entity 1: add_sub_jui" {  } { { "db/add_sub_jui.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/add_sub_jui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487709656704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487709656704 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0\|shift_taps_75m:auto_generated\|altsyncram_tc81:altsyncram2\|ram_block3a25 " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0\|shift_taps_75m:auto_generated\|altsyncram_tc81:altsyncram2\|ram_block3a25\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_tc81.tdf" 788 2 0 } } { "db/shift_taps_75m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_75m.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "../../src/jt12/jt12_acc.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" 113 0 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 333 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657023 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0\|shift_taps_75m:auto_generated\|altsyncram_tc81:altsyncram2\|ram_block3a26 " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_acc:u_acc\|jt12_sh:buffer\|altshift_taps:bits_rtl_0\|shift_taps_75m:auto_generated\|altsyncram_tc81:altsyncram2\|ram_block3a26\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_tc81.tdf" 818 2 0 } } { "db/shift_taps_75m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_75m.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "../../src/jt12/jt12_acc.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_acc.v" 113 0 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 333 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657023 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_acc:u_acc|jt12_sh:buffer|altshift_taps:bits_rtl_0|shift_taps_75m:auto_generated|altsyncram_tc81:altsyncram2|ram_block3a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_0\|shift_taps_l6m:auto_generated\|altsyncram_vf81:altsyncram2\|ram_block3a7 " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_mmr:u_mmr\|jt12_reg:u_reg\|jt12_sh:u_regop\|altshift_taps:bits_rtl_0\|shift_taps_l6m:auto_generated\|altsyncram_vf81:altsyncram2\|ram_block3a7\"" {  } { { "db/altsyncram_vf81.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_vf81.tdf" 248 2 0 } } { "db/shift_taps_l6m.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/shift_taps_l6m.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "../../src/jt12/jt12_reg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_reg.v" 327 0 0 } } { "../../src/jt12/jt12_mmr.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_mmr.v" 370 0 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 221 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657023 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_mmr:u_mmr|jt12_reg:u_reg|jt12_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_l6m:auto_generated|altsyncram_vf81:altsyncram2|ram_block3a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1487709657023 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1487709657023 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le3a\[18\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le3a\[18\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657247 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le3a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[17\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[17\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657247 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[13\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[13\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657247 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1487709657247 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1487709657247 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le3a\[17\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le3a\[17\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le3a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[18\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[18\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[17\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[17\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[16\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[16\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[15\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le4a\[15\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le4a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[16\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[16\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[15\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[15\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[14\] " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_pg:u_pg\|lpm_mult:Mult0\|mult_9at:auto_generated\|le5a\[14\]\"" {  } { { "db/mult_9at.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_9at.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../src/jt12/jt12_pg.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_pg.v" 190 -1 0 } } { "../../src/jt12/jt12.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12.v" 261 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 680 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_pg:u_pg|lpm_mult:Mult0|mult_9at:auto_generated|le5a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1487709657266 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7 " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_mult7\"" {  } { { "db/mult_ubt.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_ubt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } } { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 373 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1962 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8 " "Synthesized away node \"Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_ubt:auto_generated\|mac_out8\"" {  } { { "db/mult_ubt.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/mult_ubt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } } { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 373 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 1962 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709657266 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|zpu_core_flex:zpu|lpm_mult:Mult0|mult_ubt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1487709657266 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1487709657266 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1487709660353 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1487709660512 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "182 " "Ignored 182 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1487709660701 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "178 " "Ignored 178 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1487709660701 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1487709660701 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 32 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2245 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2224 -1 0 } } { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 633 -1 0 } } { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 351 -1 0 } } { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 325 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 274 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 87 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 88 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 89 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 90 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 91 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 92 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 278 -1 0 } } { "../../src/T80/T80se.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80se.vhd" 92 -1 0 } } { "../../src/T80/T80se.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80se.vhd" 93 -1 0 } } { "../../src/T80/T80se.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80se.vhd" 90 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 93 -1 0 } } { "../../Board/mist/hybrid_pwm_sd.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/hybrid_pwm_sd.v" 31 -1 0 } } { "../../src/T80/T80.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 976 -1 0 } } { "../../src/T80/T80.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 360 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 209 -1 0 } } { "../../src/TG68_fast.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68_fast.vhd" 1147 -1 0 } } { "../../src/TG68.vhd" "" { Text "/home/jtejada/github/fpgagen/src/TG68.vhd" 162 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 353 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 350 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 254 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 171 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 241 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 296 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 340 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 317 -1 0 } } { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 202 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 784 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 716 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 227 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 700 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 313 -1 0 } } { "../../src/gen_io.vhd" "" { Text "/home/jtejada/github/fpgagen/src/gen_io.vhd" 109 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 250 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 258 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 167 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 327 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 336 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 304 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 273 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 268 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 283 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 292 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 237 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 245 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 2306 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 1853 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 211 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 399 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 437 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 497 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 530 -1 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 258 -1 0 } } { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "../../ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "/home/jtejada/github/fpgagen/ZPUFlex/RTL/zpu_core_flex.vhd" 132 -1 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 285 -1 0 } } { "../../src/jt12/jt12_clk.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clk.v" 36 -1 0 } } { "../../CtrlModule/RTL/simple_uart.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/simple_uart.vhd" 19 -1 0 } } { "../../CtrlModule/RTL/CtrlModule.vhd" "" { Text "/home/jtejada/github/fpgagen/CtrlModule/RTL/CtrlModule.vhd" 22 -1 0 } } { "../../src/jt12/jt12_clk.v" "" { Text "/home/jtejada/github/fpgagen/src/jt12/jt12_clk.v" 48 -1 0 } } { "../../src/T80/T80se.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80se.vhd" 91 -1 0 } } { "../../src/T80/T80.vhd" "" { Text "/home/jtejada/github/fpgagen/src/T80/T80.vhd" 108 -1 0 } } { "../../../Board/mist/sd_card.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/sd_card.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487709660967 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487709660967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_nCS GND " "Pin \"SDRAM_nCS\" is stuck at GND" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487709750569 "|MIST_Toplevel|SDRAM_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[0\] GND " "Pin \"SDRAM_BA\[0\]\" is stuck at GND" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487709750569 "|MIST_Toplevel|SDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487709750569 "|MIST_Toplevel|SDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487709750569 "|MIST_Toplevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487709750569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1487709786239 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_sl\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 638 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786367 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"Virtual_Toplevel:virtualtoplevel\|vdp:vdp\|vdp_objinfo:obj_oi_y\|altsyncram:altsyncram_component\|altsyncram_bhn1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_bhn1.tdf" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/altsyncram_bhn1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../src/vdp_objinfo.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp_objinfo.vhd" 96 0 0 } } { "../../src/vdp.vhd" "" { Text "/home/jtejada/github/fpgagen/src/vdp.vhd" 628 0 0 } } { "../../src/virtual_toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/src/virtual_toplevel.vhd" 624 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 250 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786369 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[7\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[7\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[7\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[6\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[6\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[6\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[5\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[5\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[5\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[4\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[4\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[4\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[3\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[3\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[3\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[2\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[2\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[2\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[1\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[1\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[1\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|spi_sck_D\[0\] " "Logic cell \"user_io:user_io_d\|spi_sck_D\[0\]\"" {  } { { "../../../Board/mist/user_io.v" "spi_sck_D\[0\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[1\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[1\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[1\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[2\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[2\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[2\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[3\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[3\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[3\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[0\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[0\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[0\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[6\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[6\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[6\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[5\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[5\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[5\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[7\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[7\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[7\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io_d\|serial_out_byte\[4\] " "Logic cell \"user_io:user_io_d\|serial_out_byte\[4\]\"" {  } { { "../../../Board/mist/user_io.v" "serial_out_byte\[4\]" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709786510 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1487709786510 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:U00\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/jtejada/github/fpgagen/syn/mist/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/jtejada/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../../Board/mist/pll.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/pll.vhd" 170 0 0 } } { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 217 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1487709786954 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1487709787661 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1487709790417 ""}
{ "Info" "ISTA_SDC_FOUND" "../../Board/mist/constraints.sdc " "Reading SDC File: '../../Board/mist/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1487709790457 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790601 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790601 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{U00\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790601 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790601 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1487709790601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(71): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports SDRAM_DQ*\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790602 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 71 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487709790602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(71): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 71 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487709790602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(72): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQMH is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790602 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487709790602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port. " "Assignment set_input_delay is accepted but has some problems at constraints.sdc(72): Positional argument <targets> with value \[get_ports \{SDRAM_DQ*\}\]: Port SDRAM_DQML is not an input port." {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 72 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487709790602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 95 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at constraints.sdc(95): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 0.5 \[get_ports SDRAM_CLK\] " "set_output_delay -clock sd1clk_pin -max 0.5 \[get_ports SDRAM_CLK\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790603 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 95 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487709790603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option. " "Assignment set_output_delay is accepted but has some problems at constraints.sdc(96): Set_input_delay/set_output_delay has replaced one or more delays on port \"SDRAM_CLK\". Please use -add_delay option." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min 0.5 \[get_ports SDRAM_CLK\] " "set_output_delay -clock sd1clk_pin -min 0.5 \[get_ports SDRAM_CLK\]" {  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790603 ""}  } { { "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" "" { Text "/home/jtejada/github/fpgagen/Board/mist/constraints.sdc" 96 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1487709790603 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io_d\|spi_sck~0\|combout " "Node \"user_io_d\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709790660 ""} { "Warning" "WSTA_SCC_NODE" "user_io_d\|spi_sck~0\|datac " "Node \"user_io_d\|spi_sck~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709790660 ""}  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1487709790660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790686 "|MIST_Toplevel|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|ZCLK " "Node: Virtual_Toplevel:virtualtoplevel\|ZCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790686 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|ZCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|VCLK " "Node: Virtual_Toplevel:virtualtoplevel\|VCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790686 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|VCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ps2_clk " "Node: ps2_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|ps2_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck " "Node: Virtual_Toplevel:virtualtoplevel\|CtrlModule:mycontrolmodule\|spi_interface:spi\|sck was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:user_io_d\|sd_ack " "Node: user_io:user_io_d\|sd_ack was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|user_io:user_io_d|sd_ack"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:sd_card_d\|read_state.000 " "Node: sd_card:sd_card_d\|read_state.000 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|sd_card:sd_card_d|read_state.000"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "user_io:user_io_d\|sd_dout_strobe " "Node: user_io:user_io_d\|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|user_io:user_io_d|sd_dout_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int " "Node: Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|clk_int was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|B " "Node: Virtual_Toplevel:virtualtoplevel\|jt12:fm\|jt12_clksync:u_clksync\|jt12_clk:u_clkgen\|B was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|B"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:sd_card_d\|read_state.001 " "Node: sd_card:sd_card_d\|read_state.001 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790687 "|MIST_Toplevel|sd_card:sd_card_d|read_state.001"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sd_card:sd_card_d\|write_state.110 " "Node: sd_card:sd_card_d\|write_state.110 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790688 "|MIST_Toplevel|sd_card:sd_card_d|write_state.110"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Virtual_Toplevel:virtualtoplevel\|romrd_req " "Node: Virtual_Toplevel:virtualtoplevel\|romrd_req was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1487709790688 "|MIST_Toplevel|Virtual_Toplevel:virtualtoplevel|romrd_req"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790904 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037 " "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790922 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037 " "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790922 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037 " "Clock: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] with master clock period: 37.040 found on PLL node: U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790922 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790922 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "memclk " "Virtual clock memclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1487709790923 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1487709790923 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.040       clk_27 " "  37.040       clk_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260       memclk " "   9.260       memclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260   sd1clk_pin " "   9.260   sd1clk_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.520       sysclk " "  18.520       sysclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  18.520 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  18.520 U00\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   9.260 U00\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1487709790924 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1487709791822 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3348 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3348 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1487709805128 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1487709805149 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1908 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1908 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1487709810643 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:23 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:23" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1487709810707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jtejada/github/fpgagen/syn/mist/fpgagen.map.smsg " "Generated suppressed messages file /home/jtejada/github/fpgagen/syn/mist/fpgagen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1487709811519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487709813670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709813670 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "10 " "Optimize away 10 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[1\] " "Node: \"user_io:user_io_d\|serial_out_byte\[1\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[2\] " "Node: \"user_io:user_io_d\|serial_out_byte\[2\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[3\] " "Node: \"user_io:user_io_d\|serial_out_byte\[3\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[0\] " "Node: \"user_io:user_io_d\|serial_out_byte\[0\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[6\] " "Node: \"user_io:user_io_d\|serial_out_byte\[6\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[5\] " "Node: \"user_io:user_io_d\|serial_out_byte\[5\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[7\] " "Node: \"user_io:user_io_d\|serial_out_byte\[7\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "user_io:user_io_d\|serial_out_byte\[4\] " "Node: \"user_io:user_io_d\|serial_out_byte\[4\]\"" {  } { { "../../../Board/mist/user_io.v" "" { Text "/home/jtejada/github/fpgagen/Board/mist/user_io.v" 282 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709814616 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1487709814616 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709816907 "|MIST_Toplevel|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709816907 "|MIST_Toplevel|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS2 " "No output dependent on input pin \"SPI_SS2\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709816907 "|MIST_Toplevel|SPI_SS2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS3 " "No output dependent on input pin \"SPI_SS3\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709816907 "|MIST_Toplevel|SPI_SS3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS4 " "No output dependent on input pin \"SPI_SS4\"" {  } { { "../../../Board/mist/MIST_Toplevel.vhd" "" { Text "/home/jtejada/github/fpgagen/Board/mist/MIST_Toplevel.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487709816907 "|MIST_Toplevel|SPI_SS4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1487709816907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19766 " "Implemented 19766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487709816908 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487709816908 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1487709816908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19302 " "Implemented 19302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487709816908 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487709816908 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1487709816908 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1487709816908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487709816908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 338 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 338 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487709817116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 21:43:37 2017 " "Processing ended: Tue Feb 21 21:43:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487709817116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:25 " "Elapsed time: 00:03:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487709817116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487709817116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487709817116 ""}
