<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p750" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_750{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2_750{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_750{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_750{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_750{left:182px;bottom:879px;letter-spacing:-0.73px;}
#t6_750{left:218px;bottom:879px;letter-spacing:-0.11px;}
#t7_750{left:218px;bottom:863px;letter-spacing:-0.11px;}
#t8_750{left:218px;bottom:840px;}
#t9_750{left:255px;bottom:840px;letter-spacing:-0.12px;}
#ta_750{left:255px;bottom:823px;letter-spacing:-0.2px;word-spacing:0.09px;}
#tb_750{left:218px;bottom:800px;}
#tc_750{left:255px;bottom:800px;letter-spacing:-0.12px;word-spacing:0.02px;}
#td_750{left:607px;bottom:800px;letter-spacing:-0.14px;}
#te_750{left:255px;bottom:783px;letter-spacing:-0.12px;word-spacing:-0.76px;}
#tf_750{left:313px;bottom:783px;letter-spacing:-0.12px;word-spacing:-0.66px;}
#tg_750{left:425px;bottom:783px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#th_750{left:647px;bottom:783px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#ti_750{left:693px;bottom:783px;letter-spacing:-0.13px;}
#tj_750{left:255px;bottom:766px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tk_750{left:145px;bottom:737px;letter-spacing:-0.1px;}
#tl_750{left:182px;bottom:737px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_750{left:193px;bottom:704px;letter-spacing:0.13px;}
#tn_750{left:145px;bottom:684px;letter-spacing:-0.07px;word-spacing:0.04px;}
#to_750{left:178px;bottom:684px;letter-spacing:-0.17px;word-spacing:0.08px;}
#tp_750{left:348px;bottom:684px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tq_750{left:145px;bottom:667px;letter-spacing:-0.1px;}
#tr_750{left:145px;bottom:638px;}
#ts_750{left:182px;bottom:638px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tt_750{left:182px;bottom:621px;letter-spacing:-0.13px;}
#tu_750{left:145px;bottom:592px;}
#tv_750{left:182px;bottom:592px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tw_750{left:182px;bottom:575px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_750{left:145px;bottom:548px;letter-spacing:-0.13px;word-spacing:-0.25px;}
#ty_750{left:145px;bottom:528px;}
#tz_750{left:182px;bottom:528px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t10_750{left:145px;bottom:508px;}
#t11_750{left:182px;bottom:508px;letter-spacing:-0.11px;word-spacing:-0.97px;}
#t12_750{left:182px;bottom:491px;letter-spacing:-0.1px;}
#t13_750{left:145px;bottom:447px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t14_750{left:145px;bottom:418px;letter-spacing:-0.09px;}
#t15_750{left:182px;bottom:418px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t16_750{left:182px;bottom:401px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t17_750{left:145px;bottom:372px;letter-spacing:-0.08px;}
#t18_750{left:182px;bottom:372px;letter-spacing:-0.14px;word-spacing:-0.19px;}
#t19_750{left:182px;bottom:355px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1a_750{left:145px;bottom:326px;letter-spacing:-0.1px;}
#t1b_750{left:182px;bottom:326px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1c_750{left:145px;bottom:297px;letter-spacing:-0.08px;}
#t1d_750{left:182px;bottom:297px;letter-spacing:-0.11px;word-spacing:-0.74px;}
#t1e_750{left:182px;bottom:280px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1f_750{left:182px;bottom:263px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t1g_750{left:182px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1h_750{left:182px;bottom:224px;letter-spacing:-0.11px;}
#t1i_750{left:182px;bottom:207px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_750{left:182px;bottom:190px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1k_750{left:182px;bottom:173px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1l_750{left:182px;bottom:150px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1m_750{left:145px;bottom:121px;letter-spacing:-0.1px;}
#t1n_750{left:182px;bottom:121px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1o_750{left:182px;bottom:98px;letter-spacing:-0.12px;}
#t1p_750{left:218px;bottom:98px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_750{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_750{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_750{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_750{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_750{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts750" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg750Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg750" style="-webkit-user-select: none;"><object width="825" height="990" data="750/750.svg" type="image/svg+xml" id="pdf750" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_750" class="t s1_750">Virtual Memory System Architecture </span>
<span id="t2_750" class="t s2_750">B4-50 </span><span id="t3_750" class="t s1_750">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_750" class="t s2_750">ARM DDI 0100I </span>
<span id="t5_750" class="t s3_750">b. </span><span id="t6_750" class="t s3_750">Force a translation table walk to occur for the area of memory whose translation table walk </span>
<span id="t7_750" class="t s3_750">result is to be locked into TLB entry i, by: </span>
<span id="t8_750" class="t s3_750">• </span><span id="t9_750" class="t s3_750">If a data TLB or unified TLB is being locked down, loading an item of data from the </span>
<span id="ta_750" class="t s3_750">area of memory. </span>
<span id="tb_750" class="t s3_750">• </span><span id="tc_750" class="t s3_750">If an instruction TLB is being locked down, using the register 7 </span><span id="td_750" class="t s4_750">prefetch instruction </span>
<span id="te_750" class="t s4_750">cache line </span><span id="tf_750" class="t s3_750">operation defined in </span><span id="tg_750" class="t s4_750">Register 7: cache management functions </span><span id="th_750" class="t s3_750">on page </span><span id="ti_750" class="t s3_750">B6-19 </span>
<span id="tj_750" class="t s3_750">to cause an instruction to be prefetched from the area of memory. </span>
<span id="tk_750" class="t s3_750">6. </span><span id="tl_750" class="t s3_750">Write to register 10 with base == N, victim == N, and P == 0. </span>
<span id="tm_750" class="t s5_750">Note </span>
<span id="tn_750" class="t s3_750">If the </span><span id="to_750" class="t s4_750">Fast Context Switch Extension </span><span id="tp_750" class="t s3_750">(FCSE) (see Chapter B8), is being used, care is required in step 5b, </span>
<span id="tq_750" class="t s3_750">because: </span>
<span id="tr_750" class="t s3_750">• </span><span id="ts_750" class="t s3_750">If a data TLB or a unified TLB is being locked down, the address used for the load instruction is </span>
<span id="tt_750" class="t s3_750">subject to modification by the FCSE. </span>
<span id="tu_750" class="t s3_750">• </span><span id="tv_750" class="t s3_750">If an instruction TLB is being locked down, the address used for the register 7 operation is being </span>
<span id="tw_750" class="t s3_750">treated as data and so is not subject to modification by the FCSE. </span>
<span id="tx_750" class="t s3_750">To minimize the possible confusion caused by this, it is recommended that the lockdown procedure should: </span>
<span id="ty_750" class="t s3_750">• </span><span id="tz_750" class="t s3_750">start by disabling the FCSE (by setting the PID to zero) </span>
<span id="t10_750" class="t s3_750">• </span><span id="t11_750" class="t s3_750">where appropriate, generate modified virtual addresses itself by ORing the appropriate PID value into </span>
<span id="t12_750" class="t s3_750">the top 7 bits of the virtual addresses it uses. </span>
<span id="t13_750" class="t s3_750">Where the base field is fixed at zero, the algorithm can be simplified: </span>
<span id="t14_750" class="t s3_750">1. </span><span id="t15_750" class="t s3_750">Ensure that no processor exceptions can occur during the execution of this procedure, by disabling </span>
<span id="t16_750" class="t s3_750">interrupts, and so on. </span>
<span id="t17_750" class="t s3_750">2. </span><span id="t18_750" class="t s3_750">If any current locked entries must be removed, an appropriate sequence of invalidate single entry, or </span>
<span id="t19_750" class="t s3_750">invalidate by ASID operations is required. </span>
<span id="t1a_750" class="t s3_750">3. </span><span id="t1b_750" class="t s3_750">Turn off branch prediction. </span>
<span id="t1c_750" class="t s3_750">4. </span><span id="t1d_750" class="t s3_750">If an instruction TLB is being locked down, ensure that all TLB entries are loaded which relate to any </span>
<span id="t1e_750" class="t s3_750">instruction that could be prefetched by the rest of the lockdown procedure. (Provided care is taken </span>
<span id="t1f_750" class="t s3_750">about where the lockdown procedure starts, it is normally possible for one TLB entry to cover all of </span>
<span id="t1g_750" class="t s3_750">these, in which case the first instruction prefetch after the TLB is invalidated can do this job.) </span>
<span id="t1h_750" class="t s3_750">If a data TLB is being locked down, ensure that all TLB entries are loaded which relate to any data </span>
<span id="t1i_750" class="t s3_750">accessed by the rest of the lockdown procedure, including any inline literals used by its code. (This </span>
<span id="t1j_750" class="t s3_750">is usually best done by avoiding the use of inline literals in the lockdown procedure and by putting </span>
<span id="t1k_750" class="t s3_750">all other data used by it in an area covered by a single TLB entry, then loading one data item.) </span>
<span id="t1l_750" class="t s3_750">If a unified TLB is being locked down, do both of the above. </span>
<span id="t1m_750" class="t s3_750">5. </span><span id="t1n_750" class="t s3_750">For each of i = 0 to N-1: </span>
<span id="t1o_750" class="t s3_750">a. </span><span id="t1p_750" class="t s3_750">Write to register 10 with base == 0, victim == i, and P == 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
