/***************************************************************
Copyright Statement:

This software/firmware and related documentation (锟斤拷EcoNet Software锟斤拷)
are protected under relevant copyright laws. The information contained herein
is confidential and proprietary to EcoNet (HK) Limited (锟斤拷EcoNet锟斤拷) and/or
its licensors. Without the prior written permission of EcoNet and/or its licensors,
any reproduction, modification, use or disclosure of EcoNet Software, and
information contained herein, in whole or in part, shall be strictly prohibited.

EcoNet (HK) Limited  EcoNet. ALL RIGHTS RESERVED.

BY OPENING OR USING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY
ACKNOWLEDGES AND AGREES THAT THE SOFTWARE/FIRMWARE AND ITS
DOCUMENTATIONS (锟斤拷ECONET SOFTWARE锟斤拷) RECEIVED FROM ECONET
AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON AN 锟斤拷AS IS锟斤拷
BASIS ONLY. ECONET EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
WHETHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
OR NON-INFRINGEMENT. NOR DOES ECONET PROVIDE ANY WARRANTY
WHATSOEVER WITH RESPECT TO THE SOFTWARE OF ANY THIRD PARTIES WHICH
MAY BE USED BY, INCORPORATED IN, OR SUPPLIED WITH THE ECONET SOFTWARE.
RECEIVER AGREES TO LOOK ONLY TO SUCH THIRD PARTIES FOR ANY AND ALL
WARRANTY CLAIMS RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
THAT IT IS RECEIVER锟斤拷S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD
PARTY ALL PROPER LICENSES CONTAINED IN ECONET SOFTWARE.

ECONET SHALL NOT BE RESPONSIBLE FOR ANY ECONET SOFTWARE RELEASES
MADE TO RECEIVER锟斤拷S SPECIFICATION OR CONFORMING TO A PARTICULAR
STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND
ECONET'S ENTIRE AND CUMULATIVE LIABILITY WITH RESPECT TO THE ECONET
SOFTWARE RELEASED HEREUNDER SHALL BE, AT ECONET'S SOLE OPTION, TO
REVISE OR REPLACE THE ECONET SOFTWARE AT ISSUE OR REFUND ANY SOFTWARE
LICENSE FEES OR SERVICE CHARGES PAID BY RECEIVER TO ECONET FOR SUCH
ECONET SOFTWARE.
***************************************************************/

/************************************************************************
*                  I N C L U D E S
*************************************************************************
*/
#include <linux/module.h>
#include <linux/types.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/interrupt.h>

#include <asm/io.h>
#include <uapi/ecnt_event_global/ecnt_event_system.h>
//#include "H/air_eth_usxsgmii_def.h"
#include "H/air_xsgmii.h"  
#include "H/air_pcie0_xsgmii_config.h"
//#include "ecnt_sgmii.h"

//#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/kernel.h>   
#include <linux/proc_fs.h>
#include <linux/uaccess.h>
#include <asm/delay.h>

#include "uapi/ecnt_event_global/ecnt_event_serdes.h"
#include <ecnt_hook/ecnt_hook_hsgmii_mac.h>


/************************************************************************
*                  STATIC VARIABLE DECLARATIONS
*************************************************************************
*/
static volatile p2l_xsgmii_base * _pxSGMII = NULL;
static u8 xsgmii_bk = 0xff;
static u8 is_sgmii_100M[2] = {0,0}; 

static const struct of_device_id xsgmii_table[] = {
    { .compatible = COMPATIBLE},
    { /* sentinel */}
};
MODULE_DEVICE_TABLE(of, xsgmii_table);
/************************************************************************
*                  E X T E R N A L   D A T A   D E C L A R A T I O N S
*************************************************************************
*/
extern	void __iomem* Get_Base(u32 base);


/************************************************************************
*                  F U N C T I O N   D E C L A R A T I O N S
*************************************************************************
*/
void PCIE0_xSGMII_Ver(void){
	printk("PCIE0 XSGMII VER = %s\n",VER);
}
EXPORT_SYMBOL(PCIE0_xSGMII_Ver);

inline static void RG_W(REG_t* rg){	
#ifdef FPGA_PLATFORM
	if ((rg->base == _pxSGMII->phya_base) || (rg->base == _pxSGMII->pma_base[0])|| (rg->base == _pxSGMII->pma_base[1]))	
    {
		printk("data %x\n",rg->data.value);
		printk("addr %x\n",rg->addr);
    }
    else
    {
        writel(rg->data.value, rg->base + (rg->addr - rg->base_start));
        if(aux.bit.b30)
        {
            rg->data.value = readl(rg->base + (rg->addr - rg->base_start));
            if (rg->base == _pxSGMII->pcs1_base[0])printk("memwl %8x %x\n",(0x1fc75000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->pcs2_base[0])printk("memwl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->an_base[0])printk("memwl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->ra_base[0])printk("memwl %8x %x\n",(0x1fc76000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->multi_sgmii_base[0])printk("memwl %8x %x\n",(0x1fc74000+rg->addr),rg->data.value);
#ifndef PCIE_ONE_LANE
    		if (rg->base == _pxSGMII->pcs1_base[1])printk("memwl %8x %x\n",(0x1fc85000+rg->addr),rg->data.value);
    		if (rg->base == _pxSGMII->pcs2_base[1])printk("memwl %8x %x\n",(0x1fc80000+rg->addr),rg->data.value);
    		if (rg->base == _pxSGMII->an_base[1])printk("memwl %8x %x\n",(0x1fc80000+rg->addr),rg->data.value);
    		if (rg->base == _pxSGMII->ra_base[1])printk("memwl %8x %x\n",(0x1fc86000+rg->addr),rg->data.value);
    		if (rg->base == _pxSGMII->multi_sgmii_base[1])printk("memwl %8x %x\n",(0x1fac8000+rg->addr),rg->data.value);
#endif  

        }
    }  
#else
	writel(rg->data.value, rg->base + (rg->addr - rg->base_start));
	if(aux.bit.b30){
		rg->data.value = readl(rg->base + (rg->addr - rg->base_start));

        if (rg->base == _pxSGMII->pcs1_base[0])printk("memwl %8x %x\n",(0x1fc75000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->pcs2_base[0])printk("memwl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->an_base[0])printk("memwl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->ra_base[0])printk("memwl %8x %x\n",(0x1fc76000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->multi_sgmii_base[0])printk("memwl %8x %x\n",(0x1fc74000+rg->addr),rg->data.value);
#if AN7583_COMMON_PHYA == 0
		//if (rg->base == _pxSGMII->phya_base)printk("memwl %8x %x\n",(0x1fc7a000+rg->addr),rg->data.value);
		if (rg->base == _pxSGMII->pma_base[0])printk("memwl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
#endif        
#ifndef PCIE_ONE_LANE
        if (rg->base == _pxSGMII->pcs1_base[1])printk("memwl %8x %x\n",(0x1fc85000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->pcs2_base[1])printk("memwl %8x %x\n",(0x1fc80000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->an_base[1])printk("memwl %8x %x\n",(0x1fc80000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->ra_base[1])printk("memwl %8x %x\n",(0x1fc86000+rg->addr),rg->data.value);
        if (rg->base == _pxSGMII->multi_sgmii_base[1])printk("memwl %8x %x\n",(0x1fac8000+rg->addr),rg->data.value);
		if (rg->base == _pxSGMII->pma_base[1])printk("memwl %8x %x\n",(0x1fc80000+rg->addr),rg->data.value);	
		if (rg->base == _pxSGMII->phya_base)printk("memwl %8x %x\n",(0x1fc8a000+rg->addr),rg->data.value);
 #endif       
	}
#endif

}

inline static u32 RG_R(REG_t* rg)
{
#ifdef FPGA_PLATFORM
    if ((rg->base != _pxSGMII->phya_base) && (rg->base != _pxSGMII->pma_base))
        return readl(rg->base + (rg->addr - rg->base_start));
    else
        return 0;
#else
    if(aux.bit.b30)
    {
            rg->data.value = readl(rg->base + (rg->addr - rg->base_start));
    
            if (rg->base == _pxSGMII->pcs1_base[0])printk("memrl %8x %x\n",(0x1fc75000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->pcs2_base[0])printk("memrl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->an_base[0])printk("memrl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->ra_base[0])printk("memrl %8x %x\n",(0x1fc76000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->multi_sgmii_base[0])printk("memrl %8x %x\n",(0x1fc74000+rg->addr),rg->data.value);
#if AN7583_COMMON_PHYA == 0
            //if (rg->base == _pxSGMII->phya_base)printk("memrl %8x %x\n",(0x1fc7a000+rg->addr),rg->data.value);
            if (rg->base == _pxSGMII->pma_base[0])printk("memrl %8x %x\n",(0x1fc70000+rg->addr),rg->data.value);
#endif            
    }
    return readl(rg->base + (rg->addr - rg->base_start));
#endif

}

inline static void RG_W_PL(RgAddr Base,RgAddr Base_start,RgAddr Addr,u32 Data){
	REG_t rg;
	if(Base != NULL)
	{
		rg.base = Base;
		rg.base_start = ((RgAddr) Base_start);
		rg.addr = ((RgAddr) Addr);
		rg.data.value = Data;
		RG_W(&rg);
	}
	else printk("please register usxgmii!!!\n");
}
	
inline static u32 RG_R_PL(RgAddr Base,RgAddr Base_start,RgAddr Addr){
	REG_t rg;
	if(Base != NULL)
	{
		rg.base = Base;
		rg.base_start = ((RgAddr) Base_start);
		rg.addr = ((RgAddr) Addr);
		return RG_R(&rg);
	}
	else
	{
		printk("please register usxgmii!!!\n");
		return 0;
	}
}  
static u8 xsgmii_chg(u8 xsgmii){
	u8 chg = OFF;
#ifdef  FPGA_PLATFORM
        if((xsgmii_bk = 0xff)||(xsgmii != xsgmii_bk)){
		chg = ON;		
		xsgmii_bk = xsgmii;
	}
#else	
	if((xsgmii_bk = 0xff)||(xsgmii != xsgmii_bk))
	{
		chg = ON;		
		xsgmii_bk = xsgmii;
		
		switch (xsgmii){
			case USXGMII :
                /*
				fptr_SCU_SetModSel = SET_NP_SCU_SERDES_WIFI0_SEL;
				SCU_SetModSel(1);
				fptr_SCU_SetModSel = SET_NP_SCU_SERDES_WIFI1_SEL;
				SCU_SetModSel(1);
				*/
				SCU_SetModSel1(1);
				break;
			case HSGMII:
			case SGMII:
                /*
				fptr_SCU_SetModSel = SET_NP_SCU_SERDES_WIFI0_SEL;
				SCU_SetModSel(2);
				fptr_SCU_SetModSel = SET_NP_SCU_SERDES_WIFI1_SEL;
				SCU_SetModSel(2);
				*/
				SCU_SetModSel1(2);
				break;
		}
		//SET_PCIC(GET_PCIC()&(~0xFF));
        /*
		SCU_SetModRst(SCU_GetModRst() | ((SCU_RST_BIT <<SCU_PHY_RST_POS)));
		SCU_SetModRst(SCU_GetModRst()& ~((SCU_RST_BIT <<SCU_PHY_RST_POS)));
        */
        SCU_SetModRst(SCU_GetModRst() | ((SCU_RST_BIT <<SCU_PHY_RST_POS)|(SCU_RST_BIT <<SCU_MAC_RST_POS))); //"AN7581.PCIE2L.1.1.1"
		SCU_SetModRst(SCU_GetModRst()& ~((SCU_RST_BIT <<SCU_PHY_RST_POS)|(SCU_RST_BIT <<SCU_MAC_RST_POS))); //"AN7581.PCIE2L.1.1.1"
	}
#endif
	if(dbg_print) printk("xsgmii_chg %x\n",chg);
	return chg;
}

#if AN7583_COMMON_PHYA == 0
static void TX_CK_EN(u8 on,u8 Lane){
	rg_type_t(HAL_rg_force_da_pxp_tx_ck_en) rg_force_da_pxp_tx_ck_en;
	if(dbg_print) printk("TX_CK_EN\n");

	if(Lane == 0)
	rg_force_da_pxp_tx_ck_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_ck_en);
	else
		rg_force_da_pxp_tx_ck_en.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_ck_en_L1);

	
    rg_force_da_pxp_tx_ck_en.hal.rg_force_sel_da_pxp_tx_ck_en = 1;
    rg_force_da_pxp_tx_ck_en.hal.rg_force_da_pxp_tx_ck_en = on;

	if(Lane == 0)
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_ck_en,rg_force_da_pxp_tx_ck_en.dat.value);
	else
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_ck_en_L1,rg_force_da_pxp_tx_ck_en.dat.value);
}
static void JCPLL_LDO(u8 enable){
	rg_type_t(HAL_RG_PXP_JCPLL_TCL_VTP_EN) RG_PXP_JCPLL_TCL_VTP_EN;
	rg_type_t(HAL_RG_PXP_CMN_EN) RG_PXP_CMN_EN;
	if(dbg_print) printk("JCPLL_LDO\n");

	RG_PXP_CMN_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CMN_EN);
	RG_PXP_CMN_EN.hal.rg_pxp_cmn_en = 0x1;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CMN_EN,RG_PXP_CMN_EN.dat.value);
	udelay(1);

	//TX_CK_EN(0,0);

	udelay(200);
	RG_PXP_JCPLL_TCL_VTP_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_TCL_VTP_EN);
	RG_PXP_JCPLL_TCL_VTP_EN.hal.rg_pxp_jcpll_spare_l &= ~0x20; //turn off LDO for bg settle, enable LDO for clk working
	RG_PXP_JCPLL_TCL_VTP_EN.hal.rg_pxp_jcpll_spare_l |= (enable << 5); //turn off LDO for bg settle, enable LDO for clk working
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_TCL_VTP_EN,RG_PXP_JCPLL_TCL_VTP_EN.dat.value);
}

static void JCPLL_SDM(u8 di_en,u8 ifm,u8 hren){
	rg_type_t(HAL_RG_PXP_JCPLL_RST_DLY) RG_PXP_JCPLL_RST_DLY;	
	rg_type_t(HAL_RG_PXP_JCPLL_SDM_IFM) RG_PXP_JCPLL_SDM_IFM;
	rg_type_t(HAL_RG_PXP_JCPLL_SDM_HREN) RG_PXP_JCPLL_SDM_HREN;
	if(dbg_print) printk("JCPLL_SDM\n");
	RG_PXP_JCPLL_RST_DLY.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY);
	RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_sdm_di_en = di_en;	
	RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_sdm_di_ls = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY,RG_PXP_JCPLL_RST_DLY.dat.value);

	RG_PXP_JCPLL_SDM_IFM.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SDM_IFM);
	RG_PXP_JCPLL_SDM_IFM.hal.rg_pxp_jcpll_sdm_ifm = ifm;	
	RG_PXP_JCPLL_SDM_IFM.hal.rg_pxp_jcpll_sdm_mode = 0x0;
	RG_PXP_JCPLL_SDM_IFM.hal.rg_pxp_jcpll_sdm_ord = 0x3;	
	RG_PXP_JCPLL_SDM_IFM.hal.rg_pxp_jcpll_sdm_out = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SDM_IFM,RG_PXP_JCPLL_SDM_IFM.dat.value);

	RG_PXP_JCPLL_SDM_HREN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SDM_HREN);
	RG_PXP_JCPLL_SDM_HREN.hal.rg_pxp_jcpll_sdm_hren = hren;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SDM_HREN,RG_PXP_JCPLL_SDM_HREN.dat.value);	
}

static void JCPLL_SSC(u8 phase_ini,u16 delta1,u16 delta,u16 period,u8 ssc_en){
	rg_type_t(HAL_RG_PXP_JCPLL_SSC_DELTA1) RG_PXP_JCPLL_SSC_DELTA;	
	rg_type_t(HAL_RG_PXP_JCPLL_SSC_EN) RG_PXP_JCPLL_SSC_EN;	
	rg_type_t(HAL_RG_PXP_JCPLL_VCO_TCLVAR) RG_PXP_JCPLL_VCO_TCLVAR;
	rg_type_t(HAL_RG_PXP_JCPLL_SSC_PERIOD) RG_PXP_JCPLL_SSC_PERIOD;
	if(dbg_print) printk("JCPLL_SDM\n");
	RG_PXP_JCPLL_SSC_DELTA.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SSC_DELTA1);
	RG_PXP_JCPLL_SSC_DELTA.hal.rg_pxp_jcpll_ssc_delta = delta;	
	RG_PXP_JCPLL_SSC_DELTA.hal.rg_pxp_jcpll_ssc_delta1 = delta1;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SSC_DELTA1,RG_PXP_JCPLL_SSC_DELTA.dat.value);

	RG_PXP_JCPLL_SSC_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SSC_EN);
	RG_PXP_JCPLL_SSC_EN.hal.rg_pxp_jcpll_ssc_tri_en = 0x0;	
	RG_PXP_JCPLL_SSC_EN.hal.rg_pxp_jcpll_ssc_phase_ini = phase_ini;
	RG_PXP_JCPLL_SSC_EN.hal.rg_pxp_jcpll_ssc_en = ssc_en;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SSC_EN,RG_PXP_JCPLL_SSC_EN.dat.value);

	RG_PXP_JCPLL_SSC_PERIOD.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SSC_PERIOD);
	RG_PXP_JCPLL_SSC_PERIOD.hal.rg_pxp_jcpll_ssc_period = period;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SSC_PERIOD,RG_PXP_JCPLL_SSC_PERIOD.dat.value);

	RG_PXP_JCPLL_VCO_TCLVAR.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCO_TCLVAR);
	//RG_PXP_JCPLL_VCO_TCLVAR.hal.rg_pxp_jcpll_vco_vcovar_bias_l = 0x0;
	RG_PXP_JCPLL_VCO_TCLVAR.hal.rg_pxp_jcpll_vco_tclvar = 0x0;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCO_TCLVAR,RG_PXP_JCPLL_VCO_TCLVAR.dat.value);
}


static void JCPLL_LPF(u8 ibias,u8 br,u8 bp,u8 bwr,u8 bwc){
	rg_type_t(HAL_RG_PXP_JCPLL_IB_EXT_EN) RG_PXP_JCPLL_IB_EXT_EN;	
	rg_type_t(HAL_RG_PXP_JCPLL_LPF_BR) RG_PXP_JCPLL_LPF_BR;	
	rg_type_t(HAL_RG_PXP_JCPLL_LPF_BWC) RG_PXP_JCPLL_LPF_BWC;
	if(dbg_print) printk("JCPLL_LPF\n");

	RG_PXP_JCPLL_IB_EXT_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_IB_EXT_EN);
	RG_PXP_JCPLL_IB_EXT_EN.hal.rg_pxp_jcpll_chp_ibias = ibias;
	RG_PXP_JCPLL_IB_EXT_EN.hal.rg_pxp_jcpll_chp_iofst = 0x00;
	RG_PXP_JCPLL_IB_EXT_EN.hal.rg_pxp_jcpll_lpf_shck_en = 0x00;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_IB_EXT_EN,RG_PXP_JCPLL_IB_EXT_EN.dat.value);

	
	RG_PXP_JCPLL_LPF_BR.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_LPF_BR);
	RG_PXP_JCPLL_LPF_BR.hal.rg_pxp_jcpll_lpf_br = br;	
	RG_PXP_JCPLL_LPF_BR.hal.rg_pxp_jcpll_lpf_bc = 0x1F;
	RG_PXP_JCPLL_LPF_BR.hal.rg_pxp_jcpll_lpf_bp = bp;
	RG_PXP_JCPLL_LPF_BR.hal.rg_pxp_jcpll_lpf_bwr = bwr;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_LPF_BR,RG_PXP_JCPLL_LPF_BR.dat.value);

	RG_PXP_JCPLL_LPF_BWC.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_LPF_BWC);
	RG_PXP_JCPLL_LPF_BWC.hal.rg_pxp_jcpll_lpf_bwc = bwc;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_LPF_BWC,RG_PXP_JCPLL_LPF_BWC.dat.value);
}

static void JCPLL_VCO(void){
	rg_type_t(HAL_RG_PXP_JCPLL_VCODIV) RG_PXP_JCPLL_VCODIV;	
	rg_type_t(HAL_RG_PXP_JCPLL_VCO_TCLVAR) RG_PXP_JCPLL_VCO_TCLVAR;	
	if(dbg_print) printk("JCPLL_VCO\n");

	RG_PXP_JCPLL_VCODIV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCODIV);
	RG_PXP_JCPLL_VCODIV.hal.rg_pxp_jcpll_vco_cfix = 0x1;
	RG_PXP_JCPLL_VCODIV.hal.rg_pxp_jcpll_vco_scapwr = 0x04;
	RG_PXP_JCPLL_VCODIV.hal.rg_pxp_jcpll_vco_halflsb_en = 0x01;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCODIV,RG_PXP_JCPLL_VCODIV.dat.value);

	
	RG_PXP_JCPLL_VCO_TCLVAR.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCO_TCLVAR);
	RG_PXP_JCPLL_VCO_TCLVAR.hal.rg_pxp_jcpll_vco_vcovar_bias_h = 0x3;	
	RG_PXP_JCPLL_VCO_TCLVAR.hal.rg_pxp_jcpll_vco_vcovar_bias_l = 0x0;
	RG_PXP_JCPLL_VCO_TCLVAR.hal.rg_pxp_jcpll_vco_tclvar = 0x5;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCO_TCLVAR,RG_PXP_JCPLL_VCO_TCLVAR.dat.value);
}

static void JCPLL_PCW(u32 pcw){	
	rg_type_t(HAL_rg_force_da_pxp_jcpll_sdm_pcw) rg_force_da_pxp_jcpll_sdm_pcw;		
	rg_type_t(HAL_rg_force_da_pxp_rx_fe_vos) rg_force_da_pxp_rx_fe_vos;	
	if(dbg_print) printk("JCPLL_PCW\n");
	rg_force_da_pxp_jcpll_sdm_pcw.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_sdm_pcw);
	rg_force_da_pxp_jcpll_sdm_pcw.hal.rg_force_da_pxp_jcpll_sdm_pcw = pcw;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_sdm_pcw,rg_force_da_pxp_jcpll_sdm_pcw.dat.value);

	rg_force_da_pxp_rx_fe_vos.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_fe_vos);
	rg_force_da_pxp_rx_fe_vos.hal.rg_force_sel_da_pxp_jcpll_sdm_pcw = 0x01;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_fe_vos,rg_force_da_pxp_rx_fe_vos.dat.value);
}

static void JCPLL_RSTB(u8 action){
	rg_type_t(HAL_RG_PXP_JCPLL_RST_DLY) RG_PXP_JCPLL_RST_DLY;	
	if(dbg_print) printk("JCPLL_RSTB\n");
	RG_PXP_JCPLL_RST_DLY.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY);
	RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_rst_dly = 0x04; //YT change 
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY,RG_PXP_JCPLL_RST_DLY.dat.value);

	switch(action){
		case 0: //toggle			
			RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_pll_rstb = 0x0; //aways high
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY,RG_PXP_JCPLL_RST_DLY.dat.value);
			
			//YT add
			udelay(1);
			RG_PXP_JCPLL_RST_DLY.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY);
			RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_pll_rstb = 0x1; //aways high
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY,RG_PXP_JCPLL_RST_DLY.dat.value);
			break;
		case 1: //once
			//if(!RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_pll_rstb)
				RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_pll_rstb = 0x1; //aways high
				RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY,RG_PXP_JCPLL_RST_DLY.dat.value);
			
			break;
		default:
			RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_pll_rstb = 0x0; //aways high
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY,RG_PXP_JCPLL_RST_DLY.dat.value);
			
			//YT add
			udelay(1);
			RG_PXP_JCPLL_RST_DLY.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY);
			RG_PXP_JCPLL_RST_DLY.hal.rg_pxp_jcpll_pll_rstb = 0x1; //aways high
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_RST_DLY,RG_PXP_JCPLL_RST_DLY.dat.value);
			break;
	}	
}


static void JCPLL_DIV(u8 prediv_mode,u8 vcodiv,u8 postdiv_d5){
	rg_type_t(HAL_RG_PXP_JCPLL_MMD_PREDIV_MODE) RG_PXP_JCPLL_MMD_PREDIV_MODE;
	rg_type_t(HAL_RG_PXP_JCPLL_VCODIV) RG_PXP_JCPLL_VCODIV;
	if(dbg_print) printk("JCPLL_DIV\n");
	RG_PXP_JCPLL_MMD_PREDIV_MODE.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_MMD_PREDIV_MODE);
	RG_PXP_JCPLL_MMD_PREDIV_MODE.hal.rg_pxp_jcpll_mmd_prediv_mode = prediv_mode;	
	//YT add default value 0
	RG_PXP_JCPLL_MMD_PREDIV_MODE.hal.rg_pxp_jcpll_postdiv_d5 = postdiv_d5;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_MMD_PREDIV_MODE,RG_PXP_JCPLL_MMD_PREDIV_MODE.dat.value);

	RG_PXP_JCPLL_VCODIV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCODIV);
	RG_PXP_JCPLL_VCODIV.hal.rg_pxp_jcpll_vcodiv = vcodiv;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_VCODIV,RG_PXP_JCPLL_VCODIV.dat.value);
}

static void JCPLL_KBand(void){
	rg_type_t(HAL_RG_PXP_JCPLL_KBAND_KFC) RG_PXP_JCPLL_KBAND_KFC;
	rg_type_t(HAL_RG_PXP_JCPLL_LPF_BWC) RG_PXP_JCPLL_LPF_BWC;
	if(dbg_print) printk("JCPLL_KBand\n");
	RG_PXP_JCPLL_KBAND_KFC.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_KBAND_KFC);
	RG_PXP_JCPLL_KBAND_KFC.hal.rg_pxp_jcpll_kband_kfc = 0x0;
	RG_PXP_JCPLL_KBAND_KFC.hal.rg_pxp_jcpll_kband_kf = 0x3;
	RG_PXP_JCPLL_KBAND_KFC.hal.rg_pxp_jcpll_kband_ks = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_KBAND_KFC,RG_PXP_JCPLL_KBAND_KFC.dat.value);

	RG_PXP_JCPLL_LPF_BWC.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_LPF_BWC);
	RG_PXP_JCPLL_LPF_BWC.hal.rg_pxp_jcpll_kband_div = 0x2;	
	RG_PXP_JCPLL_LPF_BWC.hal.rg_pxp_jcpll_kband_code = 0xE4; //it's randon value from DE 
	RG_PXP_JCPLL_LPF_BWC.hal.rg_pxp_jcpll_kband_option = 0x0; 
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_LPF_BWC,RG_PXP_JCPLL_LPF_BWC.dat.value);







}

static void JCPLL_TCL(u8 kband_vref,u8 amp_gain,u8 amp_vref,u8 lpf_bw,u8 amp_en,u8 lpf_en){
	rg_type_t(HAL_RG_PXP_JCPLL_TCL_KBAND_VREF) RG_PXP_JCPLL_TCL_KBAND_VREF;
	rg_type_t(HAL_RG_PXP_JCPLL_SDM_HREN) RG_PXP_JCPLL_SDM_HREN;
	rg_type_t(HAL_RG_PXP_JCPLL_TCL_CMP_EN) RG_PXP_JCPLL_TCL_CMP_EN;
	if(dbg_print) printk("JCPLL_TCL\n");

	RG_PXP_JCPLL_TCL_KBAND_VREF.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_TCL_KBAND_VREF);
	RG_PXP_JCPLL_TCL_KBAND_VREF.hal.rg_pxp_jcpll_tcl_kband_vref = kband_vref;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_TCL_KBAND_VREF,RG_PXP_JCPLL_TCL_KBAND_VREF.dat.value);

	RG_PXP_JCPLL_SDM_HREN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SDM_HREN);
	RG_PXP_JCPLL_SDM_HREN.hal.rg_pxp_jcpll_tcl_amp_gain = amp_gain;
	RG_PXP_JCPLL_SDM_HREN.hal.rg_pxp_jcpll_tcl_amp_vref = amp_vref;
	RG_PXP_JCPLL_SDM_HREN.hal.rg_pxp_jcpll_tcl_amp_en = amp_en;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_SDM_HREN,RG_PXP_JCPLL_SDM_HREN.dat.value);

	//comp_en disable, keep default value
	RG_PXP_JCPLL_TCL_CMP_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_TCL_CMP_EN);
	RG_PXP_JCPLL_TCL_CMP_EN.hal.rg_pxp_jcpll_tcl_lpf_bw = lpf_bw;	
	RG_PXP_JCPLL_TCL_CMP_EN.hal.rg_pxp_jcpll_tcl_lpf_en = lpf_en;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_JCPLL_TCL_CMP_EN,RG_PXP_JCPLL_TCL_CMP_EN.dat.value);

}

static u8 JCPLL_CHK(void){
	rg_type_t(HAL_rg_force_da_pxp_jcpll_ckout_en) rg_force_da_pxp_jcpll_ckout_en;
	if(dbg_print) printk("JCPLL_EN\n");
	rg_force_da_pxp_jcpll_ckout_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_ckout_en);
	//if (rg_force_da_pxp_jcpll_ckout_en.hal.rg_force_sel_da_pxp_jcpll_en)
	return (u8)rg_force_da_pxp_jcpll_ckout_en.hal.rg_force_da_pxp_jcpll_en;
}


static void JCPLL_EN(u8 enable){
	rg_type_t(HAL_rg_force_da_pxp_jcpll_ckout_en) rg_force_da_pxp_jcpll_ckout_en;
	if(dbg_print) printk("JCPLL_EN\n");
	rg_force_da_pxp_jcpll_ckout_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_ckout_en);
	rg_force_da_pxp_jcpll_ckout_en.hal.rg_force_sel_da_pxp_jcpll_en = 1;
	rg_force_da_pxp_jcpll_ckout_en.hal.rg_force_da_pxp_jcpll_en = enable;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_ckout_en,rg_force_da_pxp_jcpll_ckout_en.dat.value);
}


static void JCPLL_Out(u8 enable){
	rg_type_t(HAL_rg_force_da_pxp_jcpll_ckout_en) rg_force_da_pxp_jcpll_ckout_en;
	if(dbg_print) printk("JCPLL_Out\n");
	rg_force_da_pxp_jcpll_ckout_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_ckout_en);
	rg_force_da_pxp_jcpll_ckout_en.hal.rg_force_sel_da_pxp_jcpll_ckout_en = 1;
	rg_force_da_pxp_jcpll_ckout_en.hal.rg_force_da_pxp_jcpll_ckout_en = enable;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_ckout_en,rg_force_da_pxp_jcpll_ckout_en.dat.value);

}

static u8 JCPLL_ON(void){
	rg_type_t(HAL_rg_force_da_pxp_jcpll_ckout_en) rg_force_da_pxp_jcpll_ckout_en;
	rg_force_da_pxp_jcpll_ckout_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_jcpll_ckout_en);
	return (u8) rg_force_da_pxp_jcpll_ckout_en.hal.rg_force_da_pxp_jcpll_ckout_en;
}
static void JCPLL_BringUp(u8 xsgmii){
	if(dbg_print) printk("JCPLL BringUp %x\n",xsgmii);
	JCPLL_LDO(ON); //LDO follow pllen 
	JCPLL_RSTB(B_OFF); //just set high & always keep high
	JCPLL_EN(OFF);
	switch(xsgmii){
		case USXGMII:			
			JCPLL_SDM(0,0,0);
			JCPLL_SSC(0,0,0,0,0);
			JCPLL_LPF(0x18,0b01010,0x10,0x00,0x00);
			JCPLL_VCO();
			JCPLL_PCW(0x25800000);
			JCPLL_DIV(0,0,0);
			JCPLL_KBand();
			JCPLL_TCL(0xf,0x1,0b0101,0,1,1);

			JCPLL_EN(ON);
			JCPLL_Out(ON);
			break;
		case HSGMII:
			JCPLL_SDM(0,0,0);
			JCPLL_SSC(0,0,0,0,0);
			JCPLL_LPF(0x18,0b01010,0x10,0x00,0x00);
			JCPLL_VCO();
			JCPLL_PCW(0x25800000);
			JCPLL_DIV(0,0,0);
			JCPLL_KBand();
			JCPLL_TCL(0x10,0x1,0b0101,0,1,1);

			JCPLL_EN(1);
			JCPLL_Out(1);
			break;
		case SGMII:
			JCPLL_SDM(0,0,0);
			JCPLL_SSC(0,0,0,0,0);
			JCPLL_LPF(0x18,0b01010,0x10,0x00,0x00);
			JCPLL_VCO();
			JCPLL_PCW(0x25800000);
			JCPLL_DIV(0,0,0);
			JCPLL_KBand();
			JCPLL_TCL(0x10,0x01,0b0101,0,1,1);
			
			JCPLL_EN(1);
			JCPLL_Out(1);
			break;
		default:
			JCPLL_SDM(0,0,0);
			JCPLL_SSC(0,0,0,0,0);
			JCPLL_LPF(0x18,0b01010,0x10,0x00,0x00);
			JCPLL_VCO();
			JCPLL_PCW(0x25800000);
			JCPLL_DIV(0,0,0);
			JCPLL_KBand();
			JCPLL_TCL(0xf,0x1,0b0101,0,1,1);

			JCPLL_EN(1);
			JCPLL_Out(1);
			printk("Waring!!! JCPLL xSGMII SEL NG\n");
			break;
	}
	
}



static void TXPLL_SDM(u8 di_en,u8 ifm,u8 hren){
	rg_type_t(HAL_RG_PXP_TXPLL_REFIN_DIV) RG_PXP_TXPLL_SDM_DI_EN;
	rg_type_t(HAL_RG_PXP_TXPLL_SDM_DI_LS) RG_PXP_TXPLL_SDM_DI_LS;
	rg_type_t(HAL_RG_PXP_TXPLL_SDM_OUT) RG_PXP_TXPLL_SDM_ORD;
	if(dbg_print) printk("TXPLL_SDM\n");
	RG_PXP_TXPLL_SDM_DI_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV);
	RG_PXP_TXPLL_SDM_DI_EN.hal.rg_pxp_txpll_sdm_di_en = di_en;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV,RG_PXP_TXPLL_SDM_DI_EN.dat.value);

	RG_PXP_TXPLL_SDM_DI_LS.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SDM_DI_LS);
	RG_PXP_TXPLL_SDM_DI_LS.hal.rg_pxp_txpll_sdm_di_ls = 0x0;	
	RG_PXP_TXPLL_SDM_DI_LS.hal.rg_pxp_txpll_sdm_ifm = ifm;	
	RG_PXP_TXPLL_SDM_DI_LS.hal.rg_pxp_txpll_sdm_mode = 0x0;
	RG_PXP_TXPLL_SDM_DI_LS.hal.rg_pxp_txpll_sdm_ord = 0x3;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SDM_DI_LS,RG_PXP_TXPLL_SDM_DI_EN.dat.value);


	RG_PXP_TXPLL_SDM_ORD.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SDM_OUT);
	RG_PXP_TXPLL_SDM_ORD.hal.rg_pxp_txpll_sdm_hren = hren;	
	RG_PXP_TXPLL_SDM_ORD.hal.rg_pxp_txpll_sdm_out = 0x0;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SDM_OUT,RG_PXP_TXPLL_SDM_ORD.dat.value);
}

static void TXPLL_SSC(void){
	rg_type_t(HAL_RG_PXP_TXPLL_SSC_DELTA1) RG_PXP_TXPLL_SSC_DELTA1;
	rg_type_t(HAL_RG_PXP_TXPLL_SSC_EN) RG_PXP_TXPLL_SSC_EN;
	rg_type_t(HAL_RG_PXP_TXPLL_SSC_PERIOD) RG_PXP_TXPLL_SSC_PERIOD;
	if(dbg_print) printk("TXPLL_SSC\n");

	RG_PXP_TXPLL_SSC_DELTA1.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_DELTA1);
	RG_PXP_TXPLL_SSC_DELTA1.hal.rg_pxp_txpll_ssc_delta = 0x0;	
	RG_PXP_TXPLL_SSC_DELTA1.hal.rg_pxp_txpll_ssc_delta1 = 0x0;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_DELTA1,RG_PXP_TXPLL_SSC_DELTA1.dat.value);

	RG_PXP_TXPLL_SSC_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_EN);
	RG_PXP_TXPLL_SSC_EN.hal.rg_pxp_txpll_ssc_tri_en = 0x0;	
	RG_PXP_TXPLL_SSC_EN.hal.rg_pxp_txpll_ssc_phase_ini = 0x0;	
	RG_PXP_TXPLL_SSC_EN.hal.rg_pxp_txpll_ssc_en = 0x0;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_EN,RG_PXP_TXPLL_SSC_EN.dat.value);

	
	RG_PXP_TXPLL_SSC_PERIOD.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_PERIOD);
	RG_PXP_TXPLL_SSC_PERIOD.hal.rg_pxp_txpll_ssc_period = 0x0;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_PERIOD,RG_PXP_TXPLL_SSC_PERIOD.dat.value);
}

static void TXPLL_LPF(u8 chp_ibias,u8 br,u8 bc,u8 bp,u8 bwr,u8 bwc){
	rg_type_t(HAL_RG_PXP_750M_SYS_CK_EN) RG_PXP_750M_SYS_CK_EN;
	rg_type_t(HAL_RG_PXP_TXPLL_CHP_IOFST) RG_PXP_TXPLL_CHP_IOFST;
	rg_type_t(HAL_RG_PXP_TXPLL_LPF_BWR) RG_PXP_TXPLL_LPF_BWR;
	if(dbg_print) printk("TXPLL_LPF\n");
	RG_PXP_750M_SYS_CK_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_750M_SYS_CK_EN);
	RG_PXP_750M_SYS_CK_EN.hal.rg_pxp_txpll_chp_ibias = chp_ibias;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_750M_SYS_CK_EN,RG_PXP_750M_SYS_CK_EN.dat.value);

	RG_PXP_TXPLL_CHP_IOFST.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_CHP_IOFST);
	RG_PXP_TXPLL_CHP_IOFST.hal.rg_pxp_txpll_chp_iofst = 0x0;	
	RG_PXP_TXPLL_CHP_IOFST.hal.rg_pxp_txpll_lpf_br = br;	
	RG_PXP_TXPLL_CHP_IOFST.hal.rg_pxp_txpll_lpf_bc = bc;
	RG_PXP_TXPLL_CHP_IOFST.hal.rg_pxp_txpll_lpf_bp = bp;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_CHP_IOFST,RG_PXP_TXPLL_CHP_IOFST.dat.value);


	RG_PXP_TXPLL_LPF_BWR.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_LPF_BWR);
	RG_PXP_TXPLL_LPF_BWR.hal.rg_pxp_txpll_lpf_bwr = bwr;	
	RG_PXP_TXPLL_LPF_BWR.hal.rg_pxp_txpll_lpf_bwc = bwc;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_LPF_BWR,RG_PXP_TXPLL_LPF_BWR.dat.value);

}

static void TXPLL_VCO(u8 vco_cfix){
	rg_type_t(HAL_RG_PXP_TXPLL_TCL_LPF_BW) RG_PXP_TXPLL_TCL_LPF_BW;
	rg_type_t(HAL_RG_PXP_TXPLL_VCO_SCAPWR) RG_PXP_TXPLL_VCO_HALFLSB_EN;
	if(dbg_print) printk("TXPLL_VCO\n");
	RG_PXP_TXPLL_TCL_LPF_BW.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_LPF_BW);
	RG_PXP_TXPLL_TCL_LPF_BW.hal.rg_pxp_txpll_vco_cfix = vco_cfix;
	RG_PXP_TXPLL_TCL_LPF_BW.hal.rg_pxp_txpll_vco_halflsb_en = 1;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_LPF_BW,RG_PXP_TXPLL_TCL_LPF_BW.dat.value);
	
	RG_PXP_TXPLL_VCO_HALFLSB_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_VCO_SCAPWR);
	RG_PXP_TXPLL_VCO_HALFLSB_EN.hal.rg_pxp_txpll_vco_scapwr = 0x7;	
	RG_PXP_TXPLL_VCO_HALFLSB_EN.hal.rg_pxp_txpll_vco_vcovar_bias_h = 0x4;	
	RG_PXP_TXPLL_VCO_HALFLSB_EN.hal.rg_pxp_txpll_vco_vcovar_bias_l = 0x0;	
	RG_PXP_TXPLL_VCO_HALFLSB_EN.hal.rg_pxp_txpll_vco_tclvar = 0x4;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_VCO_SCAPWR,RG_PXP_TXPLL_VCO_HALFLSB_EN.dat.value);
}

static void TXPLL_PCW(u32 pcw){
	
	rg_type_t(HAL_rg_force_da_pxp_txpll_sdm_pcw) rg_force_da_pxp_txpll_sdm_pcw;
	rg_type_t(HAL_rg_force_da_pxp_cdr_pr_idac) rg_force_da_pxp_cdr_pr_idac;
	if(dbg_print) printk("TXPLL_PCW\n");
	rg_force_da_pxp_txpll_sdm_pcw.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_txpll_sdm_pcw);
	rg_force_da_pxp_txpll_sdm_pcw.hal.rg_force_da_pxp_txpll_sdm_pcw = pcw;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_txpll_sdm_pcw,rg_force_da_pxp_txpll_sdm_pcw.dat.value);

	
	rg_force_da_pxp_cdr_pr_idac.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pr_idac);
	rg_force_da_pxp_cdr_pr_idac.hal.rg_force_sel_da_pxp_txpll_sdm_pcw = 0x1;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pr_idac,rg_force_da_pxp_cdr_pr_idac.dat.value);
}

static void TXPLL_RSTB(u8 action){	
	rg_type_t(HAL_RG_PXP_TXPLL_REFIN_DIV) RG_PXP_TXPLL_REFIN_INTERNAL;
	rg_type_t(HAL_RG_PXP_TXPLL_PHY_CK2_EN) RG_PXP_TXPLL_PHY_CK2_EN;
	if(dbg_print) printk("TXPLL_RSTB\n");
	RG_PXP_TXPLL_REFIN_INTERNAL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV);
	RG_PXP_TXPLL_REFIN_INTERNAL.hal.rg_pxp_txpll_rst_dly = 0x4; 
	
	RG_PXP_TXPLL_PHY_CK2_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_PHY_CK2_EN);
	RG_PXP_TXPLL_PHY_CK2_EN.hal.rg_pxp_txpll_refin_internal = 1; 
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_PHY_CK2_EN,RG_PXP_TXPLL_PHY_CK2_EN.dat.value);

	switch(action) {
		case 0:			
			RG_PXP_TXPLL_REFIN_INTERNAL.hal.rg_pxp_txpll_pll_rstb = 0x0;	
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV,RG_PXP_TXPLL_REFIN_INTERNAL.dat.value);

			udelay(1);
			RG_PXP_TXPLL_REFIN_INTERNAL.hal.rg_pxp_txpll_pll_rstb = 0x1;	
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV,RG_PXP_TXPLL_REFIN_INTERNAL.dat.value);
			break;
		case 1:
			//if(!RG_PXP_TXPLL_REFIN_INTERNAL.hal.rg_pxp_txpll_pll_rstb)
			{
				RG_PXP_TXPLL_REFIN_INTERNAL.hal.rg_pxp_txpll_pll_rstb = 0x1;	
				RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV,RG_PXP_TXPLL_REFIN_INTERNAL.dat.value);
			}	
			break;
		default:
			RG_PXP_TXPLL_REFIN_INTERNAL.hal.rg_pxp_txpll_pll_rstb = 0x0;	
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV,RG_PXP_TXPLL_REFIN_INTERNAL.dat.value);

			udelay(1);
			RG_PXP_TXPLL_REFIN_INTERNAL.hal.rg_pxp_txpll_pll_rstb = 0x1;	
			RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_REFIN_DIV,RG_PXP_TXPLL_REFIN_INTERNAL.dat.value);
			break;
	}		
}

static void TXPLL_VCOLDO_Out(void){	
	rg_type_t(HAL_RG_PXP_TXPLL_SSC_PERIOD) RG_PXP_TXPLL_SSC_PERIOD;
	if(dbg_print) printk("TXPLL_VCOLDO_Out\n");
	RG_PXP_TXPLL_SSC_PERIOD.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_PERIOD);
	RG_PXP_TXPLL_SSC_PERIOD.hal.rg_pxp_txpll_ldo_vco_out = 0x01; //0x00 > 0x01 check from kaiwen	
	RG_PXP_TXPLL_SSC_PERIOD.hal.rg_pxp_txpll_ldo_out = 0x01;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SSC_PERIOD,RG_PXP_TXPLL_SSC_PERIOD.dat.value);
}
static void TXPLL_DIV(u8 prediv_mode,u8 vcodiv, u8 postdiv_en){
	rg_type_t(HAL_RG_PXP_TXPLL_POSTDIV_EN) RG_PXP_TXPLL_KBAND_KS;	
	rg_type_t(HAL_RG_PXP_TXPLL_TCL_LPF_BW)  RG_PXP_TXPLL_TCL_LPF_EN;
	if(dbg_print) printk("TXPLL_DIV\n");
	RG_PXP_TXPLL_KBAND_KS.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_POSTDIV_EN);
	RG_PXP_TXPLL_KBAND_KS.hal.rg_pxp_txpll_mmd_prediv_mode = prediv_mode;	
	//YT add default value 1, set to 0
	RG_PXP_TXPLL_KBAND_KS.hal.rg_pxp_txpll_postdiv_en = postdiv_en;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_POSTDIV_EN,RG_PXP_TXPLL_KBAND_KS.dat.value);

	RG_PXP_TXPLL_TCL_LPF_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_LPF_BW);
	RG_PXP_TXPLL_TCL_LPF_EN.hal.rg_pxp_txpll_vcodiv = vcodiv;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_LPF_BW,RG_PXP_TXPLL_TCL_LPF_EN.dat.value);
}

static void TXPLL_KBand(u8 kband_div){
	rg_type_t(HAL_RG_PXP_TXPLL_KBAND_DIV) RG_PXP_TXPLL_KBAND_DIV;
	rg_type_t(HAL_RG_PXP_TXPLL_LPF_BWR) RG_PXP_TXPLL_LPF_BWR;
	if(dbg_print) printk("TXPLL_KBand\n");
	RG_PXP_TXPLL_KBAND_DIV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_KBAND_DIV);
	RG_PXP_TXPLL_KBAND_DIV.hal.rg_pxp_txpll_kband_kfc = 0x0;	
	RG_PXP_TXPLL_KBAND_DIV.hal.rg_pxp_txpll_kband_kf = 0x3;	
	RG_PXP_TXPLL_KBAND_DIV.hal.rg_pxp_txpll_kband_div = kband_div;
	RG_PXP_TXPLL_KBAND_DIV.hal.rg_pxp_txpll_kband_ks = 0x1;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_KBAND_DIV,RG_PXP_TXPLL_KBAND_DIV.dat.value);

	RG_PXP_TXPLL_LPF_BWR.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_LPF_BWR);
	RG_PXP_TXPLL_LPF_BWR.hal.rg_pxp_txpll_kband_option = 0x0;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_LPF_BWR,RG_PXP_TXPLL_LPF_BWR.dat.value);

}

static void TXPLL_TCL(u8 kband_vref,u8 amp_gain,u8 amp_vref,u8 lpf_bw,u8 lpf_en,u8 amp_en){
	rg_type_t(HAL_RG_PXP_TXPLL_TCL_KBAND_VREF) RG_PXP_TXPLL_TCL_KBAND_VREF;
	rg_type_t(HAL_RG_PXP_TXPLL_SDM_OUT) RG_PXP_TXPLL_SDM_OUT;
	rg_type_t(HAL_RG_PXP_TXPLL_TCL_AMP_VREF) RG_PXP_TXPLL_TCL_AMP_VREF;
	rg_type_t(HAL_RG_PXP_TXPLL_TCL_LPF_BW) RG_PXP_TXPLL_TCL_LPF_BW;		
	if(dbg_print) printk("TXPLL_TCL\n");
	
	RG_PXP_TXPLL_TCL_KBAND_VREF.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_KBAND_VREF);
	RG_PXP_TXPLL_TCL_KBAND_VREF.hal.rg_pxp_txpll_tcl_kband_vref = kband_vref;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_KBAND_VREF,RG_PXP_TXPLL_TCL_KBAND_VREF.dat.value);

	RG_PXP_TXPLL_SDM_OUT.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SDM_OUT);
	RG_PXP_TXPLL_SDM_OUT.hal.rg_pxp_txpll_tcl_amp_gain = amp_gain;
	RG_PXP_TXPLL_SDM_OUT.hal.rg_pxp_txpll_tcl_amp_en = amp_en;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_SDM_OUT,RG_PXP_TXPLL_SDM_OUT.dat.value);

	RG_PXP_TXPLL_TCL_AMP_VREF.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_AMP_VREF);
	RG_PXP_TXPLL_TCL_AMP_VREF.hal.rg_pxp_txpll_tcl_amp_vref = amp_vref;		
	RG_PXP_TXPLL_TCL_AMP_VREF.hal.rg_pxp_txpll_tcl_lpf_en = lpf_en;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_AMP_VREF,RG_PXP_TXPLL_TCL_AMP_VREF.dat.value);

	RG_PXP_TXPLL_TCL_LPF_BW.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_LPF_BW);
	RG_PXP_TXPLL_TCL_LPF_BW.hal.rg_pxp_txpll_tcl_lpf_bw = lpf_bw;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TXPLL_TCL_LPF_BW,RG_PXP_TXPLL_TCL_LPF_BW.dat.value);

	
}

//monitor setting
static void TXPLL_EN(u8 enable){
	rg_type_t(HAL_rg_force_da_pxp_txpll_ckout_en) rg_force_da_pxp_txpll_ckout_en;
	if(dbg_print) printk("TXPLL_EN\n");
	rg_force_da_pxp_txpll_ckout_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_txpll_ckout_en);
	rg_force_da_pxp_txpll_ckout_en.hal.rg_force_sel_da_pxp_txpll_en = 1;	
	rg_force_da_pxp_txpll_ckout_en.hal.rg_force_da_pxp_txpll_en = enable;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_txpll_ckout_en,rg_force_da_pxp_txpll_ckout_en.dat.value);
}

static void TXPLL_Out(u8 enable){
	rg_type_t(HAL_rg_force_da_pxp_txpll_ckout_en) rg_force_da_pxp_txpll_ckout_en;
	if(dbg_print) printk("TXPLL_Out\n");

	rg_force_da_pxp_txpll_ckout_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_txpll_ckout_en);
	rg_force_da_pxp_txpll_ckout_en.hal.rg_force_sel_da_pxp_txpll_ckout_en = 1;	
	rg_force_da_pxp_txpll_ckout_en.hal.rg_force_da_pxp_txpll_ckout_en = enable;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_txpll_ckout_en,rg_force_da_pxp_txpll_ckout_en.dat.value);
}

static void TXPLL_BringUp(u8 xSGMII){
	if(dbg_print) printk("TXPLL_BringUp\n");
	
	TXPLL_VCOLDO_Out();
	TXPLL_RSTB(B_OFF);	
	TXPLL_EN(OFF);
	switch (xSGMII){
		case USXGMII: //10.315G		
			TXPLL_SDM(0,0,1);
			TXPLL_SSC();
			TXPLL_LPF(0x0F,0x05,0x1f,0b10,0b1011,0b11000);
			TXPLL_VCO(0b01);
			TXPLL_PCW(0x08400000);
			TXPLL_KBand(0x4);
			TXPLL_DIV(0,0,0);
			TXPLL_TCL(0xf,0b11,0b01011,0,1,1);
			
			TXPLL_EN(ON);
			TXPLL_Out(ON);
			break;
		case HSGMII: //12.5G/4
			TXPLL_SDM(0,0,0);
			TXPLL_SSC();
			TXPLL_LPF(0x0A,0x05,0x1f,0b101,0,0) ;
			TXPLL_VCO(0b00);
			TXPLL_PCW(0x0A000000);
			TXPLL_KBand(0x4);
			TXPLL_DIV(0,1,0);
			TXPLL_TCL(0xf,0b11,0b01101,0,1,1);
			
			TXPLL_EN(1);
			TXPLL_Out(1);
			break;
		case SGMII:  //10G/8
			TXPLL_SDM(0,0,0);
			TXPLL_SSC();
			TXPLL_LPF(0x0F,0x05,0x1f,0b10,0b1011,0b11000);
			TXPLL_VCO(0b11);
			TXPLL_PCW(0x08000000);
			TXPLL_KBand(0x4);
			TXPLL_DIV(0,0,0);
			TXPLL_TCL(0xf,0b11,0b01011,0,1,1);
			
			TXPLL_EN(1);
			TXPLL_Out(1);
			break;
		default:
			TXPLL_SDM(0,0,1);
			TXPLL_SSC();
			TXPLL_LPF(0x0F,0x05,0x1f,0b10,0b1011,0b11000);
			TXPLL_VCO(0b01);
			TXPLL_PCW(0x08400000);
			TXPLL_KBand(0x4);
			TXPLL_DIV(0,0,0);
			TXPLL_TCL(0xf,0b11,0b01011,0,1,1);
			
			TXPLL_EN(1);
			TXPLL_Out(1);
			printk("waring!!! no such selection %x\n",xSGMII);
			break;
	}
}

static void RX_Path_Init(u8 Lane){	
	rg_type_t(HAL_SS_LCPLL_PWCTL_SETTING_1) SS_LCPLL_PWCTL_SETTING_1;	
	rg_type_t(HAL_RX_EXTRAL_CTRL) RX_EXTRAL_CTRL;	
	rg_type_t(HAL_RG_PXP_CDR0_PD_PICAL_CKD8_INV) RG_PXP_CDR0_PD_PICAL_CKD8_INV;	
	rg_type_t(HAL_RG_PXP_CDR1_PD_PICAL_CKD8_INV) RG_PXP_CDR1_PD_PICAL_CKD8_INV;
	rg_type_t(HAL_rg_force_da_pxp_aeq_rstb) rg_force_da_pxp_aeq_rstb;
	rg_type_t(HAL_RG_PXP_RX0_DAC_MON) RG_PXP_RX0_DAC_MON;
	rg_type_t(HAL_RG_PXP_CDR1_PR_BUF_IN_SR) RG_PXP_RX1_DAC_MON;	
	rg_type_t(HAL_RG_PXP_CDR0_PR_MONPI_EN) RG_PXP_CDR0_PR_MONPI_EN;	
	rg_type_t(HAL_RG_PXP_CDR1_PR_MONPI_EN) RG_PXP_CDR1_PR_MONPI_EN;
	rg_type_t(HAL_RG_PXP_CDR0_PR_COR_HBW_EN) RG_PXP_CDR0_PR_COR_HBW_EN;	
	rg_type_t(HAL_RG_PXP_CDR1_PR_COR_HBW_EN) RG_PXP_CDR1_PR_COR_HBW_EN;
	//rg_type_t(HAL_RG_PXP_RX0_PHYCK_DIV) RG_PXP_RX0_PHYCK_DIV;	
	//rg_type_t(HAL_RG_PXP_RX1_PHYCK_DIV) RG_PXP_RX1_PHYCK_DIV;
//Kris sim to add
	rg_type_t(HAL_RG_PXP_AEQ0_CFORCE) RG_PXP_AEQ0_CFORCE;
	rg_type_t(HAL_RG_PXP_AEQ1_CFORCE) RG_PXP_AEQ1_CFORCE;
	rg_type_t(HAL_RG_PXP_RX0_OSCAL_FORCE) RG_PXP_RX0_OSCAL_FORCE;	
	rg_type_t(HAL_RG_PXP_RX1_OSCAL_WATCH_WNDW) RG_PXP_RX1_OSCAL_WATCH_WNDW;
	rg_type_t(HAL_RX_DISB_MODE_4) RX_DISB_MODE_4;
	rg_type_t(HAL_SS_RX_FLL_5) SS_RX_FLL_5;
	rg_type_t(HAL_RG_PXP_RX0_DAC_D0_BYPASS_AEQ) RG_PXP_RX0_DAC_D0_BYPASS_AEQ;
	rg_type_t(HAL_RG_PXP_RX1_FE_PEAKING_CTRL_LSB) RG_PXP_RX1_FE_PEAKING_CTRL_LSB;
	rg_type_t(HAL_RG_PXP_RX1_DAC_D1_BYPASS_AEQ) RG_PXP_RX1_DAC_D1_BYPASS_AEQ;
	rg_type_t(HAL_RG_PXP_RX0_DAC_EYE_BYPASS_AEQ) RG_PXP_RX0_DAC_EYE_BYPASS_AEQ;
	rg_type_t(HAL_RG_PXP_RX0_FE_VB_EQ2_EN) RG_PXP_RX0_FE_VB_EQ2_EN;	
	rg_type_t(HAL_RG_PXP_RX1_FE_VB_EQ1_EN) RG_PXP_RX1_FE_VB_EQ1_EN;
	rg_type_t(HAL_rg_force_da_pxp_aeq_bypass) rg_force_da_pxp_aeq_bypass;	
	if(dbg_print) printk("RX_Path_Init\n");
	
	if(Lane == 0){
	SS_RX_FLL_5.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FLL_5);
	SS_RX_FLL_5.hal.rg_fll_idac_max = 0x3FF;
	SS_RX_FLL_5.hal.rg_fll_idac_min = 0x400;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FLL_5,SS_RX_FLL_5.dat.value);
	}
	
	if(Lane == 1){
	SS_RX_FLL_5.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FLL_5_L1);
	SS_RX_FLL_5.hal.rg_fll_idac_max = 0x3FF;
	SS_RX_FLL_5.hal.rg_fll_idac_min = 0x400;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FLL_5_L1,SS_RX_FLL_5.dat.value);
	}


	if(Lane == 0){
	RG_PXP_RX0_DAC_D0_BYPASS_AEQ.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_DAC_D0_BYPASS_AEQ);
	RG_PXP_RX0_DAC_D0_BYPASS_AEQ.hal.rg_pxp_rx0_dac_d0_bypass_aeq = 1;
	RG_PXP_RX0_DAC_D0_BYPASS_AEQ.hal.rg_pxp_rx0_dac_e1_bypass_aeq = 1;
	RG_PXP_RX0_DAC_D0_BYPASS_AEQ.hal.rg_pxp_rx0_dac_e0_bypass_aeq = 1;	
	RG_PXP_RX0_DAC_D0_BYPASS_AEQ.hal.rg_pxp_rx0_dac_d1_bypass_aeq = 1;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_DAC_D0_BYPASS_AEQ,RG_PXP_RX0_DAC_D0_BYPASS_AEQ.dat.value);
	
	
	RG_PXP_RX0_DAC_EYE_BYPASS_AEQ.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_DAC_EYE_BYPASS_AEQ);
	RG_PXP_RX0_DAC_EYE_BYPASS_AEQ.hal.rg_pxp_rx0_dac_eye_bypass_aeq = 1;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_DAC_EYE_BYPASS_AEQ,RG_PXP_RX0_DAC_EYE_BYPASS_AEQ.dat.value);
	}


	if(Lane == 1){
	RG_PXP_RX1_FE_PEAKING_CTRL_LSB.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_PEAKING_CTRL_LSB);
	RG_PXP_RX1_FE_PEAKING_CTRL_LSB.hal.rg_pxp_rx1_dac_d0_bypass_aeq = 1;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_PEAKING_CTRL_LSB,RG_PXP_RX1_FE_PEAKING_CTRL_LSB.dat.value);

	RG_PXP_RX1_DAC_D1_BYPASS_AEQ.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_DAC_D1_BYPASS_AEQ);
	RG_PXP_RX1_DAC_D1_BYPASS_AEQ.hal.rg_pxp_rx1_dac_eye_bypass_aeq = 1;
	RG_PXP_RX1_DAC_D1_BYPASS_AEQ.hal.rg_pxp_rx1_dac_e1_bypass_aeq = 1;
	RG_PXP_RX1_DAC_D1_BYPASS_AEQ.hal.rg_pxp_rx1_dac_e0_bypass_aeq = 1;	
	RG_PXP_RX1_DAC_D1_BYPASS_AEQ.hal.rg_pxp_rx1_dac_d1_bypass_aeq = 1;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_DAC_D1_BYPASS_AEQ,RG_PXP_RX1_DAC_D1_BYPASS_AEQ.dat.value);
	}

	if (Lane == 0){
	RG_PXP_RX0_FE_VB_EQ2_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_FE_VB_EQ2_EN);
	RG_PXP_RX0_FE_VB_EQ2_EN.hal.rg_pxp_rx0_fe_vcm_gen_pwdb = 1;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_FE_VB_EQ2_EN,RG_PXP_RX0_FE_VB_EQ2_EN.dat.value);
	}

	if (Lane == 1){
	RG_PXP_RX1_FE_VB_EQ1_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_VB_EQ1_EN);
	RG_PXP_RX1_FE_VB_EQ1_EN.hal.rg_pxp_rx1_fe_vcm_gen_pwdb = 1;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_VB_EQ1_EN,RG_PXP_RX1_FE_VB_EQ1_EN.dat.value);
	}

	if (Lane == 0){
	RG_PXP_AEQ0_CFORCE.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_AEQ0_CFORCE);
	RG_PXP_AEQ0_CFORCE.hal.rg_pxp_aeq0_oforce = 1<<9; 
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_AEQ0_CFORCE,RG_PXP_AEQ0_CFORCE.dat.value);
	}

	if (Lane == 1){
	RG_PXP_AEQ1_CFORCE.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_AEQ1_CFORCE);
	RG_PXP_AEQ1_CFORCE.hal.rg_pxp_aeq1_oforce = 1<<9; 
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_AEQ1_CFORCE,RG_PXP_AEQ1_CFORCE.dat.value);
	}
	
	if (Lane == 0){
	RG_PXP_RX0_OSCAL_FORCE.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_OSCAL_FORCE);
	RG_PXP_RX0_OSCAL_FORCE.hal.rg_pxp_rx0_oscal_force = 0x3FF;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_OSCAL_FORCE,RG_PXP_RX0_OSCAL_FORCE.dat.value);
	}

	if (Lane == 1){
	RG_PXP_RX1_OSCAL_WATCH_WNDW.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_OSCAL_WATCH_WNDW);
	RG_PXP_RX1_OSCAL_WATCH_WNDW.hal.rg_pxp_rx1_oscal_force = 0x3FF;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_OSCAL_WATCH_WNDW,RG_PXP_RX1_OSCAL_WATCH_WNDW.dat.value);
	}
	
	if (Lane == 0){
	RX_DISB_MODE_4.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_4);
	RX_DISB_MODE_4.hal.rg_disb_blwc_offset = 0; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_4,RX_DISB_MODE_4.dat.value);
	}

	if (Lane == 1){
	RX_DISB_MODE_4.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_4_L1);
	RX_DISB_MODE_4.hal.rg_disb_blwc_offset = 0; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_4_L1,RX_DISB_MODE_4.dat.value);
	}	
//&&&
	if (Lane == 0){
	SS_LCPLL_PWCTL_SETTING_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_1);
	SS_LCPLL_PWCTL_SETTING_1.hal.rg_lcpll_man_pwdb = 1;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_1,SS_LCPLL_PWCTL_SETTING_1.dat.value);
	}

	if (Lane == 1){	
	SS_LCPLL_PWCTL_SETTING_1.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_1_L1);
	SS_LCPLL_PWCTL_SETTING_1.hal.rg_lcpll_man_pwdb = 1;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_1_L1,SS_LCPLL_PWCTL_SETTING_1.dat.value);
	}

	if (Lane == 0){
	RX_EXTRAL_CTRL.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_EXTRAL_CTRL);
	RX_EXTRAL_CTRL.hal.rg_disb_leq = 0x0; //select new eye scan
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_EXTRAL_CTRL,RX_EXTRAL_CTRL.dat.value);
	}
	
	if (Lane == 1){	
	RX_EXTRAL_CTRL.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_EXTRAL_CTRL_L1);
	RX_EXTRAL_CTRL.hal.rg_disb_leq = 0x0;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_EXTRAL_CTRL_L1,RX_EXTRAL_CTRL.dat.value);
	}

	if (Lane == 0){
	RG_PXP_CDR0_PD_PICAL_CKD8_INV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PD_PICAL_CKD8_INV);
	RG_PXP_CDR0_PD_PICAL_CKD8_INV.hal.rg_pxp_cdr0_pd_edge_dis = 0x0; //dis = 1 when osr /2~8 	
	RG_PXP_CDR0_PD_PICAL_CKD8_INV.hal.rg_pxp_cdr0_pd_pical_ckd8_inv = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PD_PICAL_CKD8_INV,RG_PXP_CDR0_PD_PICAL_CKD8_INV.dat.value);
	}

	if (Lane == 1){		
	RG_PXP_CDR1_PD_PICAL_CKD8_INV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PD_PICAL_CKD8_INV);
	RG_PXP_CDR1_PD_PICAL_CKD8_INV.hal.rg_pxp_cdr1_pd_edge_dis = 0x0;	
	RG_PXP_CDR1_PD_PICAL_CKD8_INV.hal.rg_pxp_cdr1_pd_pical_ckd8_inv = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PD_PICAL_CKD8_INV,RG_PXP_CDR1_PD_PICAL_CKD8_INV.dat.value);
	}


	if (Lane == 0){		
	rg_force_da_pxp_aeq_rstb.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_rstb);
	rg_force_da_pxp_aeq_rstb.hal.rg_force_sel_da_pxp_cdr_injck_sel = 0x1; //inj reference clk from jcpll(0) or txpll(1)	
	rg_force_da_pxp_aeq_rstb.hal.rg_force_da_pxp_cdr_injck_sel = 0x1;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_rstb,rg_force_da_pxp_aeq_rstb.dat.value);
	}	

	if (Lane == 1){		
	rg_force_da_pxp_aeq_rstb.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_rstb_L1);
	rg_force_da_pxp_aeq_rstb.hal.rg_force_sel_da_pxp_cdr_injck_sel = 0x1;	
	rg_force_da_pxp_aeq_rstb.hal.rg_force_da_pxp_cdr_injck_sel = 0x1;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_rstb_L1,rg_force_da_pxp_aeq_rstb.dat.value);
	}

	if (Lane == 0){		
	RG_PXP_RX0_DAC_MON.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_DAC_MON);
	RG_PXP_RX0_DAC_MON.hal.rg_pxp_rx0_dac_mon = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_DAC_MON,RG_PXP_RX0_DAC_MON.dat.value);
	}
	
	if (Lane == 1){		
	RG_PXP_RX1_DAC_MON.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_BUF_IN_SR);
	RG_PXP_RX1_DAC_MON.hal.rg_pxp_rx1_dac_mon = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_BUF_IN_SR,RG_PXP_RX1_DAC_MON.dat.value);
	}
	
	if (Lane == 0){		
	RG_PXP_CDR0_PR_MONPI_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_MONPI_EN);
	RG_PXP_CDR0_PR_MONPI_EN.hal.rg_pxp_cdr0_pr_xfick_en = 0x1;
	RG_PXP_CDR0_PR_MONPI_EN.hal.rg_pxp_cdr0_pr_monpi_en = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_MONPI_EN,RG_PXP_CDR0_PR_MONPI_EN.dat.value);
	}
	
	if (Lane == 1){		
	RG_PXP_CDR1_PR_MONPI_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_MONPI_EN);
	RG_PXP_CDR1_PR_MONPI_EN.hal.rg_pxp_cdr1_pr_xfick_en = 0x1;
	RG_PXP_CDR1_PR_MONPI_EN.hal.rg_pxp_cdr1_pr_monpi_en = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_MONPI_EN,RG_PXP_CDR1_PR_MONPI_EN.dat.value);
	}


	if (Lane == 0){		
	RG_PXP_CDR0_PR_COR_HBW_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_COR_HBW_EN);
	RG_PXP_CDR0_PR_COR_HBW_EN.hal.rg_pxp_cdr0_pr_monpr_en = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_COR_HBW_EN,RG_PXP_CDR0_PR_COR_HBW_EN.dat.value);
	}
	
	if (Lane == 1){		
	RG_PXP_CDR1_PR_COR_HBW_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_COR_HBW_EN);
	RG_PXP_CDR1_PR_COR_HBW_EN.hal.rg_pxp_cdr1_pr_monpr_en = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_COR_HBW_EN,RG_PXP_CDR1_PR_COR_HBW_EN.dat.value);
	}

	if (Lane == 0){		
	rg_force_da_pxp_aeq_bypass.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_bypass);	
	rg_force_da_pxp_aeq_bypass.hal.rg_force_sel_da_pxp_aeq_ckon = 0x1;
        rg_force_da_pxp_aeq_bypass.hal.rg_force_da_pxp_aeq_ckon = 0x0;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_bypass,rg_force_da_pxp_aeq_bypass.dat.value);
	}

	
	if (Lane == 1){		
		rg_force_da_pxp_aeq_bypass.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_bypass_L1);	
	rg_force_da_pxp_aeq_bypass.hal.rg_force_sel_da_pxp_aeq_ckon = 0x1;
        rg_force_da_pxp_aeq_bypass.hal.rg_force_da_pxp_aeq_ckon = 0x0;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_bypass_L1,rg_force_da_pxp_aeq_bypass.dat.value);
	}
	
	#if 0
	//L0
	RG_PXP_RX0_PHYCK_DIV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_PHYCK_DIV);
	RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_tdc_ck_sel = 0x1;
	RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_phyck_sel = 0x1;
	RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_phyck_div = 0x42;
	RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_phyck_rstb = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_PHYCK_DIV,RG_PXP_RX0_PHYCK_DIV.dat.value);
	//L1
	RG_PXP_RX1_PHYCK_DIV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_PHYCK_DIV);
	RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_tdc_ck_sel = 0x1;
	RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_phyck_sel = 0x1;
	RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_phyck_div = 0x42;
	RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_phyck_rstb = 0x0;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_PHYCK_DIV,RG_PXP_RX1_PHYCK_DIV.dat.value);
	#endif
}
static void RX_OSR(u8 OSR,u8 Lane)
{	
	rg_type_t(HAL_rg_force_da_pxp_aeq_speed) rg_force_da_pxp_aeq_speed;
	rg_type_t(HAL_RG_PXP_CDR0_PD_PICAL_CKD8_INV) RG_PXP_CDR0_PD_PICAL_CKD8_INV;		
	rg_type_t(HAL_RG_PXP_CDR1_PD_PICAL_CKD8_INV) RG_PXP_CDR1_PD_PICAL_CKD8_INV;
	if(dbg_print) printk("RX_OSR\n");

	if(Lane == 0){
	rg_force_da_pxp_aeq_speed.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_speed);
	rg_force_da_pxp_aeq_speed.hal.rg_force_sel_da_pxp_rx_osr_sel = 0x1;
	rg_force_da_pxp_aeq_speed.hal.rg_force_da_pxp_rx_osr_sel = OSR;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_speed,rg_force_da_pxp_aeq_speed.dat.value);
	}
	else{
	rg_force_da_pxp_aeq_speed.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_speed_L1);
	rg_force_da_pxp_aeq_speed.hal.rg_force_sel_da_pxp_rx_osr_sel = 0x1;
	rg_force_da_pxp_aeq_speed.hal.rg_force_da_pxp_rx_osr_sel = OSR;		
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_aeq_speed_L1,rg_force_da_pxp_aeq_speed.dat.value);
	}

	if(Lane == 0){
	RG_PXP_CDR0_PD_PICAL_CKD8_INV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PD_PICAL_CKD8_INV);
	RG_PXP_CDR0_PD_PICAL_CKD8_INV.hal.rg_pxp_cdr0_pd_edge_dis = OSR > 0? 1:0; //dis = 1 when osr /2~8	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PD_PICAL_CKD8_INV,RG_PXP_CDR0_PD_PICAL_CKD8_INV.dat.value);
	}
	else{
	RG_PXP_CDR1_PD_PICAL_CKD8_INV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PD_PICAL_CKD8_INV);
	RG_PXP_CDR1_PD_PICAL_CKD8_INV.hal.rg_pxp_cdr1_pd_edge_dis = OSR > 0? 1:0;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PD_PICAL_CKD8_INV,RG_PXP_CDR1_PD_PICAL_CKD8_INV.dat.value);
}
}
static void RX_CDR_xxx_Pwdb(u8 SW, u8 Lane){	
	rg_type_t(HAL_rg_force_da_pxp_cdr_pr_pieye_pwdb) rg_force_da_pxp_cdr_pr_pieye_pwdb;
	rg_type_t(HAL_rg_force_da_pxp_cdr_pd_pwdb) rg_force_da_pxp_cdr_pd_pwdb;
	rg_type_t(HAL_rg_force_da_pxp_rx_fe_pwdb) rg_force_da_pxp_rx_fe_pwdb;
	rg_type_t(HAL_rg_force_da_pxp_rx_scan_rst_b) rg_force_da_pxp_rx_scan_rst_b;
	rg_type_t(HAL_SS_DA_XPON_PWDB_0) SS_DA_XPON_PWDB_0;	
	if(dbg_print) printk("RX_CDR_xxx_Pwdb\n");

	if(Lane == 0){
	rg_force_da_pxp_cdr_pr_pieye_pwdb.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pr_pieye_pwdb);
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_sel_da_pxp_cdr_pr_pwdb = 1;	
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_da_pxp_cdr_pr_pwdb = SW;
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_sel_da_pxp_cdr_pr_pieye_pwdb = 1;
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_da_pxp_cdr_pr_pieye_pwdb = SW;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pr_pieye_pwdb,rg_force_da_pxp_cdr_pr_pieye_pwdb.dat.value);

	rg_force_da_pxp_cdr_pd_pwdb.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pd_pwdb);
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_sel_da_pxp_cdr_pr_kband_rstb = 0x0;	
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_da_pxp_cdr_pr_kband_rstb = 0x0;	
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_sel_da_pxp_cdr_pd_pwdb = 1;	
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_da_pxp_cdr_pd_pwdb = SW;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pd_pwdb,rg_force_da_pxp_cdr_pd_pwdb.dat.value);

	rg_force_da_pxp_rx_fe_pwdb.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_fe_pwdb);
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_sel_da_pxp_rx_pdoscal_en = 0x0; //default value ok
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_da_pxp_rx_pdoscal_en = 0x0;
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_sel_da_pxp_rx_fe_pwdb = 1;
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_da_pxp_rx_fe_pwdb = SW;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_fe_pwdb,rg_force_da_pxp_rx_fe_pwdb.dat.value);

	rg_force_da_pxp_rx_scan_rst_b.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_scan_rst_b);
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_sel_da_pxp_rx_sigdet_pwdb = 1;
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_da_pxp_rx_sigdet_pwdb = SW;
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_sel_da_pxp_rx_scan_rst_b = 0x0; //debug mode, default value ok 
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_da_pxp_rx_scan_rst_b = 0x0; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_scan_rst_b,rg_force_da_pxp_rx_scan_rst_b.dat.value);

	SS_DA_XPON_PWDB_0.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_0);
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_cdr_pd_pwdb = SW;
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_cdr_pr_pieye_pwdb = SW;
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_cdr_pr_pwdb = SW;
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_rx_fe_pwdb = SW;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_0,SS_DA_XPON_PWDB_0.dat.value);
	}
	
	if(Lane == 1){
	rg_force_da_pxp_cdr_pr_pieye_pwdb.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pr_pieye_pwdb_L1);
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_sel_da_pxp_cdr_pr_pwdb = 1;	
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_da_pxp_cdr_pr_pwdb = SW;
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_sel_da_pxp_cdr_pr_pieye_pwdb = 1;
	rg_force_da_pxp_cdr_pr_pieye_pwdb.hal.rg_force_da_pxp_cdr_pr_pieye_pwdb = SW;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pr_pieye_pwdb_L1,rg_force_da_pxp_cdr_pr_pieye_pwdb.dat.value);

	rg_force_da_pxp_cdr_pd_pwdb.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pd_pwdb_L1);
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_sel_da_pxp_cdr_pr_kband_rstb = 0x0;	
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_da_pxp_cdr_pr_kband_rstb = 0x0;	
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_sel_da_pxp_cdr_pd_pwdb = 1;	
	rg_force_da_pxp_cdr_pd_pwdb.hal.rg_force_da_pxp_cdr_pd_pwdb = SW;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_cdr_pd_pwdb_L1,rg_force_da_pxp_cdr_pd_pwdb.dat.value);

	rg_force_da_pxp_rx_fe_pwdb.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_fe_pwdb_L1);
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_sel_da_pxp_rx_pdoscal_en = 0x0;
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_da_pxp_rx_pdoscal_en = 0x0;
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_sel_da_pxp_rx_fe_pwdb = 1;
	rg_force_da_pxp_rx_fe_pwdb.hal.rg_force_da_pxp_rx_fe_pwdb = SW;	
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_fe_pwdb_L1,rg_force_da_pxp_rx_fe_pwdb.dat.value);

	rg_force_da_pxp_rx_scan_rst_b.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_scan_rst_b_L1);
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_sel_da_pxp_rx_sigdet_pwdb = 1;
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_da_pxp_rx_sigdet_pwdb = SW;
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_sel_da_pxp_rx_scan_rst_b = 0x0;
	rg_force_da_pxp_rx_scan_rst_b.hal.rg_force_da_pxp_rx_scan_rst_b = 0x0;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_rx_scan_rst_b_L1,rg_force_da_pxp_rx_scan_rst_b.dat.value);

	SS_DA_XPON_PWDB_0.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_0_L1);
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_cdr_pd_pwdb = SW;
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_cdr_pr_pieye_pwdb = SW;
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_cdr_pr_pwdb = SW;
	SS_DA_XPON_PWDB_0.hal.rg_da_xpon_rx_fe_pwdb = SW;	
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_0_L1,SS_DA_XPON_PWDB_0.dat.value);
}
}
static void RX_SYS_En(u8 on,u8 Lane){	
	rg_type_t(HAL_ADD_RX_SYS_EN_SEL_0) ADD_RX_SYS_EN_SEL_0;
	rg_type_t(HAL_SS_LCPLL_PWCTL_SETTING_0) SS_LCPLL_PWCTL_SETTING_0;
	if(dbg_print) printk("RX_SYS_En\n");
	//depend on lcpllen enable

	if(Lane == 0){
	ADD_RX_SYS_EN_SEL_0.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_RX_SYS_EN_SEL_0);
	ADD_RX_SYS_EN_SEL_0.hal.rg_da_rx_sys_en_sel = on;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_RX_SYS_EN_SEL_0,ADD_RX_SYS_EN_SEL_0.dat.value);

	SS_LCPLL_PWCTL_SETTING_0.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_0);
	SS_LCPLL_PWCTL_SETTING_0.hal.rg_sw_lcpll_en = 1; //old structure, no use
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_0,SS_LCPLL_PWCTL_SETTING_0.dat.value);
	}

	
	if(Lane == 1){
		ADD_RX_SYS_EN_SEL_0.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_RX_SYS_EN_SEL_0_L1);
		ADD_RX_SYS_EN_SEL_0.hal.rg_da_rx_sys_en_sel = on;
		RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_RX_SYS_EN_SEL_0_L1,ADD_RX_SYS_EN_SEL_0.dat.value);
	
	SS_LCPLL_PWCTL_SETTING_0.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_0_L1);
	SS_LCPLL_PWCTL_SETTING_0.hal.rg_sw_lcpll_en = 1; //enable = statble stable = jc*tx*lc statble
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_LCPLL_PWCTL_SETTING_0_L1,SS_LCPLL_PWCTL_SETTING_0.dat.value);
}
}

static void RX_Cal_En(u8 en,u8 Lane){
	//Use default value
}


static void CDR_LPF_RATIO(u8 ratio, u8 Lane)
{	
	rg_type_t(HAL_RG_PXP_CDR0_LPF_RATIO) RG_PXP_CDR0_LPF_RATIO;
	rg_type_t(HAL_RG_PXP_CDR1_LPF_RATIO) RG_PXP_CDR1_LPF_RATIO;
	if(dbg_print) printk("CDR_LPF_RATIO\n");

	if(Lane == 0){
	RG_PXP_CDR0_LPF_RATIO.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_LPF_RATIO);
	RG_PXP_CDR0_LPF_RATIO.hal.rg_pxp_cdr0_lpf_top_lim = 0x20000;	
		RG_PXP_CDR0_LPF_RATIO.hal.rg_pxp_cdr0_lpf_ratio = ratio;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_LPF_RATIO,RG_PXP_CDR0_LPF_RATIO.dat.value);
	}

	if(Lane == 1){
	RG_PXP_CDR1_LPF_RATIO.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_LPF_RATIO);
	RG_PXP_CDR1_LPF_RATIO.hal.rg_pxp_cdr1_lpf_top_lim = 0x20000;	
		RG_PXP_CDR1_LPF_RATIO.hal.rg_pxp_cdr1_lpf_ratio = ratio;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_LPF_RATIO,RG_PXP_CDR1_LPF_RATIO.dat.value);
}
}

static void CDR_PR(u8 dac,u8 band,u8 Lane)
{	
	rg_type_t(HAL_RG_PXP_CDR0_PR_VREG_IBAND_VAL) RG_PXP_CDR0_PR_VREG_IBAND_VAL;
	rg_type_t(HAL_RG_PXP_CDR0_PR_BETA_DAC) RG_PXP_CDR0_PR_BETA_DAC;
	
	rg_type_t(HAL_RG_PXP_CDR1_PR_VREG_IBAND_VAL) RG_PXP_CDR1_PR_VREG_IBAND_VAL;
	rg_type_t(HAL_RG_PXP_CDR1_PR_BETA_DAC) RG_PXP_CDR1_PR_BETA_DAC;
	if(dbg_print) printk("CDR_PR\n");

	if(Lane == 0){
	RG_PXP_CDR0_PR_BETA_DAC.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_BETA_DAC);
	RG_PXP_CDR0_PR_BETA_DAC.hal.rg_pxp_cdr0_pr_kband_div = 0x4;
	RG_PXP_CDR0_PR_BETA_DAC.hal.rg_pxp_cdr0_pr_beta_sel = 0x1;
	RG_PXP_CDR0_PR_BETA_DAC.hal.rg_pxp_cdr0_pr_vcoadc_os = 0x8;
	RG_PXP_CDR0_PR_BETA_DAC.hal.rg_pxp_cdr0_pr_beta_dac = dac;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_BETA_DAC,RG_PXP_CDR0_PR_BETA_DAC.dat.value);
	
	RG_PXP_CDR0_PR_VREG_IBAND_VAL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_VREG_IBAND_VAL);
	RG_PXP_CDR0_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr0_pr_fbksel = 0x0;
	RG_PXP_CDR0_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr0_pr_dac_band = band;
	RG_PXP_CDR0_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr0_pr_vreg_ckbuf_val = 0x6;
	RG_PXP_CDR0_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr0_pr_vreg_iband_val = 0x6;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_VREG_IBAND_VAL,RG_PXP_CDR0_PR_VREG_IBAND_VAL.dat.value);
	}
	if(Lane == 1){
	RG_PXP_CDR1_PR_BETA_DAC.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_BETA_DAC);
	RG_PXP_CDR1_PR_BETA_DAC.hal.rg_pxp_cdr1_pr_kband_div = 0x4;
	RG_PXP_CDR1_PR_BETA_DAC.hal.rg_pxp_cdr1_pr_beta_sel = 0x1;
	RG_PXP_CDR1_PR_BETA_DAC.hal.rg_pxp_cdr1_pr_vcoadc_os = 0x8;
	RG_PXP_CDR1_PR_BETA_DAC.hal.rg_pxp_cdr1_pr_beta_dac = dac;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_BETA_DAC,RG_PXP_CDR1_PR_BETA_DAC.dat.value);
		
	RG_PXP_CDR1_PR_VREG_IBAND_VAL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_VREG_IBAND_VAL);
	RG_PXP_CDR1_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr1_pr_fbksel = 0x0;
	RG_PXP_CDR1_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr1_pr_dac_band = band;
	RG_PXP_CDR1_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr1_pr_vreg_ckbuf_val = 0x6;
	RG_PXP_CDR1_PR_VREG_IBAND_VAL.hal.rg_pxp_cdr1_pr_vreg_iband_val = 0x6;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_VREG_IBAND_VAL,RG_PXP_CDR1_PR_VREG_IBAND_VAL.dat.value);
	}
}

static void RX_BySerdes(u8 xsgmii,u8 Lane){	
	if(dbg_print) printk("RX_BySerdes\n");
	switch(xsgmii){
		case USXGMII:
			RX_OSR(0b00,Lane);
			CDR_LPF_RATIO(0b00,Lane);
			CDR_PR(0b0001000,0b01000,Lane);
			break;
		case HSGMII:			
			RX_OSR(0b01,Lane);
			CDR_LPF_RATIO(0b01,Lane);
			CDR_PR(0b0000110,0b00110,Lane);
			break;
		case SGMII:			
			RX_OSR(0b11,Lane);
			CDR_LPF_RATIO(0b11,Lane);
			CDR_PR(0b0001000,0b01000,Lane);
			break;
		default:			
			RX_OSR(0b00,Lane);
			CDR_LPF_RATIO(0b00,Lane);
			CDR_PR(0b0001000,0b01000,Lane);
			break;
	}
}

	
//kris flow
static void RX_EYE_Mon(u8 Lane){	
	rg_type_t(HAL_PHY_EQ_CTRL_2) PHY_EQ_CTRL_2;
	rg_type_t(HAL_RX_EYE_TOP_EYECNT_CTRL_2) RX_EYE_TOP_EYECNT_CTRL_2;
	if(dbg_print) printk("RX_EYE_Mon\n");

	if(Lane == 0){
	PHY_EQ_CTRL_2.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PHY_EQ_CTRL_2);
	PHY_EQ_CTRL_2.hal.rg_eq_debug_sel = 0x0;
	PHY_EQ_CTRL_2.hal.rg_fom_num_order = 0x1; 
	PHY_EQ_CTRL_2.hal.rg_a_sel = 0x3; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PHY_EQ_CTRL_2,PHY_EQ_CTRL_2.dat.value);
	
	RX_EYE_TOP_EYECNT_CTRL_2.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_EYE_TOP_EYECNT_CTRL_2);
	RX_EYE_TOP_EYECNT_CTRL_2.hal.rg_data_shift = 0x0;	
	RX_EYE_TOP_EYECNT_CTRL_2.hal.rg_eyecnt_fast = 0x1; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_EYE_TOP_EYECNT_CTRL_2,RX_EYE_TOP_EYECNT_CTRL_2.dat.value);
	}

	if(Lane == 1){
	PHY_EQ_CTRL_2.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PHY_EQ_CTRL_2_L1);
	PHY_EQ_CTRL_2.hal.rg_eq_debug_sel = 0x0;
	PHY_EQ_CTRL_2.hal.rg_fom_num_order = 0x1; 
	PHY_EQ_CTRL_2.hal.rg_a_sel = 0x3; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PHY_EQ_CTRL_2_L1,PHY_EQ_CTRL_2.dat.value);
	
	RX_EYE_TOP_EYECNT_CTRL_2.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_EYE_TOP_EYECNT_CTRL_2_L1);
	RX_EYE_TOP_EYECNT_CTRL_2.hal.rg_data_shift = 0x0;	
	RX_EYE_TOP_EYECNT_CTRL_2.hal.rg_eyecnt_fast = 0x1; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_EYE_TOP_EYECNT_CTRL_2_L1,RX_EYE_TOP_EYECNT_CTRL_2.dat.value);
}
}
static void RX_CMLEQ_EN(u8 en,u8 Lane){	
	rg_type_t(HAL_RG_PXP_RX0_SIGDET_VTH_SEL) RG_PXP_RX0_SIGDET_VTH_SEL;	
	rg_type_t(HAL_RG_PXP_RX0_FE_VB_EQ2_EN) RG_PXP_RX0_FE_VB_EQ2_EN;
	rg_type_t(HAL_RG_PXP_RX1_FE_VB_EQ1_EN) RG_PXP_RX1_FE_VB_EQ1_EN;
	rg_type_t(HAL_RG_PXP_RX1_FE_50OHMS_SEL) RG_PXP_RX1_FE_50OHMS_SEL;
	if(dbg_print) printk("RX_CMLEQ_EN\n");
	
	if(Lane == 0){
	RG_PXP_RX0_SIGDET_VTH_SEL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_SIGDET_VTH_SEL);
	RG_PXP_RX0_SIGDET_VTH_SEL.hal.rg_pxp_rx0_fe_vb_eq1_en = en;	
	RG_PXP_RX0_SIGDET_VTH_SEL.hal.rg_pxp_rx0_fe_eq_hzen = 0x0;//old structure, no use	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_SIGDET_VTH_SEL,RG_PXP_RX0_SIGDET_VTH_SEL.dat.value);
	
	RG_PXP_RX0_FE_VB_EQ2_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_FE_VB_EQ2_EN);
	RG_PXP_RX0_FE_VB_EQ2_EN.hal.rg_pxp_rx0_fe_vb_eq3_en = en;
	RG_PXP_RX0_FE_VB_EQ2_EN.hal.rg_pxp_rx0_fe_vb_eq2_en = en;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_FE_VB_EQ2_EN,RG_PXP_RX0_FE_VB_EQ2_EN.dat.value);
	}
	
	if(Lane == 1){
	RG_PXP_RX1_FE_VB_EQ1_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_VB_EQ1_EN);
	RG_PXP_RX1_FE_VB_EQ1_EN.hal.rg_pxp_rx1_fe_vb_eq1_en = en; 
	RG_PXP_RX1_FE_VB_EQ1_EN.hal.rg_pxp_rx1_fe_vb_eq2_en = en;
	RG_PXP_RX1_FE_VB_EQ1_EN.hal.rg_pxp_rx1_fe_vb_eq3_en = en;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_VB_EQ1_EN,RG_PXP_RX1_FE_VB_EQ1_EN.dat.value);

	RG_PXP_RX1_FE_50OHMS_SEL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_50OHMS_SEL);
	RG_PXP_RX1_FE_50OHMS_SEL.hal.rg_pxp_rx1_fe_eq_hzen = 0x0;//old structure, no use 
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_FE_50OHMS_SEL,RG_PXP_RX1_FE_50OHMS_SEL.dat.value);
}	
}	
static void RX_rate_ctrl(u8 xsgmii,u8 Lane){
	rg_type_t(HAL_ADD_DIG_RESERVE_29) ADD_DIG_RESERVE_29;
	if(dbg_print) printk("RX_rate_ctrl\n");
	if(Lane == 0)		
	ADD_DIG_RESERVE_29.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29);
	else
		ADD_DIG_RESERVE_29.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29_L1);
	
	ADD_DIG_RESERVE_29.dat.value &= ~(0b11<<4);
    if (xsgmii == 0)
        ADD_DIG_RESERVE_29.dat.value |= (0b10<<4);
    else if (xsgmii == 1)
        ADD_DIG_RESERVE_29.dat.value |= (0b00<<4);
    else if(xsgmii == 2)
        ADD_DIG_RESERVE_29.dat.value |= (0b00<<4);
	else
		ADD_DIG_RESERVE_29.dat.value |= (0b10<<4);
	
	if(Lane == 0)		
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29,ADD_DIG_RESERVE_29.dat.value);
	else
		RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29_L1,ADD_DIG_RESERVE_29.dat.value);

}

static void RX_REV(u8 Lane){
	rg_type_t(HAL_RG_PXP_RX0_REV_0) RG_PXP_RX0_REV_0;
	rg_type_t(HAL_RG_PXP_RX1_REV_0) RG_PXP_RX1_REV_0;	
	
	if(dbg_print) printk("RX_REV\n");

	if(Lane == 0){
	RG_PXP_RX0_REV_0.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_REV_0);
	RG_PXP_RX0_REV_0.hal.rg_pxp_rx0_rev_1 &= ~(0x03<<2);
    RG_PXP_RX0_REV_0.hal.rg_pxp_rx0_rev_1 |= 0b00<<2;
    RG_PXP_RX0_REV_0.hal.rg_pxp_rx0_rev_1 &= ~(0x07<<4);
    RG_PXP_RX0_REV_0.hal.rg_pxp_rx0_rev_1 |= 0b100<<4;
    RG_PXP_RX0_REV_0.hal.rg_pxp_rx0_rev_1 &= ~(0x07<<8);
    RG_PXP_RX0_REV_0.hal.rg_pxp_rx0_rev_1 |= 0b100<<4;     
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_REV_0,RG_PXP_RX0_REV_0.dat.value);
	}
	if(Lane == 1){
	RG_PXP_RX1_REV_0.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_REV_0);
	RG_PXP_RX1_REV_0.hal.rg_pxp_rx1_rev_1 &= ~(0x03<<2);
    RG_PXP_RX1_REV_0.hal.rg_pxp_rx1_rev_1 |= 0b00<<2;
    RG_PXP_RX1_REV_0.hal.rg_pxp_rx1_rev_1 &= ~(0x07<<4);
    RG_PXP_RX1_REV_0.hal.rg_pxp_rx1_rev_1 |= 0b100<<4;
    RG_PXP_RX1_REV_0.hal.rg_pxp_rx1_rev_1 &= ~(0x07<<8);
    RG_PXP_RX1_REV_0.hal.rg_pxp_rx1_rev_1 |= 0b100<<4;     	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_REV_0,RG_PXP_RX1_REV_0.dat.value);
}	
}	
static void RX_SigDet(u8 Lane){
	rg_type_t(HAL_RG_PXP_RX0_SIGDET_DCTEST_EN) RG_PXP_RX0_SIGDET_DCTEST_EN;
	rg_type_t(HAL_RG_PXP_RX0_SIGDET_VTH_SEL) RG_PXP_RX0_SIGDET_VTH_SEL;
	rg_type_t(HAL_RG_PXP_RX1_SIGDET_NOVTH) RG_PXP_RX1_SIGDET_NOVTH;
	rg_type_t(HAL_RG_PXP_RX1_DAC_RANGE_EYE) RG_PXP_RX1_DAC_RANGE_EYE;
    if(dbg_print) printk("RX_SigDet\n");

	if(Lane == 0){
	RG_PXP_RX0_SIGDET_DCTEST_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_SIGDET_DCTEST_EN);
    RG_PXP_RX0_SIGDET_DCTEST_EN.hal.rg_pxp_rx0_sigdet_peak = 0b10;
    RG_PXP_RX0_SIGDET_DCTEST_EN.hal.rg_pxp_rx0_sigdet_lpf_ctrl = 0b11;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_SIGDET_DCTEST_EN,RG_PXP_RX0_SIGDET_DCTEST_EN.dat.value);
    
	RG_PXP_RX0_SIGDET_VTH_SEL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_SIGDET_VTH_SEL);
    RG_PXP_RX0_SIGDET_VTH_SEL.hal.rg_pxp_rx0_sigdet_vth_sel = 0b00010;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_SIGDET_VTH_SEL,RG_PXP_RX0_SIGDET_VTH_SEL.dat.value);
	}

	if(Lane == 1){
	RG_PXP_RX1_SIGDET_NOVTH.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_SIGDET_NOVTH);
	RG_PXP_RX1_SIGDET_NOVTH.hal.rg_pxp_rx1_sigdet_peak = 0b10;
	RG_PXP_RX1_SIGDET_NOVTH.hal.rg_pxp_rx1_sigdet_vth_sel = 0b00010;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_SIGDET_NOVTH,RG_PXP_RX1_SIGDET_NOVTH.dat.value);

	RG_PXP_RX1_DAC_RANGE_EYE.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_DAC_RANGE_EYE);
	RG_PXP_RX1_DAC_RANGE_EYE.hal.rg_pxp_rx1_sigdet_lpf_ctrl= 0b11;
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_DAC_RANGE_EYE,RG_PXP_RX1_DAC_RANGE_EYE.dat.value);
}
}

static void RX_CDR_PR(u8 xsgmii,u8 Lane){
	rg_type_t(HAL_RG_PXP_CDR0_PR_BUF_IN_SR) RG_PXP_CDR0_PR_BUF_IN_SR;
	rg_type_t(HAL_RG_PXP_CDR1_PR_BUF_IN_SR) RG_PXP_CDR1_PR_BUF_IN_SR;
    u8 cap_en,buf_in_sr;
	if(dbg_print) printk("RX_CDR_PR\n");

    switch (xsgmii){
		case 0:
			cap_en = 0b0;
			buf_in_sr = 0b111;
			break;
		case 1:
			cap_en = 0b1;
			buf_in_sr = 0b110;
			break;
		case 2: 
			cap_en = 0b0;
			buf_in_sr = 0b111;
			break;
		default:    
			cap_en = 0b0;
			buf_in_sr = 0b111;
			break;
    }
	
	if(Lane == 0){
	RG_PXP_CDR0_PR_BUF_IN_SR.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_BUF_IN_SR);    
    RG_PXP_CDR0_PR_BUF_IN_SR.hal.rg_pxp_cdr0_pr_cap_en = cap_en;
    RG_PXP_CDR0_PR_BUF_IN_SR.hal.rg_pxp_cdr0_pr_buf_in_sr = buf_in_sr;
    RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR0_PR_BUF_IN_SR,RG_PXP_CDR0_PR_BUF_IN_SR.dat.value);    
	}

	if(Lane == 1){
	RG_PXP_CDR1_PR_BUF_IN_SR.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_BUF_IN_SR);
	RG_PXP_CDR1_PR_BUF_IN_SR.hal.rg_pxp_cdr1_pr_cap_en = cap_en;
    RG_PXP_CDR1_PR_BUF_IN_SR.hal.rg_pxp_cdr1_pr_buf_in_sr = buf_in_sr;
    RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CDR1_PR_BUF_IN_SR,RG_PXP_CDR1_PR_BUF_IN_SR.dat.value);    
}
}

static void PXP_RX_PHYCK(u8 xsgmii,u8 Lane){
    rg_type_t(HAL_RG_PXP_RX0_PHYCK_DIV) RG_PXP_RX0_PHYCK_DIV;
    rg_type_t(HAL_RG_PXP_RX1_PHYCK_DIV) RG_PXP_RX1_PHYCK_DIV;    
	rg_type_t(HAL_RG_PXP_RX0_BUSBIT_SEL) RG_PXP_RX0_BUSBIT_SEL;
	rg_type_t(HAL_RG_PXP_RX1_BUSBIT_SEL) RG_PXP_RX1_BUSBIT_SEL;	
	u8 phyck_div,phyck_sel;
	if(dbg_print) printk("PXP_RX_PHYCK\n");
	
	switch (xsgmii){	
		case 0:
			phyck_div = 0b01000010;
			phyck_sel = 0b10;
			break;
		case 1:
			phyck_div = 0b00001011;
			phyck_sel = 0b01;
			break;
		case 2:
			phyck_div = 0b00101001;
			phyck_sel = 0b01;
			break;
		default:    
			phyck_div = 0b01000010;
			phyck_sel = 0b10;
			break;

    }
	
	if(Lane == 0){
	RG_PXP_RX0_PHYCK_DIV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_PHYCK_DIV);
    RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_tdc_ck_sel = 0x0;
    RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_phyck_sel = phyck_sel;
    RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_phyck_div = phyck_div;
    RG_PXP_RX0_PHYCK_DIV.hal.rg_pxp_rx0_phyck_rstb = 0x1;
    RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_PHYCK_DIV,RG_PXP_RX0_PHYCK_DIV.dat.value);
    
	RG_PXP_RX0_BUSBIT_SEL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_BUSBIT_SEL);
	RG_PXP_RX0_BUSBIT_SEL.hal.rg_pxp_rx0_phy_ck_sel_force = 1;
    RG_PXP_RX0_BUSBIT_SEL.hal.rg_pxp_rx0_phy_ck_sel = 0; 
    RG_PXP_RX0_BUSBIT_SEL.hal.rg_pxp_rx0_busbit_sel_force = 0;
    RG_PXP_RX0_BUSBIT_SEL.hal.rg_pxp_rx0_busbit_sel = 0;
    RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX0_BUSBIT_SEL,RG_PXP_RX0_BUSBIT_SEL.dat.value);
	}

	if(Lane == 1){
	RG_PXP_RX1_PHYCK_DIV.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_PHYCK_DIV);
    RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_tdc_ck_sel = 0x0;
    RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_phyck_sel = phyck_sel;
    RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_phyck_div = phyck_div;
    RG_PXP_RX1_PHYCK_DIV.hal.rg_pxp_rx1_phyck_rstb = 0x1;
    RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_PHYCK_DIV,RG_PXP_RX1_PHYCK_DIV.dat.value);
    
	RG_PXP_RX1_BUSBIT_SEL.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_BUSBIT_SEL);
	RG_PXP_RX1_BUSBIT_SEL.hal.rg_pxp_rx1_phy_ck_sel_force = 1;
    RG_PXP_RX1_BUSBIT_SEL.hal.rg_pxp_rx1_phy_ck_sel = 0; 
    RG_PXP_RX1_BUSBIT_SEL.hal.rg_pxp_rx1_busbit_sel_force = 0;
    RG_PXP_RX1_BUSBIT_SEL.hal.rg_pxp_rx1_busbit_sel = 0;
    RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_RX1_BUSBIT_SEL,RG_PXP_RX1_BUSBIT_SEL.dat.value);
	}
}

static void RX_FLL_PR_FMeter(u8 setting,u8 Lane){
	rg_type_t(HAL_RX_DISB_MODE_8) RX_DISB_MODE_8;
	rg_type_t(HAL_RX_FORCE_MODE_9) RX_FORCE_MODE_9;
	rg_type_t(HAL_SS_RX_FREQ_DET_1) SS_RX_FREQ_DET_1;
	rg_type_t(HAL_SS_RX_FREQ_DET_2) SS_RX_FREQ_DET_2;
	rg_type_t(HAL_SS_RX_FREQ_DET_4) SS_RX_FREQ_DET_4;
	rg_type_t(HAL_PLL_TDC_FREQDET_0) PLL_TDC_FREQDET_0;
	rg_type_t(HAL_PLL_TDC_FREQDET_1) PLL_TDC_FREQDET_1;
	rg_type_t(HAL_PLL_TDC_FREQDET_3) PLL_TDC_FREQDET_3;
	if(dbg_print) printk("FLL_FMeter(%x)\n",setting);

    if (setting == 1){
		if (Lane == 0){
		RX_DISB_MODE_8.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_8);
		RX_FORCE_MODE_9.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_FORCE_MODE_9);
		}
		else{ 
			RX_DISB_MODE_8.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_8_L1);
			RX_FORCE_MODE_9.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_FORCE_MODE_9_L1);
		}
		
		RX_DISB_MODE_8.hal.rg_disb_fbck_lock = 0 ;
		RX_FORCE_MODE_9.hal.rg_force_fbck_lock = 1 ;

		if (Lane == 0){
		RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_FORCE_MODE_9,RX_FORCE_MODE_9.dat.value);
			RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_8,RX_DISB_MODE_8.dat.value);
		}
		else{
		RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_FORCE_MODE_9_L1,RX_FORCE_MODE_9.dat.value);
			RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_DISB_MODE_8_L1,RX_DISB_MODE_8.dat.value);
		}
	}
    else if (setting == 2){
    //B14C/B150/B154/B158  injosc_rdy
		if (Lane == 0){
		SS_RX_FREQ_DET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_1);
		SS_RX_FREQ_DET_2.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_2);
			SS_RX_FREQ_DET_4.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_4);
		}
		else{
			SS_RX_FREQ_DET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_1_L1);
			SS_RX_FREQ_DET_2.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_2_L1);			
			SS_RX_FREQ_DET_4.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_4_L1);
		}
		
		SS_RX_FREQ_DET_1.hal.rg_lock_cyclecnt = 1;
		SS_RX_FREQ_DET_2.hal.rg_lock_target_beg = 0;
        SS_RX_FREQ_DET_2.hal.rg_lock_target_end = 0xFFFF;
		SS_RX_FREQ_DET_4.hal.rg_lock_lockth = 1;

		if (Lane == 0){
			RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_1,SS_RX_FREQ_DET_1.dat.value);
			RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_2,SS_RX_FREQ_DET_2.dat.value);
        RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_4,SS_RX_FREQ_DET_4.dat.value);
		}
		else{
			RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_1_L1,SS_RX_FREQ_DET_1.dat.value);
			RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_2_L1,SS_RX_FREQ_DET_2.dat.value);
		RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_RX_FREQ_DET_4_L1,SS_RX_FREQ_DET_4.dat.value);
		}

    }
    else{
		if (Lane == 0){
		PLL_TDC_FREQDET_0.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_0);
		PLL_TDC_FREQDET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_1);
			PLL_TDC_FREQDET_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_3);
		}		
		else{
			PLL_TDC_FREQDET_0.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_0_L1);
			PLL_TDC_FREQDET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_1_L1);
			PLL_TDC_FREQDET_3.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_3_L1);
		}
			
		PLL_TDC_FREQDET_0.hal.rg_pll_lock_cyclecnt = 1;
		PLL_TDC_FREQDET_1.hal.rg_pll_lock_target_beg = 0;
        PLL_TDC_FREQDET_1.hal.rg_pll_lock_target_end = 0xFFFF;
    		PLL_TDC_FREQDET_3.hal.rg_pll_lock_lockth = 1;

		if (Lane == 0){
			RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_0,PLL_TDC_FREQDET_0.dat.value);
			RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_1,PLL_TDC_FREQDET_1.dat.value);
        RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_3,PLL_TDC_FREQDET_3.dat.value);
		}		
		else{
			RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_0_L1,PLL_TDC_FREQDET_0.dat.value);
			RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_1_L1,PLL_TDC_FREQDET_1.dat.value);
		RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _PLL_TDC_FREQDET_3_L1,PLL_TDC_FREQDET_3.dat.value);
		}
	}		
        
}
static void RX_SigDet_Pwdb(u8 b_on,u8 Lane){	
	rg_type_t(HAL_SS_DA_XPON_PWDB_1) SS_DA_XPON_PWDB_1;
	if(dbg_print) printk("RX_SigDet_Pwdb\n");
	
	if(Lane == 0) 
	SS_DA_XPON_PWDB_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_1);
	else
	SS_DA_XPON_PWDB_1.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_1_L1);

	SS_DA_XPON_PWDB_1.hal.rg_da_xpon_rx_sigdet_pwdb = b_on;
	//SS_DA_XPON_PWDB_1.hal.rg_da_xpon_rx_sigdet_pwdb = b_on;

	if(Lane == 0) 
		RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_1,SS_DA_XPON_PWDB_1.dat.value);
	else		
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_DA_XPON_PWDB_1_L1,SS_DA_XPON_PWDB_1.dat.value);
		
}

static void RX_Rdy_TimeOut(u8 Lane){
	rg_type_t(HAL_RX_CTRL_SEQUENCE_CTRL_5) RX_CTRL_SEQUENCE_CTRL_5;
	if(dbg_print) printk("RX_Rdy_TimeOut\n");
	
	if(Lane == 0)
	RX_CTRL_SEQUENCE_CTRL_5.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_5);
	else
	RX_CTRL_SEQUENCE_CTRL_5.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_5_L1);

	RX_CTRL_SEQUENCE_CTRL_5.hal.rg_rx_rdy = 0xA;	
	RX_CTRL_SEQUENCE_CTRL_5.hal.rg_rx_blwc_rdy_en = 0x5; 

	if(Lane == 0)
		RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_5,RX_CTRL_SEQUENCE_CTRL_5.dat.value);
	else
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_5_L1,RX_CTRL_SEQUENCE_CTRL_5.dat.value);
}

static void RX_CalBoundry_Init(u8 Lane){
	rg_type_t(HAL_RX_CTRL_SEQUENCE_CTRL_0) RX_CTRL_SEQUENCE_CTRL_0;
	rg_type_t(HAL_RX_CTRL_SEQUENCE_CTRL_6) RX_CTRL_SEQUENCE_CTRL_6;
	rg_type_t(HAL_RX_CTRL_SEQUENCE_CTRL_1) RX_CTRL_SEQUENCE_CTRL_1;
	rg_type_t(HAL_RX_CTRL_SEQUENCE_CTRL_4) RX_CTRL_SEQUENCE_CTRL_4;
	rg_type_t(HAL_RX_CTRL_SEQUENCE_CTRL_2) RX_CTRL_SEQUENCE_CTRL_2;
	rg_type_t(HAL_RX_CTRL_SEQUENCE_CTRL_3) RX_CTRL_SEQUENCE_CTRL_3;
	if(dbg_print) printk("RX_CalBoundry_Init\n");

	if(Lane == 0){
	RX_CTRL_SEQUENCE_CTRL_0.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_0);
	RX_CTRL_SEQUENCE_CTRL_0.hal.rg_rx_os_start = 0x1;
	RX_CTRL_SEQUENCE_CTRL_0.hal.rg_osc_speed_opt = 0x1; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_0,RX_CTRL_SEQUENCE_CTRL_0.dat.value);

	RX_CTRL_SEQUENCE_CTRL_6.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_6);
	RX_CTRL_SEQUENCE_CTRL_6.hal.rg_rx_os_end = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_6,RX_CTRL_SEQUENCE_CTRL_6.dat.value);
	RX_CTRL_SEQUENCE_CTRL_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_1);
	RX_CTRL_SEQUENCE_CTRL_1.hal.rg_rx_pical_end = 0x32; 
	RX_CTRL_SEQUENCE_CTRL_1.hal.rg_rx_pical_start = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_1,RX_CTRL_SEQUENCE_CTRL_1.dat.value);
	
	RX_CTRL_SEQUENCE_CTRL_4.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_4);
	RX_CTRL_SEQUENCE_CTRL_4.hal.rg_rx_sdcal_end = 0x32; 
	RX_CTRL_SEQUENCE_CTRL_4.hal.rg_rx_sdcal_start = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_4,RX_CTRL_SEQUENCE_CTRL_4.dat.value);
	
	RX_CTRL_SEQUENCE_CTRL_2.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_2);
	RX_CTRL_SEQUENCE_CTRL_2.hal.rg_rx_pdos_end = 0x32;	
	RX_CTRL_SEQUENCE_CTRL_2.hal.rg_rx_pdos_start = 0x2;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_2,RX_CTRL_SEQUENCE_CTRL_2.dat.value);
	
	RX_CTRL_SEQUENCE_CTRL_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_3);
	RX_CTRL_SEQUENCE_CTRL_3.hal.rg_rx_feos_end = 0x32;	
	RX_CTRL_SEQUENCE_CTRL_3.hal.rg_rx_feos_start = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_3,RX_CTRL_SEQUENCE_CTRL_3.dat.value);
	}

	if(Lane == 1){
	RX_CTRL_SEQUENCE_CTRL_0.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_0_L1);
	RX_CTRL_SEQUENCE_CTRL_0.hal.rg_rx_os_start = 0x1;
	RX_CTRL_SEQUENCE_CTRL_0.hal.rg_osc_speed_opt = 0x1; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_0_L1,RX_CTRL_SEQUENCE_CTRL_0.dat.value);

	RX_CTRL_SEQUENCE_CTRL_6.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_6_L1);
	RX_CTRL_SEQUENCE_CTRL_6.hal.rg_rx_os_end = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_6_L1,RX_CTRL_SEQUENCE_CTRL_6.dat.value);

	RX_CTRL_SEQUENCE_CTRL_1.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_1_L1);
	RX_CTRL_SEQUENCE_CTRL_1.hal.rg_rx_pical_end = 0x32;	
	RX_CTRL_SEQUENCE_CTRL_1.hal.rg_rx_pical_start = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_1_L1,RX_CTRL_SEQUENCE_CTRL_1.dat.value);

	RX_CTRL_SEQUENCE_CTRL_4.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_4_L1);
	RX_CTRL_SEQUENCE_CTRL_4.hal.rg_rx_sdcal_end = 0x32;	
	RX_CTRL_SEQUENCE_CTRL_4.hal.rg_rx_sdcal_start = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_4_L1,RX_CTRL_SEQUENCE_CTRL_4.dat.value);

	RX_CTRL_SEQUENCE_CTRL_2.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_2_L1);
	RX_CTRL_SEQUENCE_CTRL_2.hal.rg_rx_pdos_end = 0x32;	
	RX_CTRL_SEQUENCE_CTRL_2.hal.rg_rx_pdos_start = 0x2;
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_2_L1,RX_CTRL_SEQUENCE_CTRL_2.dat.value);

	RX_CTRL_SEQUENCE_CTRL_3.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_3_L1);
	RX_CTRL_SEQUENCE_CTRL_3.hal.rg_rx_feos_end = 0x32;	
	RX_CTRL_SEQUENCE_CTRL_3.hal.rg_rx_feos_start = 0x2; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _RX_CTRL_SEQUENCE_CTRL_3_L1,RX_CTRL_SEQUENCE_CTRL_3.dat.value);
	}
}	

static void RX_INIT(u8 xsgmii,u8 Lane){
	switch (xsgmii){
		case 1:
		case 2:	
			if(dbg_print) printk("RX_INIT M2\n");
	
	RX_rate_ctrl(xsgmii,Lane);//add
	RX_Path_Init(Lane);
	RX_FLL_PR_FMeter(0,Lane);
    RX_FLL_PR_FMeter(2,Lane);
	RX_REV(Lane);	
	RX_Rdy_TimeOut(Lane);
	RX_CalBoundry_Init(Lane);	
	RX_BySerdes(xsgmii,Lane);	
	RX_EYE_Mon(Lane);	
	
	
	RX_SYS_En(ON,Lane);	
	udelay(500);
	RX_FLL_PR_FMeter(1,Lane);//force injosc rdy
	
	RX_Cal_En(ON,Lane);
	RX_CMLEQ_EN(ON,Lane);
	RX_CDR_PR(xsgmii,Lane);
	RX_CDR_xxx_Pwdb(B_ON,Lane);
	RX_SigDet(Lane);
	RX_SigDet_Pwdb(B_ON,Lane);


	PXP_RX_PHYCK(xsgmii,Lane);
	udelay(200);
			break;
		case 0:
			if(dbg_print) printk("RX_INIT M1\n");

	RX_rate_ctrl(xsgmii,Lane);//add
	RX_Path_Init(Lane);
	RX_FLL_PR_FMeter(0,Lane);
	RX_REV(Lane);	
	RX_Rdy_TimeOut(Lane);
	RX_CalBoundry_Init(Lane);	
	RX_BySerdes(xsgmii,Lane);	
	RX_EYE_Mon(Lane);	
	
	//calibration start
	RX_SYS_En(ON,Lane);	
	udelay(500);

	RX_Cal_En(ON,Lane);
	RX_CMLEQ_EN(ON,Lane);
	RX_CDR_PR(xsgmii,Lane);
	RX_CDR_xxx_Pwdb(B_ON,Lane);
	RX_SigDet(Lane);
	RX_SigDet_Pwdb(B_ON,Lane);
	//udelay(100);
	
	PXP_RX_PHYCK(xsgmii,Lane);
	udelay(100);
			break;
		}
}

static void RX_BringUp(u8 xsgmii, u8 Lane){		
	switch (xsgmii){
		case 1:
		case 2: 
			if(dbg_print) printk("RX_BringUp M2\n");
	RX_INIT(xsgmii,Lane);
	RX_CDR_xxx_Pwdb(B_OFF,Lane);
	RX_SigDet_Pwdb(B_OFF,Lane);
			//udelay(200);
			//RX_FLL_PR_FMeter(1,Lane); //no need v1
			break;
		case 0:	
			if(dbg_print) printk("RX_BringUp M1\n");
	RX_INIT(xsgmii,Lane);
	RX_CDR_xxx_Pwdb(B_OFF,Lane);
	RX_SigDet_Pwdb(B_OFF,Lane);
			break;
	}
}	

static void RSTB(u8 sel,u8 val,u8 Lane)
{
	rg_type_t(HAL_SW_RST_SET) SW_RST_SET; 	
	if(dbg_print) printk("RSTB\n");

	if(Lane == 0)
		SW_RST_SET.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SW_RST_SET);
	else
		SW_RST_SET.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SW_RST_SET_L1);

	//for(i=0;i<2;i++)
	{
	    switch(sel){
			case eRXPCS:
				SW_RST_SET.hal.rg_sw_xfi_rxpcs_rst_n = val;	 
				break;
			case eTXPCS:			
				SW_RST_SET.hal.rg_sw_xfi_txpcs_rst_n = val; 
				break;
			case eTXFIFO:
				SW_RST_SET.hal.rg_sw_tx_fifo_rst_n = val; 
				break;
			case eREF:			
				SW_RST_SET.hal.rg_sw_ref_rst_n = val; //ref clk
				break;
			case ePMA:			
				SW_RST_SET.hal.rg_sw_pma_rst_n = val; 
				break;	
			case eRX:			
				SW_RST_SET.hal.rg_sw_rx_rst_n = val; 			
				break;	
			case eTX:			
				SW_RST_SET.hal.rg_sw_tx_rst_n = val;	
				break;
			case eM1:
				SW_RST_SET.hal.rg_sw_xfi_rxpcs_rst_n = val;	
				SW_RST_SET.hal.rg_sw_rx_fifo_rst_n = val; 
				SW_RST_SET.hal.rg_sw_tx_fifo_rst_n = val;				
				SW_RST_SET.hal.rg_sw_xfi_txpcs_rst_n = val; 
				SW_RST_SET.hal.rg_sw_ref_rst_n = 1; 
				SW_RST_SET.hal.rg_sw_allpcs_rst_n = val; 
				SW_RST_SET.hal.rg_sw_pma_rst_n = val; 
				SW_RST_SET.hal.rg_sw_tx_rst_n = val;	
				SW_RST_SET.hal.rg_sw_rx_rst_n = val; 

				SW_RST_SET.hal.rg_sw_xfi_rxpcs_bist_rst_n = val;
		 		SW_RST_SET.hal.rg_sw_hsg_txpcs_rst_n = val;
 				SW_RST_SET.hal.rg_sw_hsg_rxpcs_rst_n = val;			
				break;	
			default:
				SW_RST_SET.hal.rg_sw_xfi_rxpcs_rst_n = val;	
				SW_RST_SET.hal.rg_sw_rx_fifo_rst_n = val; 
				SW_RST_SET.hal.rg_sw_tx_fifo_rst_n = val;				
				SW_RST_SET.hal.rg_sw_xfi_txpcs_rst_n = val; 
				SW_RST_SET.hal.rg_sw_ref_rst_n = 1; 
				SW_RST_SET.hal.rg_sw_allpcs_rst_n = val; 
				SW_RST_SET.hal.rg_sw_pma_rst_n = val; 
				SW_RST_SET.hal.rg_sw_tx_rst_n = val;	
				SW_RST_SET.hal.rg_sw_rx_rst_n = val; 

				SW_RST_SET.hal.rg_sw_xfi_rxpcs_bist_rst_n = val;
		 		SW_RST_SET.hal.rg_sw_hsg_txpcs_rst_n = val;
 				SW_RST_SET.hal.rg_sw_hsg_rxpcs_rst_n = val;		 	
				break;
		}
	}
	
	if(Lane == 0)
		RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SW_RST_SET,SW_RST_SET.dat.value);	
	else
		RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SW_RST_SET_L1,SW_RST_SET.dat.value);
}	



static void TX_CONFIG(u8 ckin_sel,u8 ckin_divisor,u8 rate_ctrl,u8 Lane){	
	rg_type_t(HAL_rg_force_da_pxp_tx_acjtag_en) rg_force_da_pxp_tx_acjtag_en;
	rg_type_t(HAL_rg_force_da_pxp_tx_term_sel) rg_force_da_pxp_tx_term_sel;
	//rg_type_t(HAL_rg_force_da_pxp_tx_rate_ctrl) rg_force_da_pxp_tx_rate_ctrl;
	rg_type_t(HAL_RG_PXP_TX0_CKLDO_EN) RG_PXP_TX0_CKLDO_EN;
	rg_type_t(HAL_RG_PXP_TX1_CKLDO_EN) RG_PXP_TX1_CKLDO_EN;
	//rg_type_t(HAL_RG_PXP_CMN_EN) RG_PXP_CMN_EN;
	if(dbg_print) printk("TX_CONFIG\n");
	//rg_type_t(HAL_SS_TX_RST_B) SS_TX_RST_B;
//V11
	if(Lane == 0){
	RG_PXP_TX0_CKLDO_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TX0_CKLDO_EN);
	RG_PXP_TX0_CKLDO_EN.hal.rg_pxp_tx0_dmedgegen_en = 0x1;		
	RG_PXP_TX0_CKLDO_EN.hal.rg_pxp_tx0_ckldo_en = 0x1;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TX0_CKLDO_EN,RG_PXP_TX0_CKLDO_EN.dat.value);
	}

	if(Lane == 1){
	RG_PXP_TX1_CKLDO_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TX1_CKLDO_EN);
	RG_PXP_TX1_CKLDO_EN.hal.rg_pxp_tx1_dmedgegen_en = 0x1;		
	RG_PXP_TX1_CKLDO_EN.hal.rg_pxp_tx1_ckldo_en = 0x1;	
	RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_TX1_CKLDO_EN,RG_PXP_TX1_CKLDO_EN.dat.value);
		}
//Kris	
	
	//RG_PXP_CMN_EN.dat.value = RG_R_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CMN_EN);
	//RG_PXP_CMN_EN.hal.rg_pxp_cmn_en = 0x1;	
	//RG_W_PL(_pxSGMII->phya_base,PXP_BASE_OFFSET,(RgAddr) _RG_PXP_CMN_EN,RG_PXP_CMN_EN.dat.value);
	//udelay(1);
	if(Lane == 0){
	rg_force_da_pxp_tx_acjtag_en.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_acjtag_en);
	rg_force_da_pxp_tx_acjtag_en.hal.rg_force_sel_da_pxp_tx_ckin_sel = 0x1;
	rg_force_da_pxp_tx_acjtag_en.hal.rg_force_da_pxp_tx_ckin_sel = ckin_sel;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_acjtag_en,rg_force_da_pxp_tx_acjtag_en.dat.value);

	rg_force_da_pxp_tx_term_sel.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_term_sel);
	rg_force_da_pxp_tx_term_sel.hal.rg_force_sel_da_pxp_tx_ckin_divisor = 0x1;
	rg_force_da_pxp_tx_term_sel.hal.rg_force_da_pxp_tx_ckin_divisor = ckin_divisor;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_term_sel,rg_force_da_pxp_tx_term_sel.dat.value);
	}
	//rg_force_da_pxp_tx_rate_ctrl.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_rate_ctrl);
	//rg_force_da_pxp_tx_rate_ctrl.hal.rg_force_sel_da_pxp_tx_rate_ctrl = 0x1;
	//rg_force_da_pxp_tx_rate_ctrl.hal.rg_force_da_pxp_tx_rate_ctrl = rate_ctrl;	
	//RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_rate_ctrl,rg_force_da_pxp_tx_rate_ctrl.dat.value);

	if(Lane == 1){
	rg_force_da_pxp_tx_acjtag_en.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_acjtag_en_L1);
	rg_force_da_pxp_tx_acjtag_en.hal.rg_force_sel_da_pxp_tx_ckin_sel = 0x1;
	rg_force_da_pxp_tx_acjtag_en.hal.rg_force_da_pxp_tx_ckin_sel = 0x1; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_acjtag_en_L1,rg_force_da_pxp_tx_acjtag_en.dat.value);

	rg_force_da_pxp_tx_term_sel.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_term_sel_L1);
	rg_force_da_pxp_tx_term_sel.hal.rg_force_sel_da_pxp_tx_ckin_divisor = 0x1;
	rg_force_da_pxp_tx_term_sel.hal.rg_force_da_pxp_tx_ckin_divisor = ckin_divisor; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_term_sel_L1,rg_force_da_pxp_tx_term_sel.dat.value);
	}
	//rg_force_da_pxp_tx_rate_ctrl.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_rate_ctrl_L1);
	//rg_force_da_pxp_tx_rate_ctrl.hal.rg_force_sel_da_pxp_tx_rate_ctrl = 0x1;
	//rg_force_da_pxp_tx_rate_ctrl.hal.rg_force_da_pxp_tx_rate_ctrl = rate_ctrl;	
	//RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _rg_force_da_pxp_tx_rate_ctrl_L1,rg_force_da_pxp_tx_rate_ctrl.dat.value);
}

void static TX_RSTB(u8 b_on,u8 Lane){ 
	rg_type_t(HAL_SS_TX_RST_B) SS_TX_RST_B;
	if(dbg_print) printk("TX_RSTB\n");

	if(Lane == 0){
 	SS_TX_RST_B.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_TX_RST_B);
	SS_TX_RST_B.hal.txcalib_rst_b = b_on;
	SS_TX_RST_B.hal.tx_top_rst_b = b_on;	
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_TX_RST_B,SS_TX_RST_B.dat.value);
	}
	if(Lane == 1){
	SS_TX_RST_B.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_TX_RST_B_L1);
	SS_TX_RST_B.hal.txcalib_rst_b = b_on;
	SS_TX_RST_B.hal.tx_top_rst_b = b_on; 
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _SS_TX_RST_B_L1,SS_TX_RST_B.dat.value);
}
}

void static TX_rate_ctrl(u8 xsgmii,u8 Lane){
	rg_type_t(HAL_ADD_DIG_RESERVE_29) ADD_DIG_RESERVE_29;
	if(dbg_print) printk("TX_rate_ctrl\n");
    
	if(Lane ==0)
	ADD_DIG_RESERVE_29.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29);
	else
		ADD_DIG_RESERVE_29.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29_L1);


    ADD_DIG_RESERVE_29.dat.value &= ~0b11;
    
    if (xsgmii == 0)
        ADD_DIG_RESERVE_29.dat.value |= 0b10;
    else if (xsgmii == 1)
        ADD_DIG_RESERVE_29.dat.value |= 0b01;
    else if (xsgmii == 2)
        ADD_DIG_RESERVE_29.dat.value |= 0b01;
    else
        ADD_DIG_RESERVE_29.dat.value |= 0b10;

	if(Lane == 1)
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29,ADD_DIG_RESERVE_29.dat.value);
#ifndef PCIE_ONE_LANE    
	else
	RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_29_L1,ADD_DIG_RESERVE_29.dat.value);
#endif
}	
static void TX_BringUp(u8 xsgmii,u8 Lane){
    if(dbg_print) printk("TX_BringUp\n");
	TX_CK_EN(1,Lane);
    TX_rate_ctrl(xsgmii,Lane);    

	switch (xsgmii){
		case USXGMII:
			TX_CONFIG(1,0b101,0b10,Lane);
			break;
		case HSGMII:
			TX_CONFIG(1,0b100,0b01,Lane);
			break;
		case SGMII:
			TX_CONFIG(1,0b010,0b01,Lane);
			break;
		default:
			printk("warring!!! no such selection %x\n",xsgmii);
			printk("please input 0 or 1 or 2\n");
			TX_CONFIG(1,0b101,0b10,Lane);
			break;			
	}	
	TX_RSTB(B_OFF,Lane);
}
static void PLL_BringUp(u8 xsgmii){
    if(dbg_print) printk("PLL_BringUp\n");
	JCPLL_BringUp(xsgmii);
	
	
	udelay(200);
	TXPLL_BringUp(xsgmii);
	udelay(200);
}


static void Phya_BringUp(u8 xsgmii,u8 Lane){
	rg_type_t(HAL_ADD_XPON_MODE_1) ADD_XPON_MODE_1;
	
    if(dbg_print) printk("Phya_BringUp\n");
	if(Lane==0) ADD_XPON_MODE_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_XPON_MODE_1);
	else ADD_XPON_MODE_1.dat.value = RG_R_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_XPON_MODE_1_L1);

	switch(xsgmii){
		case USXGMII:
			TX_CONFIG(1,0b101,0b10,Lane);
			ADD_XPON_MODE_1.hal.rg_xfi_tx_mode = 0;
			ADD_XPON_MODE_1.hal.rg_xfi_rx_mode = 0;
			break;
		case HSGMII:
			TX_CONFIG(1,0b100,0b01,Lane);
			ADD_XPON_MODE_1.hal.rg_xfi_tx_mode = 4;
			ADD_XPON_MODE_1.hal.rg_xfi_rx_mode = 4;
			break;
		case SGMII:
			TX_CONFIG(1,0b010,0b01,Lane);
			ADD_XPON_MODE_1.hal.rg_xfi_tx_mode = 5;
			ADD_XPON_MODE_1.hal.rg_xfi_rx_mode = 5;
			break;
	}
	if(Lane==0) RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_XPON_MODE_1,ADD_XPON_MODE_1.dat.value);
	else RG_W_PL(_pxSGMII->pma_base[1],L1_PMA_BASE_OFFSET,(RgAddr) _ADD_XPON_MODE_1_L1,ADD_XPON_MODE_1.dat.value);
	
	TX_BringUp(xsgmii,Lane);	
	RX_BringUp(xsgmii,Lane); 
	
	udelay(100);
	
	RSTB(eM1,B_ON,Lane);
	udelay(100);	
	
	RSTB(eM1,B_OFF,Lane);	
	udelay(100);	

}
#endif

static void xSGMII_AN_AutoSetting(u8 xsgmii,u8 Lane,u8 mode,u8 duplx,u8 rate){
	rg_type_t(HAL_sgmii_reg_an_13) sgmii_reg_an_13;
	rg_type_t(HAL_rg_hsgmii_pcs_ctrol_6) rg_hsgmii_pcs_ctrol_6;
	rg_type_t(HAL_rg_rate_adapt_ctrl_0) rg_rate_adapt_ctrl_0;	

	rg_rate_adapt_ctrl_0.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);	
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_bypass = 0;			
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_bypass = 0;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg_rate_adapt_ctrl_0.dat.value); 

	if(xsgmii == SGMII){
		sgmii_reg_an_13.dat.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_13);
		sgmii_reg_an_13.hal.sgmii_if_mode_5_0 = 0x03;
		RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_13,sgmii_reg_an_13.dat.value);

		rg_hsgmii_pcs_ctrol_6.dat.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_hsgmii_pcs_ctrol_6);	
		rg_hsgmii_pcs_ctrol_6.hal.rg_sgmii_tx_enable = 1;
		rg_hsgmii_pcs_ctrol_6.hal.rg_sgmii_force_rateadapt = 1;
		rg_hsgmii_pcs_ctrol_6.hal.rg_sgmii_mode2_en = 1;
		rg_hsgmii_pcs_ctrol_6.hal.rg_sgmii_mac_mode = mode;
		RG_W_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_hsgmii_pcs_ctrol_6,rg_hsgmii_pcs_ctrol_6.dat.value);	
			
		if (mode){ //PHY mode
			switch (rate){
			case ENUM_SGMII_1000M :
				RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_4,duplx? 0x1801:0x801);
				break;
			case ENUM_SGMII_100M :
				RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_4,duplx? 0x1401:0x401);
				break;
			case ENUM_SGMII_10M :
				RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_4,duplx? 0x1001:0x001);
				break;	
			default :			
				RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_4,duplx? 0x1801:0x801);
				break;
			}
		}
	}
}
static void usxgmii_pcs_an_ctrl7(u8 an,u8 rate,u8 Lane){ //update
#ifndef AN7583_FPGA
    RGDATA_t rg={0};
	if(dbg_print) printk("usxgmii_pcs_an_ctrl7\n");
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_7);
	if(dbg_print) printk("usxgmii_pcs_an_ctrl7\n");
	if (!an){
		rg.bit.b12 = 1;
		rg.value &= ~(0b111 << 8);
		rg.value |= rate << 8;
	}
	else{ //default value for AN disable & force mode
		rg.bit.b12 = 0;
		rg.value &= ~(0b111 << 8);
	}
	RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_7,rg.value);
#endif
}

static u8 USXGMII_AN_Sta(void){
	RGDATA_t rg={0}; 
	if(dbg_print) printk("USXGMII_AN_Sta\n");
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6);
	rg.bit.b0 = 1;
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6,rg.value);
	rg.bit.b0 = 0;
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6,rg.value);
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_ro_usxgmii_an_stats_2);	
	if(dbg_print) printk("USXGMII_AN_Sta %x\n",rg.bit.b24);
	return rg.bit.b24;
}

static u8 USXGMII_AN_Timer_Sta(void){	
	RGDATA_t rg={0}; 
	if(dbg_print) printk("USXGMII_AN_Sta\n");
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6);
	rg.bit.b0 = 1;
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6,rg.value);
	rg.bit.b0 = 0;
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6,rg.value);

	rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_ro_usxgmii_an_stats_2);	
	rg.value &= 0x1fffff;
	if(dbg_print) printk("USXGMII_AN_Sta %x\n",rg.value);
	return rg.value;
}

static u32 USXGMII_AN_ReStart_Timer(u16 timeout){	
	RGDATA_t rg={0}; 
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_2,timeout & 0x7ff);
	
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_2);	
	if(dbg_print) printk("USXGMII_AN_ReStart_Timer %x\n",rg.value);
	return rg.value;
}

static u32 USXGMII_AN_Complete_Timer(u16 timeout){	
	RGDATA_t rg={0}; 
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_3,timeout & 0x7ff);
	
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_3);	
	if(dbg_print) printk("USXGMII_AN_Complete_Timer %x\n",rg.value);
	return rg.value;
}

static u32 USXGMII_AN_Idle_Timer(u16 timeout){	
	RGDATA_t rg={0}; 
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_4,timeout & 0x7ff);
	
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_4);	
	if(dbg_print) printk("USXGMII_AN_Idle_Timer %x\n",rg.value);
	return rg.value;
}



static void usxgmii_an(u8 lane,u8 enable)
{	
    rg_type_t(HAL_rg_usxgmii_an_control_7) rg_usxgmii_an_control_7;
	RGDATA_t rg={0}; 
    
	if(dbg_print) printk("usxgmii_an\n");
	if(USX_ANTMR){
		USXGMII_AN_ReStart_Timer(0x7b*10);
		USXGMII_AN_Complete_Timer(0x7b*10);//1.6ms * 10
		USXGMII_AN_Idle_Timer(0x7b);
	}
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_0);
	rg.bit.b0 = enable;
	RG_W_PL(_pxSGMII->pcs1_base[lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_0,rg.value);

    //AN7583 Add for USXGMII AN change speed
    rg_usxgmii_an_control_7.dat.value = RG_R_PL(_pxSGMII->pcs1_base[lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_7);
    rg_usxgmii_an_control_7.hal.rg_xfi_mode_tx_sel = enable;
    rg_usxgmii_an_control_7.hal.rg_xfi_mode_rx_sel = enable;
    RG_W_PL(_pxSGMII->pcs1_base[lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_7,rg_usxgmii_an_control_7.dat.value);   
    
    if(dbg_print) printk("UXSGMII_AN_%s\n",enable?"ENABLE" : "DISABEL");

    
	if(dbg_print) printk("_rg_usxgmii_an_control_0 Lane%x,%x\n",lane,RG_R_PL(_pxSGMII->pcs1_base[lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_0));
	if(dbg_print) printk("_rg_usxgmii_an_control_1 Lane%x,%x\n",lane,RG_R_PL(_pxSGMII->pcs1_base[lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_1));
}


#ifdef	FPGA_PLATFORM	
static u8 fpga_clk_for_usxgmii_rate(u8 rate){
	RGDATA_t rg={0};
	if(dbg_print) printk("fpga_clk_for_usxgmii_rate %x\n",rate);
	rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)_FPGA_STS_CTRL); 

	#if 0 //chk LP rate
		rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6);
		rg.bit.b0 = 1;
		RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6,rg.value);		
		rg.bit.b0 = 0;
		RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6,rg.value);
	#endif	
	
	switch (rate){
		case ENUM_USXGII_2p5G :
		case ENUM_USXGII_100M :
			rg.bit.b28 = 1;
			break;
		default :
			rg.bit.b28 = 0;
			break;
	}
	RG_W_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)_FPGA_STS_CTRL,rg.value);				
	return(u8)rg.bit.b28;
}
#endif

static void sgmii_an(u8 Lane,u8 enable){
	rg_type_t(HAL_sgmii_reg_an0)sgmii_reg_an0;	
	if(dbg_print) printk("sgmii_an %x\n",enable);
	sgmii_reg_an0.dat.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an0);
	sgmii_reg_an0.hal.sgmii_an_enable = enable;
	RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr) _sgmii_reg_an0,sgmii_reg_an0.dat.value); 
} 

static void hsgmii_an(u8 Lane,u8 enable){
	rg_type_t(HAL_sgmii_reg_an0)sgmii_reg_an0;	
	if(dbg_print) printk("sgmii_an %x\n",enable);
	sgmii_reg_an0.dat.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an0);
	sgmii_reg_an0.hal.sgmii_an_enable = enable;
	RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr) _sgmii_reg_an0,sgmii_reg_an0.dat.value);
}

static void usxgmii_init(u8 Lane)
{
	RGDATA_t rg;	
    rg_type_t(HAL_rg_rtl_modified) rg_rtl_modified;

    
	if(dbg_print) printk("usxgmii_init\n");
	rg_rtl_modified.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_rtl_modified); 
    rg_rtl_modified.hal.rg_modified_rx_gb_out_vld = 0;
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_rtl_modified,rg_rtl_modified.dat.value);
    
    if(aux.bit.b31 == 1)
    {
        rg_rtl_modified.dat.value = 0;
        RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_rtl_modified,rg_rtl_modified.dat.value);

    }

	rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)_msg_rx_ctrl_0); 
	rg.bit.b28 = 1;
	RG_W_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)_msg_rx_ctrl_0,rg.value);	
	if(dbg_print) printk("1fc74100 %x\n",RG_R_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET, (RgAddr)_msg_rx_ctrl_0));

}

static void hsgmii_init(u8 Lane){
#ifndef PCIE_ONE_LANE
	rg_type_t(HAL_sgmii_reg_phya_11) sgmii_reg_phya_11;	
#ifdef FPGA_PLATFORM //update	
		return;
#endif				
#ifdef QPHY
	if(dbg_print) printk("hsgmii_init\n"); 
	sgmii_reg_phya_11.dat.value = RG_R_PL(_pxSGMII->phya_base,MULTI_PHY_ANA_BASE_OFFSET,(RgAddr)_sgmii_reg_phya_11);	
	sgmii_reg_phya_11.hal.rg_tphy_mode = 0b11;
	sgmii_reg_phya_11.hal.rg_tphy_speed = 0b01;
	RG_W_PL(_pxSGMII->phya_base,MULTI_PHY_ANA_BASE_OFFSET,(RgAddr)_sgmii_reg_phya_11,sgmii_reg_phya_11.dat.value);
#endif
#if 1 //update
	rg_type_t(HAL_rg_hsgmii_pcs_ctrol_1) rg_hsgmii_pcs_ctrol_1;	
	RGDATA_t rg;	
	if(dbg_print) printk("usxgmii_init\n"); 
	//PCS2
	rg_hsgmii_pcs_ctrol_1.dat.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_1);
	rg_hsgmii_pcs_ctrol_1.hal.rg_tbi_10b_mode = 1;
	RG_W_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_1,rg_hsgmii_pcs_ctrol_1.dat.value);

	//Multi Sgmii
	rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18); 
	rg.bit.b2 = 1;
	rg.bit.b4 = 1;
	rg.bit.b5 = 1;
	RG_W_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18,rg.value);		
	if(dbg_print) printk("hsgmii_init\n");
#endif
#endif
}
static void sgmii_init(u8 Lane){
#ifndef PCIE_ONE_LANE
	rg_type_t(HAL_sgmii_reg_phya_11) sgmii_reg_phya_11;	
#ifdef FPGA_PLATFORM	
		return;
#endif				
#ifdef QPHY
	if(dbg_print) printk("sgmii_init\n");
	sgmii_reg_phya_11.dat.value = RG_R_PL(_pxSGMII->phya_base,MULTI_PHY_ANA_BASE_OFFSET,(RgAddr)_sgmii_reg_phya_11);	
	sgmii_reg_phya_11.hal.rg_tphy_mode = 0b11;
	sgmii_reg_phya_11.hal.rg_tphy_speed = 0b00;
	RG_W_PL(_pxSGMII->phya_base,MULTI_PHY_ANA_BASE_OFFSET,(RgAddr)_sgmii_reg_phya_11,sgmii_reg_phya_11.dat.value);		
#endif

	rg_type_t(HAL_rg_hsgmii_pcs_ctrol_1) rg_hsgmii_pcs_ctrol_1;
	rg_type_t(HAL_rg_rate_adapt_ctrl_6) rg_rate_adapt_ctrl_6;
	rg_type_t(HAL_rg_rate_adapt_ctrl_8) rg_rate_adapt_ctrl_8;
	RGDATA_t rg;	 
	
	rg_hsgmii_pcs_ctrol_1.dat.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_1);
	rg_hsgmii_pcs_ctrol_1.hal.rg_tbi_10b_mode = 1;
	RG_W_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_1,rg_hsgmii_pcs_ctrol_1.dat.value);

	rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18); 
	rg.bit.b2 = 1;
	rg.bit.b4 = 0;
	rg.bit.b5 = 1;
	RG_W_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18,rg.value);		
	if(dbg_print) printk("sgmii_init\n");

	rg_rate_adapt_ctrl_6.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_6);
	rg_rate_adapt_ctrl_6.dat.value = 0x07070707;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_6,rg_rate_adapt_ctrl_6.dat.value);


	rg_rate_adapt_ctrl_8.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_8);
	rg_rate_adapt_ctrl_8.hal.rg_rate_adapt_rx_afifo_dout_c = 0xff;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_8,rg_rate_adapt_ctrl_8.dat.value);
#endif
}
static void xsgmii_init(u8 xsgmii,u8 Lane){
	if(dbg_print) printk("xsgmii_init : %x, Lane %x\n",xsgmii,Lane);
	switch (xsgmii){
		case 0:
			usxgmii_init(Lane);
			break;
		case 1:
			//hsgmii_init(Lane);
			break;
		case 2:
			//sgmii_init(Lane);
			break;
		default:
			usxgmii_init(Lane);
			break;
	}
}


static void USXGMII_10G(u8 Lane){	
	rg_type_t(HAL_rg_rate_adapt_ctrl_11)ra_ctl_11;	
	rg_type_t(HAL_rg_usxgmii_an_control_1)rg_usxgmii_an_control_1;		
	RGDATA_t rg ={0};	
	if(dbg_print) printk("USXGMII_10G\n");
#if 0 //move to usxgmii init	
	rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x100); 
	rg.bit.b28 = 1;
	RG_W_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x100,rg.value);	
	if(dbg_print) printk("read USXGMII_RG_USXGMII_AN_CONTROL_1 %x\n",RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET, (RgAddr)0x100));
#endif	
	rg_usxgmii_an_control_1.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_1) & ~(6<<8); 
	rg_usxgmii_an_control_1.hal.rg_an_ability &= 0xf0ff;
	rg_usxgmii_an_control_1.hal.rg_an_ability |= 6<8;
	RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_1,rg_usxgmii_an_control_1.dat.value);

	rg.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg.bit.b0 = 1;
	rg.bit.b4 = 1;
	rg.bit.b26 = 1;	
	rg.bit.b27 = 1;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg.value);
	
	ra_ctl_11.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11);
	ra_ctl_11.hal.rg_force_rate_adapt_mode_en = 1;
	ra_ctl_11.hal.rg_force_rate_adapt_mode = 0;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11,ra_ctl_11.dat.value);

	//if(dbg_print) printk("_rg_usxgmii_an_control_1 %x\n",RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET, (RgAddr)_rg_usxgmii_an_control_1));
	//if(dbg_print) printk("_rg_rate_adapt_ctrl_0 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0));
	//if(dbg_print) printk("_rg_rate_adapt_ctrl_11 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11));
	//if(dbg_print) printk("USXGMII_10G exit\n");
	
}

static void USXGMII_5G(u8 Lane){
	rg_type_t(HAL_rg_rate_adapt_ctrl_11)ra_ctl_11;
	RGDATA_t rg={0};	
	if(dbg_print) printk("USXGMII_5G\n");
		
	rg.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg.bit.b0 = 1;
	rg.bit.b4 = 1;	
	rg.bit.b26 = 0; 
	rg.bit.b27 = 0;	
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg.value);
	
	ra_ctl_11.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11);
	ra_ctl_11.hal.rg_force_rate_adapt_mode_en = 1;
	ra_ctl_11.hal.rg_force_rate_adapt_mode = 1;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11,ra_ctl_11.dat.value);

	if(dbg_print) printk("_rg_usxgmii_an_control_1 %x\n",RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET, (RgAddr)_rg_usxgmii_an_control_1));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_0 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_11 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11));
	if(dbg_print) printk("USXGMII_5G exit\n");
}

static void USXGMII_2p5G(u8 Lane){
	rg_type_t(HAL_rg_rate_adapt_ctrl_11)ra_ctl_11;
	RGDATA_t rg={0};	
	if(dbg_print) printk("USXGMII_2.5G\n");
			
	rg.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg.bit.b0 = 1;
	rg.bit.b4 = 1;	
	rg.bit.b26 = 0; 
	rg.bit.b27 = 0; 
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg.value);
		
	ra_ctl_11.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11);
	ra_ctl_11.hal.rg_force_rate_adapt_mode_en = 1;
	ra_ctl_11.hal.rg_force_rate_adapt_mode = 2;
	RG_W_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11,ra_ctl_11.dat.value);
	
	if(dbg_print) printk("_rg_usxgmii_an_control_1 %x\n",RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET, (RgAddr)_rg_usxgmii_an_control_1));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_0 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_11 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11));
	if(dbg_print) printk("USXGMII_2.5G exit\n");

}

static void USXGMII_1G(u8 Lane){
	rg_type_t(HAL_rg_rate_adapt_ctrl_11)ra_ctl_11;
	RGDATA_t rg={0};	
	if(dbg_print) printk("USXGMII_1G\n");
			
	rg.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg.bit.b0 = 1;
	rg.bit.b4 = 1;	
	rg.bit.b26 = 0; 
	rg.bit.b27 = 0; 
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg.value);
		
	ra_ctl_11.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11);
	ra_ctl_11.hal.rg_force_rate_adapt_mode_en = 1;
	ra_ctl_11.hal.rg_force_rate_adapt_mode = 4;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11,ra_ctl_11.dat.value);
	
	if(dbg_print) printk("_rg_usxgmii_an_control_1 %x\n",RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET, (RgAddr)_rg_usxgmii_an_control_1));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_0 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_11 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11));
	if(dbg_print) printk("USXGMII_1G exit\n");
}

static void USXGMII_100M(u8 Lane){
	rg_type_t(HAL_rg_rate_adapt_ctrl_11)ra_ctl_11;
	RGDATA_t rg={0};	
	if(dbg_print) printk("USXGMII_100M\n");
			
	rg.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg.bit.b0 = 1;
	rg.bit.b4 = 1;	
	rg.bit.b26 = 0; 
	rg.bit.b27 = 0; 
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg.value);
		
	ra_ctl_11.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11);
	ra_ctl_11.hal.rg_force_rate_adapt_mode_en = 1;
	ra_ctl_11.hal.rg_force_rate_adapt_mode = 6;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11,ra_ctl_11.dat.value);
	
	if(dbg_print) printk("_rg_usxgmii_an_control_1 %x\n",RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET, (RgAddr)_rg_usxgmii_an_control_1));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_0 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0));
	if(dbg_print) printk("_rg_rate_adapt_ctrl_11 %x\n",RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11));
	if(dbg_print) printk("USXGMII_100M exit\n");
}

static void HGMII_2p5G(u8 Lane){
#if 0 
	rg_type_t(HAL_rg_hsgmii_pcs_ctrol_1) rg_hsgmii_pcs_ctrol_1;
	RGDATA_t rg={0};	
	if(dbg_print) printk("HGMII_2.5G\n");
	//for(Lane=0;Lane<2;Lane++)
	{
		rg_hsgmii_pcs_ctrol_1.dat.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_hsgmii_pcs_ctrol_1);
		rg_hsgmii_pcs_ctrol_1.hal.rg_an_enable = 1;
		rg_hsgmii_pcs_ctrol_1.hal.rg_gmii_txclk_ena = 1;
		rg_hsgmii_pcs_ctrol_1.hal.rg_rx_clk_ena= 1;
		rg_hsgmii_pcs_ctrol_1.hal.rg_sgmii_1us_timer = 0x9c;
		rg_hsgmii_pcs_ctrol_1.hal.rg_sd_sig_det = 1;
		rg_hsgmii_pcs_ctrol_1.hal.rg_sgmii_ena = 1;
		RG_W_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_hsgmii_pcs_ctrol_1,rg_hsgmii_pcs_ctrol_1.dat.value);
		rg.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11);
		rg.bit.b1 = 0;
		RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11,rg.value);
	}
	if(dbg_print) printk("HSGMII_2.5 exit\n");
#else //update
	rg_type_t(HAL_rg_rate_adapt_ctrl_0) rg_rate_adapt_ctrl_0;
	if(dbg_print) printk("HGMII_2.5G\n");

	rg_rate_adapt_ctrl_0.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_bypass = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_bypass = 1;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg_rate_adapt_ctrl_0.dat.value);
	if(dbg_print) printk("HSGMII_2.5 exit\n");
#endif
}

static void SGMII_1G(u8 Lane){
	rg_type_t(HAL_rg_rate_adapt_ctrl_0) rg_rate_adapt_ctrl_0;
	rg_type_t(HAL_sgmii_reg_an0)sgmii_reg_an0;	
	RGDATA_t rg;	
	if(dbg_print) printk("SGMII_1G\n");
	rg_rate_adapt_ctrl_0.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_bypass = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_bypass = 1;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg_rate_adapt_ctrl_0.dat.value);
			
	sgmii_reg_an0.dat.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an0);
	if(!sgmii_reg_an0.hal.sgmii_an_enable){
		//Multi Sgmii
		rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18); 
		rg.bit.b2 = 1;
	rg.bit.b4 = 0;	
		rg.bit.b5 = 1;
		RG_W_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18,rg.value);		
	}	
	if(dbg_print) printk("SGMII_1G exit\n");
}
static void SGMII_100M(u8 Lane){
        rg_type_t(HAL_rg_rate_adapt_ctrl_0) rg_rate_adapt_ctrl_0;
        rg_type_t(HAL_sgmii_reg_an0)sgmii_reg_an0;  
        RGDATA_t rg;    
        if(dbg_print) printk("SGMII_100M\n");
        rg_rate_adapt_ctrl_0.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
        rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_en = 1;
        rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_en = 1;
        rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_bypass = 0; //v10.0.11
        rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_bypass = 0; //v10.0.11
        RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg_rate_adapt_ctrl_0.dat.value);
                
        sgmii_reg_an0.dat.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an0);
        //if(!sgmii_reg_an0.hal.sgmii_an_enable)
    {
            if (PCS_SGMII_force_mode_patch_EN == 1){
                rg.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)0xa24); 
                rg.bit.b0 = 1;
                rg.bit.b4 = 1;  
                rg.bit.b5 = 0;
                RG_W_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)0xa24,rg.value);
             }
        //Multi Sgmii
        rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18); 
        rg.bit.b2 = 1;
            rg.bit.b4 = 1;  
        rg.bit.b5 = 0;
        RG_W_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18,rg.value);        
        }   
        if(dbg_print) printk("SGMII_100M exit\n");

}
static void SGMII_10M(u8 Lane){
	rg_type_t(HAL_rg_rate_adapt_ctrl_0) rg_rate_adapt_ctrl_0;
	rg_type_t(HAL_sgmii_reg_an0)sgmii_reg_an0;	
	RGDATA_t rg;	
	if(dbg_print) printk("SGMII_10M\n");
	rg_rate_adapt_ctrl_0.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_en = 1;
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_bypass = 0;//v10.0.11
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_bypass = 0;//v10.0.11
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg_rate_adapt_ctrl_0.dat.value);
			
	sgmii_reg_an0.dat.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an0);
	//if(!sgmii_reg_an0.hal.sgmii_an_enable)
        {
		if (PCS_SGMII_force_mode_patch_EN == 1){
			rg.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)0xa24); 
			rg.bit.b0 = 1;
			rg.bit.b4 = 0;	
			rg.bit.b5 = 1;
			RG_W_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)0xa24,rg.value);		
		}
		//Multi Sgmii
		rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18); 
		rg.bit.b2 = 1;
		rg.bit.b4 = 0;
		rg.bit.b5 = 0;
		RG_W_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)0x18,rg.value);		
	}	
	if(dbg_print) printk("SGMII_10M exit\n");


}
		
static void SGMII_RA_XGMII(u8 RA_XGMII,u8 Lane){	
	RGDATA_t rg;
	rg.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)0x100);
	switch(RA_XGMII){
		case 1:
			rg.value = 0;
			break;
		case 2:
			rg.bit.b28 = 1;
			rg.bit.b31 = 1;
			break;
		default:
			break;
	}	
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)0x100,rg.value);
}
static void Solution0(u8 xsgmii,u8 mod,u8 an, u8 rate,u8 Lane){ //sgmii force mode
	rg_type_t(HAL_sgmii_reg_an_13) sgmii_reg_an_13;
	rg_type_t(HAL_rg_an_sgmii_mode_force) rg_an_sgmii_mode_force;
	if((xsgmii == SGMII)&&(mod == 0)){
		if(dbg_print) printk("Solution0\n");
		sgmii_reg_an_13.dat.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_13);
		rg_an_sgmii_mode_force.dat.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_an_sgmii_mode_force);
		rg_an_sgmii_mode_force.hal.rg_force_cur_sgmii_mode_sel = 1;
		switch (rate){
			case ENUM_SGMII_1000M :
				sgmii_reg_an_13.hal.sgmii_if_mode_5_0 = 0x29;
				rg_an_sgmii_mode_force.hal.rg_force_cur_sgmii_mode = 0b00;
			break;
		case ENUM_SGMII_100M :
				sgmii_reg_an_13.hal.sgmii_if_mode_5_0 = 0x25;				
				rg_an_sgmii_mode_force.hal.rg_force_cur_sgmii_mode = 0b01;
			break;
		case ENUM_SGMII_10M :
				sgmii_reg_an_13.hal.sgmii_if_mode_5_0 = 0x21;				
				rg_an_sgmii_mode_force.hal.rg_force_cur_sgmii_mode = 0b10;
			break;	
		}
		RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_13,sgmii_reg_an_13.dat.value);		
		RG_W_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_an_sgmii_mode_force,rg_an_sgmii_mode_force.dat.value);
	}		
}

static void Solution1(u8 xsgmii,u8 mod,u8 an, u8 rate,u8 Lane){ //reset rx fifo with thr
	rg_type_t(HAL_rg_rate_adapt_ctrl_1) rg_rate_adapt_ctrl_1;
	u32 tmp = 0;
	if((xsgmii == SGMII)&&(mod == 0)&&(an == 1)){
		if(dbg_print) printk("Solution1\n");
		rg_rate_adapt_ctrl_1.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_1);
		tmp = rg_rate_adapt_ctrl_1.dat.value;
		rg_rate_adapt_ctrl_1.hal.rg_rate_adapt_rx_afifo_wr_thr = 0;
		rg_rate_adapt_ctrl_1.hal.rg_rate_adapt_rx_afifo_rd_thr = 0;	
		RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_1,rg_rate_adapt_ctrl_1.dat.value);		
		udelay(5);
		RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_1,tmp);		
	}		
}

static void xsgmii_force_data(u8 xsgmii,u8 mod,u8 an, u8 rate,u8 Lane){
	rg_type_t(HAL_rg_user_define_sel) rg_user_define_sel;	
	rg_type_t(HAL_rg_user_define_xgmii_control) rg_user_define_xgmii_control;
	rg_type_t(HAL_rg_user_define_xgmii_data_lsb) rg_user_define_xgmii_data_lsb;

	switch(xsgmii){
		case USXGMII:
			switch(rate){
				case 0:
					rg_user_define_xgmii_data_lsb.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_xgmii_data_lsb);			
					if(rg_user_define_xgmii_data_lsb.hal.rg_user_define_rxd_lsb != USR_DATA){
						rg_user_define_xgmii_data_lsb.hal.rg_user_define_rxd_lsb = USR_DATA;
						RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_xgmii_data_lsb,rg_user_define_xgmii_data_lsb.dat.value);
					}
					
						rg_user_define_xgmii_control.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_xgmii_control);
					if(rg_user_define_xgmii_control.hal.rg_user_define_rxc != 0xff){
						rg_user_define_xgmii_control.hal.rg_user_define_rxc = 0xff;				
						RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_xgmii_control,rg_user_define_xgmii_control.dat.value);				
					}
					
					rg_user_define_sel.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_sel);
					rg_user_define_sel.hal.rg_user_define_sel = an;
					RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_sel,rg_user_define_sel.dat.value);
                    rg_user_define_sel.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_sel);
                    if(dbg_print)printk("_rg_user_define_sel = %x",rg_user_define_sel.dat.value);
					break;
				case 1:					
					rg_user_define_sel.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_sel);
					rg_user_define_sel.hal.rg_user_define_sel = an;
					RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_user_define_sel,rg_user_define_sel.dat.value);
					break;
			}
			break;
		case HSGMII:	
		case SGMII:
			break;
	}

}

static void Set_1000BASE_X_AN(u8 xsgmii){	
	rg_type_t(HAL_rg_hsgmii_pcs_ctrol_1)   rg_hsgmii_pcs_ctrol_1;	
    rg_type_t(HAL_rg_hsgmii_pcs_ctrol_3)   rg_hsgmii_pcs_ctrol_3;	
	rg_type_t(HAL_rg_hsgmii_pcs_ctrol_6)   rg_hsgmii_pcs_ctrol_6;	
    rg_type_t(HAL_sgmii_reg_an_force_cl37) rg_sgmii_reg_an_force_cl37;
	rg_type_t(HAL_sgmii_reg_an_13)         rg_sgmii_reg_an_13;
    rg_type_t(HAL_sgmii_reg_an0)sgmii_reg_an0;	    

    printk("1000BASE-x AN mode\n");
	  
	RG_W_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_4,0x1a0);  
	  
	rg_sgmii_reg_an_13.dat.value = RG_R_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_13);
	rg_sgmii_reg_an_13.hal.sgmii_if_mode_5_0 = 0x22;//0x2;//0x22; //??	
//	rg_sgmii_reg_an_13.hal.sgmii_remote_fault_dis =1;
	RG_W_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_13,rg_sgmii_reg_an_13.dat.value);  

    RG_W_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_4,0x0020);		
//////////////////////////////////////////////////////////////////////////////////////////////////////////////

	rg_hsgmii_pcs_ctrol_1.dat.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_1);
	//rg_hsgmii_pcs_ctrol_1.hal.rg_tbi_10b_mode = 0;
	rg_hsgmii_pcs_ctrol_1.hal.rg_sgmii_send_an_error_en = 1;
	RG_W_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_1,rg_hsgmii_pcs_ctrol_1.dat.value);
	  
	rg_sgmii_reg_an_force_cl37.dat.value = RG_R_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_force_cl37);
	rg_sgmii_reg_an_force_cl37.hal.rg_force_an_done =1;
	RG_W_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an_force_cl37,rg_sgmii_reg_an_force_cl37.dat.value );
	  
	  
	rg_hsgmii_pcs_ctrol_3.dat.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_3);
	rg_hsgmii_pcs_ctrol_3.hal.rg_link_ststime = 0x98968;
	RG_W_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_3,rg_hsgmii_pcs_ctrol_3.dat.value);
	  
	rg_hsgmii_pcs_ctrol_6.dat.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_6);
	rg_hsgmii_pcs_ctrol_6.hal.rg_sgmii_spd_force_1000 = 1;
	RG_W_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_ctrol_6,rg_hsgmii_pcs_ctrol_6.dat.value);
	  
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

	sgmii_reg_an0.dat.value = RG_R_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr)_sgmii_reg_an0);
	sgmii_reg_an0.hal.sgmii_an_enable = 1;
	sgmii_reg_an0.hal.sgmii_an_restart = 1;
	sgmii_reg_an0.hal.sgmii_reset_phy = 1;
	RG_W_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr) _sgmii_reg_an0,sgmii_reg_an0.dat.value);
	udelay(3);
	sgmii_reg_an0.hal.sgmii_an_restart = 0;
	sgmii_reg_an0.hal.sgmii_reset_phy = 0;		
	RG_W_PL(_pxSGMII->an_base[0],SGMII_AN_BASE_OFFSET,(RgAddr) _sgmii_reg_an0,sgmii_reg_an0.dat.value);
}

static void Solution3(u8 xsgmii,u8 mod,u8 an, u8 rate,u8 Lane){ //RA R and W first for PCIE sgmii
	rg_type_t(HAL_rg_rate_adapt_ctrl_0) rg_rate_adapt_ctrl_0;
	if(!((mod == 1)||(an == 1))&&(xsgmii == 2))return;
	if(dbg_print) printk("Solution3\n");			
	rg_rate_adapt_ctrl_0.dat.value = RG_R_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0);
	//printk("Solution3 1 =%x\n",rg_rate_adapt_ctrl_0.dat.value);			
	//rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_en = 1;
#if 1	
	rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_en = 0;
#endif	
        if(dbg_print) printk("Solution3  =%x\n",rg_rate_adapt_ctrl_0.dat.value);			
	//rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_tx_bypass = 1;
	//rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_bypass = 1;
	RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,0);
	//udelay(100);
	//rg_rate_adapt_ctrl_0.hal.rg_rate_adapt_rx_en = 1;
        //RG_W_PL(_pxSGMII->ra_base[Lane],USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_0,rg_rate_adapt_ctrl_0.dat.value);
}

static void xSGMII_Solution(u8 number,u8 xsgmii,u8 mod,u8 an, u8 rate,u8 Lane){	
	if(dbg_print) printk("xSGMII_Solution : %x\n",number);
	switch(number){
		case 0:
			Solution0(xsgmii,mod,an,rate,Lane);
			break;
		case 1:
			Solution1(xsgmii,mod,an,rate,Lane);
			break;	
		case 3:
			Solution3(xsgmii,mod,an,rate,Lane);
			break;	

	}
}

static void usxgmii_rate_api(u8 Lane,u8 rate){
	if(dbg_print) printk("usxgmii_rate_api rate %x : \n",rate);
	
	#ifdef	FPGA_PLATFORM	
	fpga_clk_for_usxgmii_rate(rate);
	#endif

	switch (rate){
		case ENUM_USXGII_10G :
			if(dbg_print) printk("10G\n"); 
			USXGMII_10G(Lane);
			break;
		case ENUM_USXGII_5G :
			if(dbg_print) printk("5G"); 
			USXGMII_5G(Lane);
			break;
		case ENUM_USXGII_2p5G :
			if(dbg_print) printk("2.5G"); 
			USXGMII_2p5G(Lane);
			break;
		case ENUM_USXGII_1G :
			if(dbg_print) printk("1G"); 
			USXGMII_1G(Lane);
			break;
		case ENUM_USXGII_100M :
			if(dbg_print) printk("100M"); 
			USXGMII_100M(Lane);
			break;
			
		default :
			if(dbg_print) printk("10G"); 
			USXGMII_10G(Lane);
			break;			
	}
	if(dbg_print) printk("\n");
}	
	
static void sgmii_rate_api(u8 Lane,u8 rate){
	if(dbg_print) printk("sgmii_rate_api rate %x\n",rate);
	switch (rate){
		case ENUM_SGMII_1000M :
			SGMII_1G(Lane);
			break;
		case ENUM_SGMII_100M :
			SGMII_100M(Lane);
			break;
		case ENUM_SGMII_10M :
			SGMII_10M(Lane);
			break;	
		default :			
			SGMII_1G(Lane);
			break;			
	}
}	

static void hsgmii_rate_api(u8 Lane){
	if(dbg_print) printk("hsgmii\n");
	HGMII_2p5G(Lane);
}

static void AN_ReStart(u8 xsgmii,u8 Lane){
	rg_type_t(HAL_ro_usxgmii_an_stats_0) ro_usxgmii_an_stats_0;	
	rg_type_t(HAL_rg_usxgmii_an_control_6) rg_usxgmii_an_control_6;
	RGDATA_t rg;
	//u16 loop;	
	if(dbg_print) printk("AN_ReStart\n");
	switch (xsgmii){
		case USXGMII :
			rg.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_usxgmii_an_control_0);
			if(dbg_print) printk("AN_ReStart1 %x\n",rg.value);

			if(!rg.bit.b0)break; //AN disable
			
			rg_usxgmii_an_control_6.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_usxgmii_an_control_6);
			rg_usxgmii_an_control_6.hal.rg_tog_pcs_autoneg_sts = 1;
			RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_usxgmii_an_control_6,rg_usxgmii_an_control_6.dat.value);
			if(dbg_print) printk("AN_ReStart1 %x\n",RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) 0xc1c));
			udelay(3);
			rg_usxgmii_an_control_6.hal.rg_tog_pcs_autoneg_sts = 0;
			RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_usxgmii_an_control_6,rg_usxgmii_an_control_6.dat.value);
			if(dbg_print) printk("AN_ReStart1 %x\n",RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) 0xc1c));

#ifdef	FPGA_PLATFORM	 			
			ro_usxgmii_an_stats_0.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_usxgmii_an_stats_0);
			if(dbg_print) printk("AN_ReStart3 %x\n",ro_usxgmii_an_stats_0.hal.ro_cur_usxgmii_mode);
			if((ro_usxgmii_an_stats_0.hal.ro_cur_usxgmii_mode == 0x04) ||(ro_usxgmii_an_stats_0.hal.ro_cur_usxgmii_mode == 0x02))fpga_clk_for_usxgmii_rate(ENUM_USXGII_2p5G);
			else fpga_clk_for_usxgmii_rate(ENUM_USXGII_10G);	
#endif		
			break;
		case HSGMII:
		case SGMII:
			rg.value = RG_R_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr) _sgmii_reg_an0);
			if(!rg.bit.b12) break;
			else{				
				rg.bit.b9 = 1;			
				RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr) _sgmii_reg_an0,rg.value);
				udelay(3);
				rg.bit.b9 = 0;			
				RG_W_PL(_pxSGMII->an_base[Lane],SGMII_AN_BASE_OFFSET,(RgAddr) _sgmii_reg_an0,rg.value);			
			}
			break;
		default :			
			printk("AN parameter error!!!\n");
			break;			
	}
	

}	

static void xSGMII_Rate_API(u8 xsgmii,u8 Lane,u8 rate){
    is_sgmii_100M[Lane] = 0;

    switch (xsgmii){
		case USXGMII :
			usxgmii_rate_api(Lane,rate);
			break;
		case HSGMII:
			hsgmii_rate_api(Lane);
			break;
		case SGMII:
			sgmii_rate_api(Lane,rate);
            if (rate >= 1)is_sgmii_100M[Lane] =1;//if < 100M
			break;
		default :			
			USXGMII_10G(Lane);
			break;			
	}
}

static void xSGMII_AN_API(u8 xsgmii,u8 Lane,u8 an){
	if(dbg_print) printk("xSGMII_AN_API %x, enable : %x\n",xsgmii,an);
	switch (xsgmii){
		case USXGMII :
			usxgmii_an(Lane,an);
			break;
		case HSGMII :
			if(an) SGMII_RA_XGMII(1,Lane);
			hsgmii_an(Lane,an);
			break;
		case SGMII :
			if(an) SGMII_RA_XGMII(1,Lane);
			sgmii_an(Lane,an);
			break;
		default :			
			usxgmii_an(Lane,0);			
			hsgmii_an(Lane,0);
			sgmii_an(Lane,0);
			break;			
	}	
}
static void xSGMII_PD(u8 PD,u8 Lane){
	RGDATA_t rg = {0x00};
	if(dbg_print)printk("xSGMII_PD\n");
	//RSTB(eM1,PD,Lane);
}	

static u32 usxgmii_link_sts(u8 Lane){
	RGDATA_t rg = {0x00};
	rg.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_usxgmii_an_control_6);
	rg.bit.b0 = 1;
	RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_usxgmii_an_control_6,rg.value);
	rg.bit.b0 = 0;
	RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_usxgmii_an_control_6,rg.value);
	
	return RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_usxgmii_an_stats_0);
}
static u32 sgmii_link_sts(RgAddr multi_sgmii,u8 Lane){
	RGDATA_t rg = {0x00};	
	return RG_R_PL(_pxSGMII->multi_sgmii_base[Lane],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr) multi_sgmii);
}	

static u32 xSGMII_Link_STS(u8 Lane,u8 xsgmii){
    RGDATA_t rg = {0x00},sts ={0x00};	
    
	switch (xsgmii){
		case USXGMII :
            if (XSGMII_USXGMII_INT_EN && XSGMII_REQ_IRQ)
            {
               rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_base_r_10gb_t_pcs_stus1);
               if (linkdn_sta ==1)
                  sts.bit.b0 =0;
               else    
                  sts.bit.b0 = rg.bit.b12;//sync
               if (MAC_Polling_Print_EN) printk("Interrup flag =%x\n",sts.bit.b0);                     
            }
            else 
            {
               sts.bit.b0 = XFI_PCIE0_RX_SigDet_OUT_Read();
               if (MAC_Polling_Print_EN) printk("Sigdet =%x\n",sts.bit.b0);
            }
			rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_usxgmii_an_stats_2);
			sts.bit.b1 = rg.bit.b24;//an
			break;
		case HSGMII :
		case SGMII :
			rg.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_state_2);
			sts.bit.b0 = rg.bit.b5;//sync
			sts.bit.b1 = rg.bit.b0;//an
			break;
		default :			
			printk("cmd error!!!\n");
			break;	
	}
	//if (MAC_Polling_Print_EN) printk("0x%x\n",sts.value); 
	return sts.value;

}	

#if AN7583_COMMON_PHYA == 0
static u8 RX_SigDet_Flag(void)
{
	RGDATA_t rg;	
	u8 i,cnt = 0;		 

	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RESERVE_0,0x30000);	
	for (i=0;i<=5;i++){		
		rg.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _ADD_DIG_RO_RESERVE_2);
		cnt += rg.bit.b8;
	}
	if(dbg_print)printk("RX_SigDet_Flag, cnt %x\n",cnt);
	
	return cnt >= 4? 1:0;  
}
#endif

#ifdef Enable_IRQ
#if AN7583_COMMON_PHYA == 0
static u8 RX_SigDet_Flag_D(void)
{
	rg_type_t(HAL_XPON_INT_EN_3) XPON_INT_EN_3;		
	rg_type_t(HAL_SS_RX_SIGDET_1) SS_RX_SIGDET_1;		
	rg_type_t(HAL_XPON_INT_STA_3) XPON_INT_STA_3;
	rg_type_t(HAL_RX_RESET_1) RX_RESET_1;	 
	
	XPON_INT_EN_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_EN_3);	
    XPON_INT_EN_3.hal.rg_rx_sigdet_int_en = 0;
    RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_EN_3,XPON_INT_EN_3.dat.value);	
   
	SS_RX_SIGDET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_SIGDET_1);	
	SS_RX_SIGDET_1.hal.rg_sigdet_en = 1;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_SIGDET_1,SS_RX_SIGDET_1.dat.value);

	RX_RESET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_RESET_1);	
	RX_RESET_1.hal.rg_sigdet_rst_b = 0;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_RESET_1,RX_RESET_1.dat.value);
	
	RX_RESET_1.hal.rg_sigdet_rst_b = 1;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_RESET_1,RX_RESET_1.dat.value);

	XPON_INT_STA_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_STA_3);	
	XPON_INT_STA_3.hal.rx_sigdet_int = 1;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_STA_3,XPON_INT_STA_3.dat.value);	
	udelay(50);	
	XPON_INT_STA_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_STA_3);	

	SS_RX_SIGDET_1.hal.rg_sigdet_en = 0;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_SIGDET_1,SS_RX_SIGDET_1.dat.value);
	
	if(dbg_print)printk("RX_SigDet_Flag_D %x\n",XPON_INT_STA_3.hal.rx_sigdet_int);
	return XPON_INT_STA_3.hal.rx_sigdet_int;  
}

static void SigDet_Int_Init(u8 en)
{
	rg_type_t(HAL_XPON_INT_EN_3) XPON_INT_EN_3;		
	rg_type_t(HAL_SS_RX_SIGDET_1) SS_RX_SIGDET_1;		
	rg_type_t(HAL_XPON_INT_STA_3) XPON_INT_STA_3;	
	rg_type_t(HAL_RX_RESET_1) RX_RESET_1;	  

	if(dbg_print)printk("SigDet_Int_Init, en %x\n",en);
	XPON_INT_STA_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_STA_3);	
	XPON_INT_STA_3.hal.rx_sigdet_int = 1;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_STA_3,XPON_INT_STA_3.dat.value);	

	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_STA_3,0x0);	
	XPON_INT_EN_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_EN_3);	
	XPON_INT_EN_3.hal.rg_rx_sigdet_int_en = en;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_EN_3,XPON_INT_EN_3.dat.value);	
	
	SS_RX_SIGDET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_SIGDET_1);	
	SS_RX_SIGDET_1.hal.rg_sigdet_en = en;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _SS_RX_SIGDET_1,SS_RX_SIGDET_1.dat.value);	

	RX_RESET_1.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_RESET_1);	
	RX_RESET_1.hal.rg_sigdet_rst_b = 0;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_RESET_1,RX_RESET_1.dat.value);
	
	RX_RESET_1.hal.rg_sigdet_rst_b = 1;
	RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _RX_RESET_1,RX_RESET_1.dat.value);
}
static u8 SigDet_IntEn_sta(void)
{
	rg_type_t(HAL_XPON_INT_EN_3) XPON_INT_EN_3;	
	XPON_INT_EN_3.dat.value = RG_R_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_EN_3);
	return (u8) XPON_INT_EN_3.hal.rg_rx_sigdet_int_en;
}
#endif


static void MAC_Linkup_Wrapper(void){
	if(dbg_print) printk("MAC_Linkup_Wrapper\n");
	//extern MAC function  

}
static void MAC_Linkdn_Wrapper(void){
	if(dbg_print) printk("MAC_Linkdn_Wrapper\n");
	//extern MAC function  
	XSI_MAC_LOGIC_RESET(PCIE0_INDEX);

}
static void MAC_SigDet_Wrapper(void){
	if(dbg_print) printk("MAC_SigDet_Wrapper\n");
	//extern MAC function  

}

static void sgmii_isr(void)
{
	rg_type_t(HAL_rg_hsgmii_mode_interrupt) rg_hsgmii_mode_interrupt;
	rg_type_t(HAL_rg_hsgmii_pcs_int_state) rg_hsgmii_pcs_int_state;
	rg_type_t(HAL_rg_rate_adapt_ctrl_1) rg_rate_adapt_ctrl_1;
	if(dbg_print)printk("pcie xsgmii: sgmii_isr\n");

	rg_hsgmii_pcs_int_state.dat.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_int_state);	
	rg_hsgmii_mode_interrupt.dat.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_mode_interrupt);

	  if (!rg_hsgmii_pcs_int_state.hal.ro_hsgmii_mode2_an_done) return;
	  if(dbg_print) printk("pcie xsgmii: sgmii_isr (Lane=%d)\n",0);	  	
	  if(dbg_print) printk("0 rg_hsgmii_pcs_int_state= %x \n",rg_hsgmii_pcs_int_state.dat.value);
	  if(dbg_print) printk("0 rg_hsgmii_mode_interrupt= %x \n",rg_hsgmii_mode_interrupt.dat.value);
	if (rg_hsgmii_pcs_int_state.hal.ro_hsgmii_mode2_an_done) 
	{
		if(dbg_print) printk("PCIE SGMII AN DONE INT Lane=%d\n",0);		
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_done_int			=0x1;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_rx_sync_done_int			=0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_cl37_timerdone_int		=0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_mis_int    	                =0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_done_int_clear		        =0x1;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_rx_sync_done_int_clear 	        =0x1;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_cl37_timerdone_int_clear        =0x1;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_mis_int_clear			=0x1;
		RG_W_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_mode_interrupt,rg_hsgmii_mode_interrupt.dat.value);
printk("PCIE SGMII AN DONE INT Lane=%d\n",0);
		//if(!is_sgmii_100M[Lane])
		{		
		  rg_rate_adapt_ctrl_1.dat.value = RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _rg_rate_adapt_ctrl_1);
		  rg_rate_adapt_ctrl_1.hal.rg_rate_adapt_rx_afifo_wr_thr = 0;
		  rg_rate_adapt_ctrl_1.hal.rg_rate_adapt_rx_afifo_rd_thr = 0;
		  RG_W_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _rg_rate_adapt_ctrl_1,rg_rate_adapt_ctrl_1.dat.value);		
		  if(!is_sgmii_100M[0])   
		    udelay(1);
		  rg_rate_adapt_ctrl_1.hal.rg_rate_adapt_rx_afifo_wr_thr = 0xf;
		  rg_rate_adapt_ctrl_1.hal.rg_rate_adapt_rx_afifo_rd_thr = 0x5;
		  RG_W_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _rg_rate_adapt_ctrl_1,rg_rate_adapt_ctrl_1.dat.value);
                }
	}	
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_done_int			        =0x1;
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_rx_sync_done_int			        =0x0;
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_cl37_timerdone_int		        =0x0;
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_mis_int 				=0x0;
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_done_int_clear			        =0x0;
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_rx_sync_done_int_clear 	                =0x0;
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_cl37_timerdone_int_clear                =0x0;
	rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_mis_int_clear			        =0x0;
	RG_W_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_mode_interrupt,rg_hsgmii_mode_interrupt.dat.value);
	
	  //rg_hsgmii_pcs_int_state.dat.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_pcs_int_state);	
	  //rg_hsgmii_mode_interrupt.dat.value = RG_R_PL(_pxSGMII->pcs2_base[Lane],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_mode_interrupt);
	  //printk("1 rg_hsgmii_pcs_int_state= %x \n",rg_hsgmii_pcs_int_state.dat.value);
	  //printk("1 rg_hsgmii_mode_interrupt= %x \n",rg_hsgmii_mode_interrupt.dat.value);
	
}

static void xSGMII_Wait_LSSignaling(u8 xsgmii){
    u8 signal;
    u16 sync;
    sync =(u16) RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_base_r_10gb_t_pcs_stus1);
   	signal = XFI_PCIE0_RX_SigDet_OUT_Read();//XSGMII_SigDet_A_EN? XFI_ETH_RX_SigDet_Flag(): RX_SigDet_Flag_D();	
    if(dbg_print)printk("Wait_signaling %x\n",xsgmii);
    if ((xsgmii == USXGMII)&&(Wait_signaling_en)&&(XSGMII_USXGMII_INT_EN))
    {
        if(dbg_print) 
            printk("---------------xSGMII_Wait_LSSignaling *** ---------------\n");
        if((0x100d != sync) || !(signal) )
            //||((0x100d != sync) && XSGMII_Linkdn_Ignone_SD_EN)
            //||(!linkup_sta && !(signal) && XSGMII_Linkdn_after_linkup_EN))
        {
		   linkdn_sta = 1;
		   if(USX_FORCE_USR_DATA)xsgmii_force_data(0,8,1,0,0);
		   XFI_PCIE0_RX_RDY(0,0);
		   XFI_PCIE0_RX_CDR_LFP_L2D(1,0);			
		   XFI_PCIE0_SigDet_Int_Init(1);
		   if(XSGMII_Linkdn_Wrapper_EN)MAC_Linkdn_Wrapper();
      	}
     	else 
        {  
           linkdn_sta = 0;         
        }
	    if(dbg_print)printk("usxgmii linkup_sta=%x,linkdn_sta=%x\n",linkup_sta,linkdn_sta);
	    if(dbg_print)printk("---------------xSGMII_Wait_LSSignaling &&& ---------------\n");
     }    
}


void XFI_PCIE0_RX_CDR_RST(void)
{
#ifndef FPGA_PLATFORM
#if AN7583_COMMON_PHYA == 1

	XFI_PCIE0_RX_CDR_LFP_L2D(1,0);
	XFI_PCIE0_RX_CDR_LPF_RSTB(1,0);
	udelay(700);
	XFI_PCIE0_RX_CDR_LPF_RSTB(1,1);
	udelay(100);
	XFI_PCIE0_RX_CDR_LFP_L2D(1,1);

	//switch to auto
	XFI_PCIE0_RX_CDR_LPF_RSTB(0,1);
	XFI_PCIE0_RX_CDR_LFP_L2D(0,1);
#endif
#endif
}

static void usxgmii_isr(void){	
	rg_type_t(HAL_xfi_pcs_int_sta_2) rg_xfi_pcs_int_sta_2; 	 
	rg_type_t(HAL_xfi_pcs_int_sta_3) rg_xfi_pcs_int_sta_3; 	 
	rg_type_t(HAL_xfi_pcs_int_sta_4) rg_xfi_pcs_int_sta_4; 	

	rg_type_t(HAL_rg_xfi_pcs_int_ctrl_2) rg_xfi_pcs_int_ctrl_2;    
	rg_type_t(HAL_rg_xfi_pcs_int_ctrl_3) rg_xfi_pcs_int_ctrl_3;	
	rg_type_t(HAL_rg_xfi_pcs_int_ctrl_4) rg_xfi_pcs_int_ctrl_4;

	rg_type_t(HAL_XPON_INT_EN_3) XPON_INT_EN_3;	
	rg_type_t(HAL_XPON_INT_STA_3) XPON_INT_STA_3;		
    
    u8 signal = XSGMII_SigDet_A_EN? XFI_PCIE0_RX_SigDet_Flag(): XFI_PCIE0_RX_SigDet_Flag_D();
	u16 sync = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_base_r_10gb_t_pcs_stus1);
	u8 sd_int = 0;
	u8 i=0,sig_det_out=0,sig_det_accum=0;
	if(dbg_print)printk("pcie xsgmii: usxgmii_isr signal %x, sync %x\n",signal,sync);
    //SD int
	if(XFI_PCIE0_SigDet_IntEn_sta()){
		XPON_INT_STA_3.dat.value = XFI_PCIE0_SigDet_Int_sta3_read();
		if(dbg_print)printk("rx_sigdet_int %x\n",XPON_INT_STA_3.hal.rx_sigdet_int);

		if(XPON_INT_STA_3.hal.rx_sigdet_int)
		{			
			sd_int = 1;
			if(dbg_print) printk("---------------rx_sigdet_int isr Lane= %d ---------------\n",0);
			if(XFI_PCIE0_RX_CDR_LFP_L2D_sta()== 1) XFI_PCIE0_RX_CDR_RST();
			if(XFI_PCIE0_RX_RDY_Sta()== 0) XFI_PCIE0_RX_RDY(1,0);
			XFI_PCIE0_SigDet_Int_Init(0);
			if(XSGMII_SigDet_Wrapper_EN) MAC_SigDet_Wrapper();
		}
		
		//RG_W_PL(_pxSGMII->pma_base[0],L0_PMA_BASE_OFFSET,(RgAddr) _XPON_INT_STA_3,XPON_INT_STA_3.dat.value);
		XFI_PCIE0_SigDet_Int_sta3_write(XPON_INT_STA_3.dat.value);
		if(dbg_print){
			XPON_INT_STA_3.dat.value = XFI_PCIE0_SigDet_Int_sta3_read();	
			printk("_XPON_INT_STA_3 %x\n",XPON_INT_STA_3.dat.value);
		}
		if(dbg_print)printk("---------------rx_sigdet_int isr Lane=%d &&&---------------\n",0);
		
		if(sd_int){
			sd_int = 0;
			return;
		}
	}	

//Linkup int	
	rg_xfi_pcs_int_sta_2.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_2);	 
	rg_xfi_pcs_int_sta_3.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3);	 
	rg_xfi_pcs_int_sta_4.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_4);	
	if(dbg_print)printk("Interrupt sta rg_xfi_pcs_int_sta_2= %x,rg_xfi_pcs_int_sta_3= %x,rg_xfi_pcs_int_sta_4= %x\n",rg_xfi_pcs_int_sta_2.dat.value,rg_xfi_pcs_int_sta_3.dat.value,rg_xfi_pcs_int_sta_4.dat.value);

	if(dbg_print)printk("link_up_st_int %x\n",rg_xfi_pcs_int_sta_3.hal.link_up_st_int);
	if(rg_xfi_pcs_int_sta_3.hal.link_up_st_int)	{
		if(dbg_print)printk("---------------link_up_st_int isr Lane= %d ---------------\n",0);
        sig_det_accum = 0;
        for(i=0;i<100;i++)
        {
            sig_det_out = XFI_PCIE0_RX_SigDet_OUT_Read();
            sync = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_base_r_10gb_t_pcs_stus1);
            sig_det_accum += sig_det_out;
            //if(dbg_print)printk("sig_det_out = %d, sync = %x\n",sig_det_out,sync);
        }
        if(dbg_print)printk("sig_det_accum = %d\n",sig_det_accum);
        if(sig_det_accum >95) signal=1;
        else signal=0;

        if(dbg_print)printk("signal = %x\n",signal);
        sync = 0;
        
		if(signal) sync = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _ro_base_r_10gb_t_pcs_stus1);
		if(dbg_print)printk("link_up_st_int sync = %x\n",sync);
		if((0x100d == sync) && signal) {
			if(XSGMII_Linkup_Wrapper_EN)MAC_Linkup_Wrapper();
			linkup_sta = 1;
			if(USX_FORCE_USR_DATA) xsgmii_force_data(0,8,0,0,0);
		}	
		else linkup_sta = 0;
		if(dbg_print)printk("---------------link_up_st_int isr &&& ---------------\n");
	}
	else linkup_sta = 0;

//Linkdn int		
	if(dbg_print)printk("link_down_st_int %x\n",rg_xfi_pcs_int_sta_4.hal.link_down_st_int);
	if(rg_xfi_pcs_int_sta_4.hal.link_down_st_int){
		if(dbg_print)printk("---------------link_down_st_int isr Lane= %d  ---------------\n",0);		
            if(((0x100d != sync) && !signal )||((0x100d != sync) && XSGMII_Linkdn_Ignone_SD_EN)||(!linkup_sta && !signal && XSGMII_Linkdn_after_linkup_EN)){
			linkdn_sta = 1;
			if(USX_FORCE_USR_DATA)xsgmii_force_data(0,8,1,0,0);
			XFI_PCIE0_RX_RDY(0,0);
			XFI_PCIE0_RX_CDR_LFP_L2D(1,0);	
            //Eth_Ser_plug_reset (XFI_PLUG_OUT , spd_sel_bk);//Need to modify to open
            udelay(2000);
			#if 0
				TMR_INI();
			#else
				XFI_PCIE0_SigDet_Int_Init(1);
			#endif
			if(XSGMII_Linkdn_Wrapper_EN)MAC_Linkdn_Wrapper();
		}
		else linkdn_sta = 0;
		if(dbg_print)printk("---------------link_down_st_int isr &&& ---------------\n");
	}
	else linkdn_sta = 0;
		
	if(dbg_print)printk("usxgmii linkup_sta=%x,linkdn_sta=%x\n",linkup_sta,linkdn_sta);
	
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_2,0x1010101);
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3,0x1010101);
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_4,0x1);
	
	if(dbg_print){
		rg_xfi_pcs_int_sta_2.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_2);	 
		rg_xfi_pcs_int_sta_3.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3);	 
		rg_xfi_pcs_int_sta_4.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_4);	
		printk("After clear, rg_xfi_pcs_int_sta_2= %x,rg_xfi_pcs_int_sta_3= %x,rg_xfi_pcs_int_sta_4= %x\n",rg_xfi_pcs_int_sta_2.dat.value,rg_xfi_pcs_int_sta_3.dat.value,rg_xfi_pcs_int_sta_4.dat.value);
	}
	
}

static irqreturn_t xsgmii_interrupt(int irq, void *dev_id){
 if(dbg_print) printk("---------------pcie xsgmii_isr: irq=%d---------------\n",irq);
   switch(xsgmii_bk){
       case USXGMII:
           usxgmii_isr();
           break;
       case SGMII :
           sgmii_isr();
           break;  
   }  
	return IRQ_HANDLED;
}

static void usxgmii_pcs_int_init(u8 en ){
	
	rg_type_t(HAL_rg_xfi_pcs_int_ctrl_2) rg_xfi_pcs_int_ctrl_2;    
	rg_type_t(HAL_rg_xfi_pcs_int_ctrl_3) rg_xfi_pcs_int_ctrl_3;	
	rg_type_t(HAL_rg_xfi_pcs_int_ctrl_4) rg_xfi_pcs_int_ctrl_4;

	if(dbg_print)printk("usxgmii_pcs_int en %x\n",en);
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_0,0x00); 				
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_1,0x00); 				
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_2,0x00); 				
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_3,0x00); 	
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_4,0x00);

	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_2,0x1010101);
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3,0x1010101);
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_4,0x1);
	

	rg_xfi_pcs_int_ctrl_2.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_2);	
	rg_xfi_pcs_int_ctrl_3.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_3);	
	rg_xfi_pcs_int_ctrl_4.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_4);				

	rg_xfi_pcs_int_ctrl_2.hal.rg_r_type_e_int_en =0;			
	rg_xfi_pcs_int_ctrl_2.hal.rg_rxpcs_fsm_dec_err_int_en =0;	
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_2,rg_xfi_pcs_int_ctrl_2.dat.value);					
	rg_xfi_pcs_int_ctrl_3.hal.rg_hi_ber_st_int_en=0;	
	rg_xfi_pcs_int_ctrl_3.hal.rg_link_up_st_int_en=en;		
	rg_xfi_pcs_int_ctrl_3.hal.rg_rx_block_lock_st_int_en=0;
	rg_xfi_pcs_int_ctrl_3.hal.rg_fail_sync_xor_st_int_en=0;
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_3,rg_xfi_pcs_int_ctrl_3.dat.value);		
	rg_xfi_pcs_int_ctrl_4.hal.rg_link_down_st_int_en=en; 
	RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_4,rg_xfi_pcs_int_ctrl_4.dat.value);
}

static void xsgmii_interrupt_init(u8 xsgmii){
	rg_type_t(HAL_rg_hsgmii_mode_interrupt) rg_hsgmii_mode_interrupt;		
	rg_type_t(HAL_INTERRUPT_EN_0) rg_INTERRUPT_EN_0;
	rg_type_t(HAL_multi_sgmii_reg_interrupt_sel) rg_multi_sgmii_reg_interrupt_sel;
	u8 en = 0;

	switch (xsgmii){
		case USXGMII:
			en = XSGMII_USXGMII_INT_EN;
			usxgmii_pcs_int_init(en);
			break;
		case HSGMII:
			en = 0;
			break;
		case SGMII:
			if(dbg_print)printk("SGMII_Interrupt_init\n");
			en = XSGMII_SGMII_INT_EN;
	rg_INTERRUPT_EN_0.dat.value = RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr) _INTERRUPT_EN_0);
			rg_INTERRUPT_EN_0.hal.rg_pcs_int_en_0 = en;		
		RG_W_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr) _INTERRUPT_EN_0, rg_INTERRUPT_EN_0.dat.value);
			break;
	}
	
	if((!en)||(_pxSGMII->irq < 0)){
		if(! en)printk("xsgmii %x int enable 0\n",xsgmii);
		if(_pxSGMII->irq < 0)printk("_pxSGMII->irq NG\n");
		return;
	}
	else if(dbg_print)printk("xsgmii %x,int enable %x\n",xsgmii,en);

	
	if((XSGMII_REQ_IRQ == 0)){		
		XSGMII_REQ_IRQ = 1;
		if(request_irq(_pxSGMII->irq, xsgmii_interrupt, 0,xsgmii==0? "p2l_usxgmii":"p2l_usxgmii", _pxSGMII->dev)){
			printk("\n request_irq() (irq number: %d) NG\n", _pxSGMII->irq);
			XSGMII_REQ_IRQ = 0;
			return _pxSGMII->irq;
		}
		else if(dbg_print) printk("\n request_irq() (irq number: %d) OK \n", _pxSGMII->irq);
	}
	
	switch(xsgmii){
		case USXGMII:
			if(dbg_print)printk("usxgmii int enable\n");
			break;
		case SGMII:
			rg_hsgmii_mode_interrupt.dat.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_mode_interrupt);
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_done_int				   =0x1;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_rx_sync_done_int			   =0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_cl37_timerdone_int 	   =0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_mis_int			   =0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_done_int_clear 		   =0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_rx_sync_done_int_clear	   =0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_cl37_timerdone_int_clear  =0x0;
		rg_hsgmii_mode_interrupt.hal.rg_hsgmii_mode2_an_mis_int_clear	   =0x0;
		RG_W_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) _rg_hsgmii_mode_interrupt,rg_hsgmii_mode_interrupt.dat.value);

			#if 1
			rg_multi_sgmii_reg_interrupt_sel.dat.value = RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr) _multi_sgmii_reg_interrupt_sel);	
		rg_multi_sgmii_reg_interrupt_sel.hal.rg_hsgmii_pcs_int = 1;
		//rg_multi_sgmii_reg_interrupt_sel.hal.rg_hsgmii_phy_int = 1;
		RG_W_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr) _multi_sgmii_reg_interrupt_sel, rg_multi_sgmii_reg_interrupt_sel.dat.value);
			#endif
	rg_INTERRUPT_EN_0.dat.value = 0;
	rg_INTERRUPT_EN_0.dat.value = RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr) _INTERRUPT_EN_0);
	if(dbg_print) {
		printk("rg_INTERRUPT_EN_0 %x\n",rg_INTERRUPT_EN_0.dat.value);
		printk("xsgmii: sync_int exit %x\n",XSGMII_REQ_IRQ);
	}	
			break;
	}

	
}
#endif

static void PCIE0_Int_Status(u8 sta_num)
{
	rg_type_t(HAL_xfi_pcs_int_sta_0) rg_xfi_pcs_int_sta_0; 	 
	rg_type_t(HAL_xfi_pcs_int_sta_1) rg_xfi_pcs_int_sta_1; 	 
	rg_type_t(HAL_xfi_pcs_int_sta_2) rg_xfi_pcs_int_sta_2; 	 
	rg_type_t(HAL_xfi_pcs_int_sta_3) rg_xfi_pcs_int_sta_3; 	 
	rg_type_t(HAL_xfi_pcs_int_sta_4) rg_xfi_pcs_int_sta_4; 	
    u8 sta_start,sta_end,i;
    if(sta_num == 5)
    {
        sta_start = 0;
        sta_end = 5;
    }
    else
    {
        sta_start = sta_num;
        sta_end = sta_num +1;
    }

    for (i=sta_start;i<sta_end;i++)
    {
        switch(i)
        {
            case 0 : 
                rg_xfi_pcs_int_sta_0.dat.value =  RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_0);
                printk("XFI PCS Int Status 0 = 0x%x\n",rg_xfi_pcs_int_sta_0.dat.value );
                printk("PCS TX FSM Int S = %d\n",rg_xfi_pcs_int_sta_0.hal.t_type_s_int );
                printk("PCS TX FSM Int C = %d\n",rg_xfi_pcs_int_sta_0.hal.t_type_c_int );
                printk("PCS TX FSM Int D = %d\n",rg_xfi_pcs_int_sta_0.hal.t_type_d_int );
                printk("PCS TX FSM Int T = %d\n",rg_xfi_pcs_int_sta_0.hal.t_type_t_int );
                RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_0,0x01010101); //Write 1 Clear
                break;
            case 1 : 
                rg_xfi_pcs_int_sta_1.dat.value =  RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_1);
                printk("XFI PCS Int Status 1 = 0x%x\n",rg_xfi_pcs_int_sta_1.dat.value );
                printk("PCS TX FSM Int E        = %d\n",rg_xfi_pcs_int_sta_1.hal.t_type_e_int );//0
                printk("PCS TX FSM Int LI       = %d\n",rg_xfi_pcs_int_sta_1.hal.t_type_li_int );//4//
                printk("PCS TX FSM Int ENC ERR  = %d\n",rg_xfi_pcs_int_sta_1.hal.txpcs_fsm_enc_err_int );//8
                printk("PCS TX FSM Int ENC LI   = %d\n\n",rg_xfi_pcs_int_sta_1.hal.txpcs_fsm_enc_li_int );//12
                printk("PCS RX FSM Int S = %d\n",rg_xfi_pcs_int_sta_1.hal.r_type_s_int );//16
                printk("PCS RX FSM Int C = %d\n",rg_xfi_pcs_int_sta_1.hal.r_type_c_int );//24
                RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_1,0x01011111); //Write 1 Clear    
                break; 
            case 2 : 
                rg_xfi_pcs_int_sta_2.dat.value =  RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_2);
                printk("XFI PCS Int Status 2 = 0x%x\n",rg_xfi_pcs_int_sta_2.dat.value );
                printk("PCS RX FSM Int D = %d\n",rg_xfi_pcs_int_sta_2.hal.r_type_d_int );//0
                printk("PCS RX FSM Int T = %d\n",rg_xfi_pcs_int_sta_2.hal.r_type_t_int );//8
                printk("PCS RX FSM Int E        = %d\n",rg_xfi_pcs_int_sta_2.hal.r_type_e_int );//16
                printk("PCS RX FSM Int LI       = %d\n",rg_xfi_pcs_int_sta_2.hal.r_type_li_int );//20
                printk("PCS RX FSM Int DEC ERR  = %d\n",rg_xfi_pcs_int_sta_2.hal.rxpcs_fsm_dec_err_int );//24
                printk("PCS RX FSM Int DEC LI   = %d\n\n",rg_xfi_pcs_int_sta_2.hal.rxpcs_fsm_dec_li_int );//28
                RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_2,0x11110101); //Write 1 Clear    
                break;
            case 3 : 
                rg_xfi_pcs_int_sta_3.dat.value =  RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3);
                printk("XFI PCS Int Status 3 = 0x%x\n",rg_xfi_pcs_int_sta_3.dat.value );
                printk("PCS HiBER           = %d\n",rg_xfi_pcs_int_sta_3.hal.hi_ber_st_int );//0
                printk("PCS AN DONE         = %d\n",rg_xfi_pcs_int_sta_3.hal.an_done_st_int );//4//
                printk("PCS LINK_UP ST      = %d\n",rg_xfi_pcs_int_sta_3.hal.link_up_st_int );//8
                printk("PCS BLOCK LOCK      = %d\n",rg_xfi_pcs_int_sta_3.hal.rx_block_lock_st_int );//16
                printk("PCS FAIL SYNC XOR   = %d\n",rg_xfi_pcs_int_sta_3.hal.fail_sync_xor_st_int );//24
                RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3,0x01010111); //Write 1 Clear    
                break;
            case 4 : 
                rg_xfi_pcs_int_sta_4.dat.value =  RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_4);
                printk("XFI PCS Int Status 4 = 0x%x\n",rg_xfi_pcs_int_sta_4.dat.value );
                printk("PCS LINK_DOWN ST = %d\n",rg_xfi_pcs_int_sta_4.hal.link_down_st_int );//0
                RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_4,0x1); //Write 1 Clear    
                break;
			default : break;
        }
    }


}


PCIE0_xSGMII_Dbg_Status(u8 xsgmii)
{
	//rg_type_t(HAL_msg_rx_sts_15) _msg_rx_sts_15;
	rg_type_t(HAL_ro_usxgmii_an_stats_0)ro_usxgmii_an_stats_0;
	RGDATA_t rg;
	switch (xsgmii)
    {
		case USXGMII:			
			rg.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) 0x930);
			printk("Sync Status 5930 : %x\n",rg.value);
			RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) 0xc1c,0x01);
            udelay(10);
			RG_W_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) 0xc1c,0x00);
            udelay(10);
			ro_usxgmii_an_stats_0.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) 0xc10);
            printk("sys memrl 5c10");
			printk("Cur_Usxgmii_Mode %x,Partner ability %x\n",ro_usxgmii_an_stats_0.hal.ro_cur_usxgmii_mode,ro_usxgmii_an_stats_0.hal.ro_partner_ability);
			break;
        case HSGMII:
		case SGMII:
			rg.value = RG_R_PL(_pxSGMII->pcs2_base[0],USXGMII_PCS2_BASE_OFFSET,(RgAddr) 0xb04);
			printk("Sync Status 0B04 : %x\n",rg.value);
			//_msg_rx_sts_15.dat.value = RG_R_PL(_pxSGMII->multi_sgmii_base[0],USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr) msg_rx_sts_15);
			//printk("Link status %x,Link spd %x\n",_msg_rx_sts_15.hal.ro_lnk_sts_p0,_msg_rx_sts_15.hal.ro_speed_sts_p0);
			break;			
	}



}
void PCIE0_xSGMII_Dbg_RA_Cnt(void)
{
    rg_type_t(HAL_rg_rate_adapt_ctrl_11)ra_ctl_11;
	ra_ctl_11.dat.value = RG_R_PL(_pxSGMII->ra_base,USXGMII_RA_BASE_OFFSET,(RgAddr)_rg_rate_adapt_ctrl_11);
    ra_ctl_11.hal.rg_rate_adapt_rd_toggle = 1;
    RG_W_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _rg_rate_adapt_ctrl_11,ra_ctl_11.dat.value);
    udelay(200);
    ra_ctl_11.hal.rg_rate_adapt_rd_toggle = 0;
	RG_W_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _rg_rate_adapt_ctrl_11,ra_ctl_11.dat.value);
    
    printk("TX XFI SOP Count 6034 : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_1)); 
    printk("TX XFI EOP Count 6038 : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_2));
    printk("TX MAC SOP Count 603C : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_3));
    printk("TX MAC EOP Count 6040 : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_4));
    printk("RX XFI SOP Count 6044 : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_5));
    printk("RX XFI EOP Count 6048 : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_6));
    printk("RX MAC SOP Count 604C : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_7));
    printk("RX MAC EOP Count 6050 : 0x%x\n",RG_R_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _ro_rate_adapt_sts_8));


}
void PCIE0_xSGMII_Dbg_RA_Cnt_Clr(void)
{
    RG_W_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _rg_rate_adapt_ctrl_2,0x3333);
    udelay(200);
    RG_W_PL(_pxSGMII->ra_base[0],USXGMII_RA_BASE_OFFSET,(RgAddr) _rg_rate_adapt_ctrl_2,0x0);
}

void PCIE0_xSGMII_Dbg(u8 xsgmii,u8 mod,u8 an, u8 rate)
{
    switch(an)
    {
        case 0:
            XFI_PCIE0_RX_CDR_RST();
            break;
        case 1:
            //RX_PR_CAL_SEQ(xsgmii);
            break;
        case 2:
            //RX_BringUp(xsgmii);
            //udelay(100);//10.0.9  
            //RX_PR_CAL_SEQ(xsgmii);    
            //RSTB(eM1,B_ON);
            //udelay(100);//10.0.9  
            //RSTB(eM1,B_OFF);  
            //udelay(100);
            break;
        case 3:

            if(rate == 2)
            {
                //RA Count Clear on Read
                PCIE0_xSGMII_Dbg_Status(xsgmii);
                PCIE0_xSGMII_Dbg_RA_Cnt();
                PCIE0_xSGMII_Dbg_RA_Cnt_Clr();
            }
            else if(rate == 1)
            {
                //RA Count Clear
                PCIE0_xSGMII_Dbg_RA_Cnt_Clr();
            }
            else
            {
                PCIE0_xSGMII_Dbg_Status(xsgmii);
                PCIE0_xSGMII_Dbg_RA_Cnt();
            }

            break;
		case 4:
			PCIE0_Int_Status(rate);
			break;
        case 5 : 
            printk("Pon_EO_Scan, spd_sel_bk = %x\n\n",PXP_USXGMII);
            pcie_EO_Scan(PXP_USXGMII,0,7,rate);
            break;			
        case 255://no use
            //xSGMII_Solution(0,xsgmii,mod,an,rate);//10.0.12
            break;
        
    }    
    
}   

void PCIE0_xSGMII_Disconnect(u8 mod ,u8 rate)
{
#ifdef FPGA_PLATFORM
    rg_type_t(HAL_rg_hsgmii_pcs_ctrol_1) rg_hsgmii_pcs_ctrol_1;
    RGDATA_t rg;
    switch(rate)
    {
        case USXGMII:
        rg.value = RG_R_PL(_pxSGMII->multi_sgmii_base,USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)_FPGA_STS_CTRL); 
        rg.bit.b22 = mod;
        RG_W_PL(_pxSGMII->multi_sgmii_base,USXGMII_MULTI_SGMII_BASE_OFFSET,(RgAddr)_FPGA_STS_CTRL,rg.value);
		printk("xSGMII_PCIE0 is %s\n",mod==1?"Disconnect":"Connect");           
          break;

        case HSGMII: //HSGMII
        case SGMII: //SGMII
          rg_hsgmii_pcs_ctrol_1.dat.value = RG_R_PL(_pxSGMII->pcs2_base,USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_hsgmii_pcs_ctrol_1);
          rg_hsgmii_pcs_ctrol_1.hal.rg_sd_sig_det = !mod;
          RG_W_PL(_pxSGMII->pcs2_base,USXGMII_PCS2_BASE_OFFSET,(RgAddr)_rg_hsgmii_pcs_ctrol_1,rg_hsgmii_pcs_ctrol_1.dat.value);
          printk("xSGMII_PCIE0 is %s\n",mod==1?"Disconnect":"Connect");  
          break;
        default :
            printk("Not support in this Mode\n");  
            break;
    }
#endif
}

static void xSGMII_Power_Down(u8 powerDown)
{
#ifndef FPGA_PLATFORM
#if AN7583_COMMON_PHYA == 1
    if(powerDown == 1)
    {
        XFI_PCIE0_Power_Down();
        XFI_PCIE0_PCS_Reset_Hold();
    }

#endif
#endif
}

u32 PCIE0_xSGMII_API(u8 xsgmii,u8 mod,u8 an, u8 rate){	
	u8 Lane = 0;
	u32 data = 0;
	if(MAC_Polling_Print_EN) printk("PCIE0_xSGMII_API xsgmii=%x,mod = %x,an=%x,rate=%x\n",xsgmii,mod,an,rate);		
	 
	if(mod<2)
	{
	    //xSGMII_Solution(3,xsgmii,mod,an,rate,Lane);//fix 100M & 10M RX fail
	    xsgmii_chg(xsgmii);	
#ifndef FPGA_PLATFORM

	
    #if AN7583_COMMON_PHYA ==1
        int spd_sel = 0;
        switch (xsgmii)
        {
            case USXGMII:   spd_sel = PXP_USXGMII;break;
            //case HSGMII:    spd_sel = EO_Eth_Ser_HSGMII;break;
            //case SGMII:     spd_sel = EO_Eth_Ser_SGMII;break;
            default : spd_sel = PXP_USXGMII; printk("PCIE0 doesn't support this mode!\n");break;
        } 
        printk("PCIE0 %s %s Mode PHY Init\n",(xsgmii==2)?"1G":(xsgmii? "2.5G":"10G"),(mod==1)?"AN":((an==1)? "Force AN":"Force"));
        pcie0_init (spd_sel);
        pxp_plug_reset (PXP_FIRST_PLUG_IN , spd_sel);
    #else
        //Oringinal       
        PLL_BringUp(xsgmii);
        Phya_BringUp(xsgmii,0);
	#endif
#endif
        XFI_PCIE0_PCS_Reset_Release();
        

        xSGMII_Solution(0,xsgmii,mod,an,rate,Lane);//10.0.12
        xsgmii_init(xsgmii,0);
#ifndef FPGA_PLATFORM
#ifdef Enable_IRQ      
			xsgmii_interrupt_init(xsgmii);
#endif
#endif 



	}	
	
	switch(mod){
		case 0 : 
			if(dbg_print) printk("force mode\n");
			xSGMII_AN_API(xsgmii,Lane,an);
			xSGMII_Rate_API(xsgmii,Lane,rate);
			if(xsgmii == USXGMII)usxgmii_pcs_an_ctrl7(an,rate,Lane); //update
			if(an)AN_ReStart(xsgmii,Lane); //should enable for 1.0.10 
			xSGMII_Wait_LSSignaling(xsgmii);
			break;
		case 1 :
			if(dbg_print) printk("AN mode\n");
			//SGMII_RA_XGMII(1,Lane);
			xSGMII_AN_API(xsgmii,Lane,1);
			xSGMII_AN_AutoSetting(xsgmii,Lane,0,1,rate); // MAC mode
		    if ((xsgmii ==SGMII) && (an ==2)) Set_1000BASE_X_AN(xsgmii);		
			xSGMII_Wait_LSSignaling(xsgmii);
			break;
		case 2:
			if(MAC_Polling_Print_EN) printk("xsgmii status\n");
			data = xSGMII_Link_STS(0,xsgmii);
			break;
		case 3 ://update
			if(MAC_Polling_Print_EN) printk("usxgmii status\n");
			data = usxgmii_link_sts(Lane);
			switch (an){
				case 0:
					break;
				case 1:
					data = (data >> 28) & 0x07 ; //c mode
					break;	
				case 2:
					data &= 0x00ff ; //p ability
					break;
				default :
					data = 0xffffffff;
					
			}	
			break;
		case 4 ://update
			if(MAC_Polling_Print_EN) printk("sgmii status\n");
			switch (an){
				case 0:
					data = sgmii_link_sts(_msg_rx_sts_15,Lane);
					break;
				case 1:
					data = sgmii_link_sts(_msg_rx_sts_16,Lane);
					break;	
				case 2:
					data = sgmii_link_sts(_msg_rx_sts_17,Lane);
					break;
				case 3:
					data = sgmii_link_sts(_msg_rx_sts_18,Lane);
					break;
				case 4:
					data = sgmii_link_sts(_msg_rx_sts_19,Lane);
					break;
				default :
					data = 0xffffffff;
					
			}
		case 5: //update
			//xSGMII_PD(an,Lane);
			break;
		case 6: //update
			//RSTB(an,rate,Lane);
			break;
        case 7:
            if(rate) aux.value |= 1<<an;
            else aux.value &= ~(1<<an);
            if(dbg_print) printk("pcie0 aux = %x\n",aux.value);
            break;
        case 8:
            xsgmii_force_data(xsgmii,mod,an,rate,0);
            break;


        case 9:         
            XFI_PCIE0_TXFIR_Set(0,an,rate,0);
            break;
        case 10:    
            XFI_PCIE0_TXFIR_Set(1,an,rate,0);
            break;
        
        case 249 :
            pcie_phy_eyescan_test(an, rate);
            break;

     
            
        case 250:    
            XFI_PCIE0_TXFIR_Get();
            break;        
        case 251:    
            XFI_PCIE0_TXFIR_Bringup_Setting(0,an,rate,0,dbg_print);
            break;            
        case 252:    
            XFI_PCIE0_TXFIR_Bringup_Setting(1,an,rate,0,dbg_print);
            break;


        case 253:
            xSGMII_Power_Down(an);
            break;
        case 254:
            PCIE0_xSGMII_Disconnect(an,xsgmii);
            break; 

        case 255:
            if(dbg_print) printk("xSGMII_Dbg %x,%x,%x,%x\n",xsgmii, mod, an, rate);
            PCIE0_xSGMII_Dbg( xsgmii, mod, an, rate);
            break;

		default :
			printk("xsgmii mod error!!!\n");
			data = 0xff;
			//xSGMII_AN_API(xsgmii,Lane,an);
			//xSGMII_Rate_API(xsgmii,Lane,rate);
			break;
	}
	return data;
}
EXPORT_SYMBOL(PCIE0_xSGMII_API);
/*
u32 PCIE1_xSGMII_API(u8 xsgmii,u8 mod,u8 an, u8 rate){	
	u8 Lane = 1;		
	u32 data = 0;
	if(dbg_print) printk("P1_xSGMII_API xsgmii=%x,mod = %x,an=%x,rate=%x\n",xsgmii,mod,an,rate);

	if(mod < 2)
	{
		Phya_BringUp(xsgmii,1);
		xsgmii_init(xsgmii,1);
	}	
	
	switch(mod){
		case 0 : 
			if(dbg_print) printk("force mode\n");
			xSGMII_AN_API(xsgmii,Lane,an);
			xSGMII_Rate_API(xsgmii,Lane,rate);
			if(xsgmii == USXGMII)usxgmii_pcs_an_ctrl7(an,rate,Lane); //update
			if(an)AN_ReStart(xsgmii,Lane); //test, may be no need!
			break;
		case 1 :
			if(dbg_print) printk("AN mode\n");
			//SGMII_RA_XGMII(1,Lane);
			xSGMII_AN_API(xsgmii,Lane,1);
			xSGMII_AN_AutoSetting(xsgmii,Lane,0,1,rate); // MAC mode
			break;
		case 2:
			if(dbg_print) printk("xsgmii status\n");
			data = xSGMII_Link_STS(1,xsgmii);
			break;
			case 3 ://update
			if(dbg_print) printk("usxgmii status\n");
			data = usxgmii_link_sts(Lane);
			switch (an){
				case 0:
					break;
				case 1:
					data = (data >> 28) & 0x07 ; //c mode
					break;	
				case 2:
					data &= 0x00ff ; //p ability
					break;
				default :
					data = 0xffffffff;
					
			}	
			break;
		case 4 ://update
			if(dbg_print) printk("sgmii status\n");
			switch (an){
				case 0:
					data = sgmii_link_sts(msg_rx_sts_15,Lane);
					break;
				case 1:
					data = sgmii_link_sts(msg_rx_sts_16,Lane);
					break;	
				case 2:
					data = sgmii_link_sts(msg_rx_sts_17,Lane);
					break;
				case 3:
					data = sgmii_link_sts(msg_rx_sts_18,Lane);
					break;
				case 4:
					data = sgmii_link_sts(msg_rx_sts_19,Lane);
					break;
				default :
					data = 0xffffffff;
					
			}
		case 5: //update
			xSGMII_PD(an,Lane);
			break;
		case 6: //update
			RSTB(an,rate,Lane);
			break;
		

		default :
			printk("xsgmii mod error!!!\n");
			data = 0xff;
			//xSGMII_AN_API(xsgmii,Lane,an);
			//xSGMII_Rate_API(xsgmii,Lane,rate);
			break;
	}
	return data;
}
EXPORT_SYMBOL(PCIE1_xSGMII_API);
*/
static void xsgmii_int_init(void){
	rg_type_t(HAL_rg_xfi_pcs_int_ctrl_3) rg_xfi_pcs_int_ctrl_3;
	u8 Lane = 0;
	for(Lane=0;Lane<1;Lane++)
	{
		rg_xfi_pcs_int_ctrl_3.dat.value = RG_R_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_3);
		rg_xfi_pcs_int_ctrl_3.hal.rg_link_up_st_int_en = 1;
		RG_W_PL(_pxSGMII->pcs1_base[Lane],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _rg_xfi_pcs_int_ctrl_3,rg_xfi_pcs_int_ctrl_3.dat.value);
	}
	printk("xsgmii_int_init\n");
}

/* APIs */
static void xsgmii_drv_init(void)
{
    //int serdes_ret = 1;
	printk("xsgmii_init: start\n");
	//xsgmii_int_init();
	printk("eth_usxgmii_fpga\n");
	printk("usxgmii: sgmii_serdes_sel: exit!\n");
	//return serdes_ret;
}


#ifdef UNUSED_FUN
static u8 usxgmii_link_pattner_ability(void){
	rg_type_t(HAL_ro_usxgmii_an_stats_0)rgHAL_ro_usxgmii_an_stats_0;
	rgHAL_ro_usxgmii_an_stats_0.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr)_rg_usxgmii_an_control_6);
	if(dbg_print) printk("PL speed %x\n",rgHAL_ro_usxgmii_an_stats_0.hal.ro_cur_usxgmii_mode);
	return (u8)rgHAL_ro_usxgmii_an_stats_0.hal.ro_cur_usxgmii_mode;
}

static u8 usxgmii_linkup(void){
	u8 sts = 0;
	rg_type_t(HAL_xfi_pcs_int_sta_3) xfi_pcs_int_sta_3;
	xfi_pcs_int_sta_3.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3);
	if (xfi_pcs_int_sta_3.hal.link_up_st_int){
		sts = (u8) xfi_pcs_int_sta_3.hal.link_up_st_int;
		xfi_pcs_int_sta_3.hal.link_up_st_int = 1;
		if(dbg_print) printk("xfi_pcs_int_sta_3 %x\n",xfi_pcs_int_sta_3.dat.value);
	}
	return sts;
}

static u8 usxgmii_an_done(void){
	u8 sts = 0;
	rg_type_t(HAL_xfi_pcs_int_sta_3) xfi_pcs_int_sta_3;
	xfi_pcs_int_sta_3.dat.value = RG_R_PL(_pxSGMII->pcs1_base[0],USXGMII_PCS1_BASE_OFFSET,(RgAddr) _xfi_pcs_int_sta_3);
	if (xfi_pcs_int_sta_3.hal.link_up_st_int){
		sts = (u8) xfi_pcs_int_sta_3.hal.link_up_st_int;
		xfi_pcs_int_sta_3.hal.link_up_st_int = 1;
		if(dbg_print) printk("xfi_pcs_int_sta_3 %x\n",xfi_pcs_int_sta_3.dat.value);
	}
	return sts;
}	
#endif


static void xsgmii_get_base(p2l_xsgmii_base * _pxSGMII_Tmp){

#if AN7583_COMMON_PHYA == 0
    #ifdef RESOUCE_FROM_COMMON_MODULE
    	_pxSGMII->phya_base = Get_Base(0x1fa5a000);
    	_pxSGMII->pma_base[0] = Get_Base(0x1fa5b000);
    	_pxSGMII->pma_base[1] = Get_Base(0x1fa5c000);

    	if (_pxSGMII->phya_base == 0) _pxSGMII->phya_base = NULL;
    	if (_pxSGMII->pma_base[0] == 0) _pxSGMII->pma_base[0] = NULL;
    	if (_pxSGMII->pma_base[1] == 0) _pxSGMII->pma_base[1] = NULL;
    #endif	
#endif
}

//#define dbg_probe;
static int xsgmii_drv_probe(struct platform_device *pdev){
	const char *int_name;
    struct resource *res = NULL;
    int ret,int_id,region=0;
	p2l_xsgmii_base * _pxSGMII_Tmp = NULL;
	
#ifdef dbg_probe
	u8 dx=0;
	resource_size_t start[13]; 
#endif

	printk("PCIE0 xsgmii_drv_probe\n");
    if (!pdev->dev.of_node) {
        dev_err(&pdev->dev, "No eth_usxgmii DT node found");
        return -EINVAL;
    }

    _pxSGMII_Tmp = devm_kzalloc(&pdev->dev, sizeof(p2l_xsgmii_base), GFP_KERNEL);
    if (!_pxSGMII_Tmp)
        return -ENOMEM;

    platform_set_drvdata(pdev, _pxSGMII_Tmp);
	printk("PCIE0 Serdes xsgmii_get_base \n");
	_pxSGMII = _pxSGMII_Tmp;//AN7583 move to here to avoid COMMON PHYA block	
#if AN7583_COMMON_PHYA == 0
	xsgmii_get_base(_pxSGMII_Tmp);
#endif
	/* get pcs1 base address */
    res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
#ifdef dbg_probe 	
	start[dx++]=res->start;
#endif
    _pxSGMII->pcs1_base[0] = devm_ioremap_resource(&pdev->dev, res);
    if (IS_ERR(_pxSGMII->pcs1_base[0])){
	    printk("pcs1_base[0] ng\n");	
        return PTR_ERR(_pxSGMII->pcs1_base[0]);
    }

	/* get pcs2 base address */
	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
   	_pxSGMII->pcs2_base[0] = devm_ioremap_resource(&pdev->dev, res);
#ifdef dbg_probe 		
	start[dx++]=res->start;
#endif
   	if (IS_ERR(_pxSGMII->pcs2_base[0])){
	   printk("pcs2_base[0] ng\n");	
	   return PTR_ERR(_pxSGMII->pcs2_base[0]);
   	}
	
	/* get AN base address */
	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
#ifdef dbg_probe 		
	start[dx++]=res->start;
#endif	
   	_pxSGMII->an_base[0] = devm_ioremap_resource(&pdev->dev, res);
   	if (IS_ERR(_pxSGMII->an_base[0]))
	   return PTR_ERR(_pxSGMII->an_base[0]);

	/* get RA base address */
	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
#ifdef dbg_probe 		
	start[dx++]=res->start;
#endif	
   	_pxSGMII->ra_base[0] = devm_ioremap_resource(&pdev->dev, res);
   	if (IS_ERR(_pxSGMII->ra_base[0]))
	   return PTR_ERR(_pxSGMII->ra_base[0]);

#if AN7583_COMMON_PHYA == 0
    	/* get phya(pxp) base address */
    #ifndef RESOUCE_FROM_COMMON_MODULE	
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
    	_pxSGMII->phya_base = devm_ioremap_resource(&pdev->dev, res);
    #endif
    	if (IS_ERR(_pxSGMII->phya_base))
    		return PTR_ERR(_pxSGMII->phya_base);
#endif

    	/* Multi SGMII */
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
    	_pxSGMII->multi_sgmii_base[0] = devm_ioremap_resource(&pdev->dev, res);
    	if (IS_ERR(_pxSGMII->multi_sgmii_base[0]))
    		return PTR_ERR(_pxSGMII->multi_sgmii_base[0]);
        
#if AN7583_COMMON_PHYA == 0
    	/* PMA */
    #ifndef RESOUCE_FROM_COMMON_MODULE		
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
    	_pxSGMII->pma_base[0] = devm_ioremap_resource(&pdev->dev, res);
    #endif
    	if (IS_ERR(_pxSGMII->pma_base[0]))
    		return PTR_ERR(_pxSGMII->pma_base[0]);
#endif
//--------------------------------------------------------------------------------------
#ifndef PCIE_ONE_LANE
    /* get pcs1 base address */
        res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif
        _pxSGMII->pcs1_base[1] = devm_ioremap_resource(&pdev->dev, res);
        if (IS_ERR(_pxSGMII->pcs1_base[1])){
    	    printk("pcs1_base[0] ng\n");	
            return PTR_ERR(_pxSGMII->pcs1_base[1]);
        }

    	/* get pcs2 base address */
    	
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
       	_pxSGMII->pcs2_base[1] = devm_ioremap_resource(&pdev->dev, res);
       	if (IS_ERR(_pxSGMII->pcs2_base[1])){
    	   printk("pcs2_base[0] ng\n");	
    	   return PTR_ERR(_pxSGMII->pcs2_base[1]);
       	}
    	
    	/* get AN base address */
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
       	_pxSGMII->an_base[1] = devm_ioremap_resource(&pdev->dev, res);
       	if (IS_ERR(_pxSGMII->an_base[1]))
    	   return PTR_ERR(_pxSGMII->an_base[1]);

    	/* get RA base address */
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
       	_pxSGMII->ra_base[1] = devm_ioremap_resource(&pdev->dev, res);
       	if (IS_ERR(_pxSGMII->ra_base[1]))
    	   return PTR_ERR(_pxSGMII->ra_base[1]);


    	/* Multi SGMII */
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
    	_pxSGMII->multi_sgmii_base[1] = devm_ioremap_resource(&pdev->dev, res);
    	if (IS_ERR(_pxSGMII->multi_sgmii_base[1]))
    		return PTR_ERR(_pxSGMII->multi_sgmii_base[1]);

    	/* PMA */
    #ifndef RESOUCE_FROM_COMMON_MODULE		
    	res = platform_get_resource(pdev, IORESOURCE_MEM, region++);
    #ifdef dbg_probe 		
    	start[dx++]=res->start;
    #endif	
    	_pxSGMII->pma_base[1] = devm_ioremap_resource(&pdev->dev, res);
    #endif
    	if (IS_ERR(_pxSGMII->pma_base[1]))
    		return PTR_ERR(_pxSGMII->pma_base[1]);
#endif
//--------------------------------------------------------------------------------------
	_pxSGMII->dev = &pdev->dev;

	
	//int_name
	ret = of_property_read_string(pdev->dev.of_node, "int_name", &int_name);
	if(ret < 0)	printk("sgmii get propert error!");
	else printk("sgmii:int_name: %s\n",int_name);

	//int_id
	ret = of_property_read_u32(pdev->dev.of_node, "int_id", &int_id);
	if(ret<0) printk("sgmii get propert error!\n");
	else printk("sgmii:int_id: %d\n",int_id);
	

	
#ifdef Enable_IRQ
	/* get irq num */
		_pxSGMII->irq = platform_get_irq(pdev, 0);
		if(_pxSGMII->irq <= 0) {
			printk("\n get eth_xsgmii irq number failed\n");
			return _pxSGMII->irq;
		}else printk("irq = %x\n",_pxSGMII->irq);

	/* request irq */
	/*ret = request_irq(_pxSGMII->irq, xsgmii_interrupt, 0, int_name, &pdev->dev);
	if(ret) {
		printk("\n request_irq() (irq number: %d) failed (ret: %d)\n", _pxSGMII->irq, ret);
		return (ret);
	}else printk("\n request_irq() (irq number: %d) OK (ret: %d)\n", _pxSGMII->irq, ret);
	*/
#endif

#ifdef dbg_probe 
	for (dx=0;dx<13;dx++) printk("start of res %x >> %lx \n",dx,start[dx]);
#endif
	
	printk("p0_xsgmii region= %x\n", region);
	printk("p0_xsgmii->pcs1_base[0]= %pS\n", _pxSGMII->pcs1_base[0]);
	printk("p0_xsgmii->pcs2_base[0]= %pS\n", _pxSGMII->pcs2_base[0]);
	printk("p0_xsgmii->an_base[0]=   %pS\n", _pxSGMII->an_base[0]);
	printk("p0_xsgmii->ra_base[0]=   %pS\n", _pxSGMII->ra_base[0]);
	printk("p0_xsgmii->multi_sgmii_base[0]=   %pS\n", _pxSGMII->multi_sgmii_base[0]);
	printk("p0_xsgmii->phya_base[0]= %pS\n", _pxSGMII->phya_base);
	printk("p0_xsgmii->pma_base[0]= %pS\n", _pxSGMII->pma_base[0]);
#ifndef PCIE_ONE_LANE
	printk("p0_xsgmii->pcs1_base[1]= %pS\n", _pxSGMII->pcs1_base[1]);
	printk("p0_xsgmii->pcs2_base[1]= %pS\n", _pxSGMII->pcs2_base[1]);
	printk("p0_xsgmii->an_base[1]=   %pS\n", _pxSGMII->an_base[1]);
	printk("p0_xsgmii->ra_base[1]=   %pS\n", _pxSGMII->ra_base[1]);
	printk("p0_xsgmii->multi_sgmii_base[1]=   %pS\n", _pxSGMII->multi_sgmii_base[1]);
	printk("p0_xsgmii->pma_base[1]= %pS\n", _pxSGMII->pma_base[1]);
#endif
	if(_pxSGMII == NULL)printk("PCIE0 xsgmii drv probe ng\n");
	else xsgmii_drv_init();

	return 0;
}
static int xsgmii_drv_remove(struct platform_device *pdev)
{
    return 0;
}

/************************************************************************
*      P L A T F O R M   D R I V E R S   D E C L A R A T I O N S
*************************************************************************
*/
static struct platform_driver DRV = {
    .probe = xsgmii_drv_probe,
    .remove = xsgmii_drv_remove,
    .driver = {
	    .name = NAME,
	    .of_match_table = xsgmii_table
    },
};
module_platform_driver(DRV);
MODULE_DESCRIPTION(DESCRIPTION);

