
Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4bc  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d18  0800a6a8  0800a6a8  0000b6a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3c0  0800b3c0  0000d0a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3c0  0800b3c0  0000c3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b3c8  0800b3c8  0000d0a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b3c8  0800b3c8  0000c3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b3cc  0800b3cc  0000c3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a8  20000000  0800b3d0  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  200000a8  0800b478  0000d0a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  0800b478  0000d3d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d0a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e57  00000000  00000000  0000d0d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031a5  00000000  00000000  00020f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  000240d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f71  00000000  00000000  00025428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d377  00000000  00000000  00026399  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a6ca  00000000  00000000  00043710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1ebb  00000000  00000000  0005ddda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ffc95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005860  00000000  00000000  000ffcd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00105538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000a8 	.word	0x200000a8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800a68c 	.word	0x0800a68c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000ac 	.word	0x200000ac
 8000224:	0800a68c 	.word	0x0800a68c

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e0e:	2afd      	cmp	r2, #253	@ 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	@ 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	@ 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	@ 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__gesf2>:
 800105c:	f04f 3cff 	mov.w	ip, #4294967295
 8001060:	e006      	b.n	8001070 <__cmpsf2+0x4>
 8001062:	bf00      	nop

08001064 <__lesf2>:
 8001064:	f04f 0c01 	mov.w	ip, #1
 8001068:	e002      	b.n	8001070 <__cmpsf2+0x4>
 800106a:	bf00      	nop

0800106c <__cmpsf2>:
 800106c:	f04f 0c01 	mov.w	ip, #1
 8001070:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001074:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001078:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800107c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001080:	bf18      	it	ne
 8001082:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001086:	d011      	beq.n	80010ac <__cmpsf2+0x40>
 8001088:	b001      	add	sp, #4
 800108a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800108e:	bf18      	it	ne
 8001090:	ea90 0f01 	teqne	r0, r1
 8001094:	bf58      	it	pl
 8001096:	ebb2 0003 	subspl.w	r0, r2, r3
 800109a:	bf88      	it	hi
 800109c:	17c8      	asrhi	r0, r1, #31
 800109e:	bf38      	it	cc
 80010a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010a4:	bf18      	it	ne
 80010a6:	f040 0001 	orrne.w	r0, r0, #1
 80010aa:	4770      	bx	lr
 80010ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010b0:	d102      	bne.n	80010b8 <__cmpsf2+0x4c>
 80010b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010b6:	d105      	bne.n	80010c4 <__cmpsf2+0x58>
 80010b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010bc:	d1e4      	bne.n	8001088 <__cmpsf2+0x1c>
 80010be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010c2:	d0e1      	beq.n	8001088 <__cmpsf2+0x1c>
 80010c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <__aeabi_cfrcmple>:
 80010cc:	4684      	mov	ip, r0
 80010ce:	4608      	mov	r0, r1
 80010d0:	4661      	mov	r1, ip
 80010d2:	e7ff      	b.n	80010d4 <__aeabi_cfcmpeq>

080010d4 <__aeabi_cfcmpeq>:
 80010d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80010d6:	f7ff ffc9 	bl	800106c <__cmpsf2>
 80010da:	2800      	cmp	r0, #0
 80010dc:	bf48      	it	mi
 80010de:	f110 0f00 	cmnmi.w	r0, #0
 80010e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010e4 <__aeabi_fcmpeq>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff fff4 	bl	80010d4 <__aeabi_cfcmpeq>
 80010ec:	bf0c      	ite	eq
 80010ee:	2001      	moveq	r0, #1
 80010f0:	2000      	movne	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmplt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffea 	bl	80010d4 <__aeabi_cfcmpeq>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_fcmple>:
 800110c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001110:	f7ff ffe0 	bl	80010d4 <__aeabi_cfcmpeq>
 8001114:	bf94      	ite	ls
 8001116:	2001      	movls	r0, #1
 8001118:	2000      	movhi	r0, #0
 800111a:	f85d fb08 	ldr.w	pc, [sp], #8
 800111e:	bf00      	nop

08001120 <__aeabi_fcmpge>:
 8001120:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001124:	f7ff ffd2 	bl	80010cc <__aeabi_cfrcmple>
 8001128:	bf94      	ite	ls
 800112a:	2001      	movls	r0, #1
 800112c:	2000      	movhi	r0, #0
 800112e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001132:	bf00      	nop

08001134 <__aeabi_fcmpgt>:
 8001134:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001138:	f7ff ffc8 	bl	80010cc <__aeabi_cfrcmple>
 800113c:	bf34      	ite	cc
 800113e:	2001      	movcc	r0, #1
 8001140:	2000      	movcs	r0, #0
 8001142:	f85d fb08 	ldr.w	pc, [sp], #8
 8001146:	bf00      	nop

08001148 <__aeabi_f2iz>:
 8001148:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001150:	d30f      	bcc.n	8001172 <__aeabi_f2iz+0x2a>
 8001152:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d90d      	bls.n	8001178 <__aeabi_f2iz+0x30>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001164:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001168:	fa23 f002 	lsr.w	r0, r3, r2
 800116c:	bf18      	it	ne
 800116e:	4240      	negne	r0, r0
 8001170:	4770      	bx	lr
 8001172:	f04f 0000 	mov.w	r0, #0
 8001176:	4770      	bx	lr
 8001178:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800117c:	d101      	bne.n	8001182 <__aeabi_f2iz+0x3a>
 800117e:	0242      	lsls	r2, r0, #9
 8001180:	d105      	bne.n	800118e <__aeabi_f2iz+0x46>
 8001182:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001186:	bf08      	it	eq
 8001188:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800118c:	4770      	bx	lr
 800118e:	f04f 0000 	mov.w	r0, #0
 8001192:	4770      	bx	lr

08001194 <__aeabi_f2uiz>:
 8001194:	0042      	lsls	r2, r0, #1
 8001196:	d20e      	bcs.n	80011b6 <__aeabi_f2uiz+0x22>
 8001198:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800119c:	d30b      	bcc.n	80011b6 <__aeabi_f2uiz+0x22>
 800119e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011a2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011a6:	d409      	bmi.n	80011bc <__aeabi_f2uiz+0x28>
 80011a8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80011b0:	fa23 f002 	lsr.w	r0, r3, r2
 80011b4:	4770      	bx	lr
 80011b6:	f04f 0000 	mov.w	r0, #0
 80011ba:	4770      	bx	lr
 80011bc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80011c0:	d101      	bne.n	80011c6 <__aeabi_f2uiz+0x32>
 80011c2:	0242      	lsls	r2, r0, #9
 80011c4:	d102      	bne.n	80011cc <__aeabi_f2uiz+0x38>
 80011c6:	f04f 30ff 	mov.w	r0, #4294967295
 80011ca:	4770      	bx	lr
 80011cc:	f04f 0000 	mov.w	r0, #0
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop

080011d4 <__aeabi_ldivmod>:
 80011d4:	b97b      	cbnz	r3, 80011f6 <__aeabi_ldivmod+0x22>
 80011d6:	b972      	cbnz	r2, 80011f6 <__aeabi_ldivmod+0x22>
 80011d8:	2900      	cmp	r1, #0
 80011da:	bfbe      	ittt	lt
 80011dc:	2000      	movlt	r0, #0
 80011de:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80011e2:	e006      	blt.n	80011f2 <__aeabi_ldivmod+0x1e>
 80011e4:	bf08      	it	eq
 80011e6:	2800      	cmpeq	r0, #0
 80011e8:	bf1c      	itt	ne
 80011ea:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80011ee:	f04f 30ff 	movne.w	r0, #4294967295
 80011f2:	f000 b99b 	b.w	800152c <__aeabi_idiv0>
 80011f6:	f1ad 0c08 	sub.w	ip, sp, #8
 80011fa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011fe:	2900      	cmp	r1, #0
 8001200:	db09      	blt.n	8001216 <__aeabi_ldivmod+0x42>
 8001202:	2b00      	cmp	r3, #0
 8001204:	db1a      	blt.n	800123c <__aeabi_ldivmod+0x68>
 8001206:	f000 f835 	bl	8001274 <__udivmoddi4>
 800120a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800120e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001212:	b004      	add	sp, #16
 8001214:	4770      	bx	lr
 8001216:	4240      	negs	r0, r0
 8001218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800121c:	2b00      	cmp	r3, #0
 800121e:	db1b      	blt.n	8001258 <__aeabi_ldivmod+0x84>
 8001220:	f000 f828 	bl	8001274 <__udivmoddi4>
 8001224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800122c:	b004      	add	sp, #16
 800122e:	4240      	negs	r0, r0
 8001230:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001234:	4252      	negs	r2, r2
 8001236:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800123a:	4770      	bx	lr
 800123c:	4252      	negs	r2, r2
 800123e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001242:	f000 f817 	bl	8001274 <__udivmoddi4>
 8001246:	f8dd e004 	ldr.w	lr, [sp, #4]
 800124a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800124e:	b004      	add	sp, #16
 8001250:	4240      	negs	r0, r0
 8001252:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001256:	4770      	bx	lr
 8001258:	4252      	negs	r2, r2
 800125a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800125e:	f000 f809 	bl	8001274 <__udivmoddi4>
 8001262:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001266:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800126a:	b004      	add	sp, #16
 800126c:	4252      	negs	r2, r2
 800126e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001272:	4770      	bx	lr

08001274 <__udivmoddi4>:
 8001274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001278:	9d08      	ldr	r5, [sp, #32]
 800127a:	460c      	mov	r4, r1
 800127c:	2b00      	cmp	r3, #0
 800127e:	d14e      	bne.n	800131e <__udivmoddi4+0xaa>
 8001280:	4694      	mov	ip, r2
 8001282:	458c      	cmp	ip, r1
 8001284:	4686      	mov	lr, r0
 8001286:	fab2 f282 	clz	r2, r2
 800128a:	d962      	bls.n	8001352 <__udivmoddi4+0xde>
 800128c:	b14a      	cbz	r2, 80012a2 <__udivmoddi4+0x2e>
 800128e:	f1c2 0320 	rsb	r3, r2, #32
 8001292:	4091      	lsls	r1, r2
 8001294:	fa20 f303 	lsr.w	r3, r0, r3
 8001298:	fa0c fc02 	lsl.w	ip, ip, r2
 800129c:	4319      	orrs	r1, r3
 800129e:	fa00 fe02 	lsl.w	lr, r0, r2
 80012a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012a6:	fbb1 f4f7 	udiv	r4, r1, r7
 80012aa:	fb07 1114 	mls	r1, r7, r4, r1
 80012ae:	fa1f f68c 	uxth.w	r6, ip
 80012b2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80012b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012ba:	fb04 f106 	mul.w	r1, r4, r6
 80012be:	4299      	cmp	r1, r3
 80012c0:	d90a      	bls.n	80012d8 <__udivmoddi4+0x64>
 80012c2:	eb1c 0303 	adds.w	r3, ip, r3
 80012c6:	f104 30ff 	add.w	r0, r4, #4294967295
 80012ca:	f080 8110 	bcs.w	80014ee <__udivmoddi4+0x27a>
 80012ce:	4299      	cmp	r1, r3
 80012d0:	f240 810d 	bls.w	80014ee <__udivmoddi4+0x27a>
 80012d4:	3c02      	subs	r4, #2
 80012d6:	4463      	add	r3, ip
 80012d8:	1a59      	subs	r1, r3, r1
 80012da:	fbb1 f0f7 	udiv	r0, r1, r7
 80012de:	fb07 1110 	mls	r1, r7, r0, r1
 80012e2:	fb00 f606 	mul.w	r6, r0, r6
 80012e6:	fa1f f38e 	uxth.w	r3, lr
 80012ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012ee:	429e      	cmp	r6, r3
 80012f0:	d90a      	bls.n	8001308 <__udivmoddi4+0x94>
 80012f2:	eb1c 0303 	adds.w	r3, ip, r3
 80012f6:	f100 31ff 	add.w	r1, r0, #4294967295
 80012fa:	f080 80fa 	bcs.w	80014f2 <__udivmoddi4+0x27e>
 80012fe:	429e      	cmp	r6, r3
 8001300:	f240 80f7 	bls.w	80014f2 <__udivmoddi4+0x27e>
 8001304:	4463      	add	r3, ip
 8001306:	3802      	subs	r0, #2
 8001308:	2100      	movs	r1, #0
 800130a:	1b9b      	subs	r3, r3, r6
 800130c:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001310:	b11d      	cbz	r5, 800131a <__udivmoddi4+0xa6>
 8001312:	40d3      	lsrs	r3, r2
 8001314:	2200      	movs	r2, #0
 8001316:	e9c5 3200 	strd	r3, r2, [r5]
 800131a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800131e:	428b      	cmp	r3, r1
 8001320:	d905      	bls.n	800132e <__udivmoddi4+0xba>
 8001322:	b10d      	cbz	r5, 8001328 <__udivmoddi4+0xb4>
 8001324:	e9c5 0100 	strd	r0, r1, [r5]
 8001328:	2100      	movs	r1, #0
 800132a:	4608      	mov	r0, r1
 800132c:	e7f5      	b.n	800131a <__udivmoddi4+0xa6>
 800132e:	fab3 f183 	clz	r1, r3
 8001332:	2900      	cmp	r1, #0
 8001334:	d146      	bne.n	80013c4 <__udivmoddi4+0x150>
 8001336:	42a3      	cmp	r3, r4
 8001338:	d302      	bcc.n	8001340 <__udivmoddi4+0xcc>
 800133a:	4290      	cmp	r0, r2
 800133c:	f0c0 80ee 	bcc.w	800151c <__udivmoddi4+0x2a8>
 8001340:	1a86      	subs	r6, r0, r2
 8001342:	eb64 0303 	sbc.w	r3, r4, r3
 8001346:	2001      	movs	r0, #1
 8001348:	2d00      	cmp	r5, #0
 800134a:	d0e6      	beq.n	800131a <__udivmoddi4+0xa6>
 800134c:	e9c5 6300 	strd	r6, r3, [r5]
 8001350:	e7e3      	b.n	800131a <__udivmoddi4+0xa6>
 8001352:	2a00      	cmp	r2, #0
 8001354:	f040 808f 	bne.w	8001476 <__udivmoddi4+0x202>
 8001358:	eba1 040c 	sub.w	r4, r1, ip
 800135c:	2101      	movs	r1, #1
 800135e:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001362:	fa1f f78c 	uxth.w	r7, ip
 8001366:	fbb4 f6f8 	udiv	r6, r4, r8
 800136a:	fb08 4416 	mls	r4, r8, r6, r4
 800136e:	fb07 f006 	mul.w	r0, r7, r6
 8001372:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001376:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800137a:	4298      	cmp	r0, r3
 800137c:	d908      	bls.n	8001390 <__udivmoddi4+0x11c>
 800137e:	eb1c 0303 	adds.w	r3, ip, r3
 8001382:	f106 34ff 	add.w	r4, r6, #4294967295
 8001386:	d202      	bcs.n	800138e <__udivmoddi4+0x11a>
 8001388:	4298      	cmp	r0, r3
 800138a:	f200 80cb 	bhi.w	8001524 <__udivmoddi4+0x2b0>
 800138e:	4626      	mov	r6, r4
 8001390:	1a1c      	subs	r4, r3, r0
 8001392:	fbb4 f0f8 	udiv	r0, r4, r8
 8001396:	fb08 4410 	mls	r4, r8, r0, r4
 800139a:	fb00 f707 	mul.w	r7, r0, r7
 800139e:	fa1f f38e 	uxth.w	r3, lr
 80013a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80013a6:	429f      	cmp	r7, r3
 80013a8:	d908      	bls.n	80013bc <__udivmoddi4+0x148>
 80013aa:	eb1c 0303 	adds.w	r3, ip, r3
 80013ae:	f100 34ff 	add.w	r4, r0, #4294967295
 80013b2:	d202      	bcs.n	80013ba <__udivmoddi4+0x146>
 80013b4:	429f      	cmp	r7, r3
 80013b6:	f200 80ae 	bhi.w	8001516 <__udivmoddi4+0x2a2>
 80013ba:	4620      	mov	r0, r4
 80013bc:	1bdb      	subs	r3, r3, r7
 80013be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80013c2:	e7a5      	b.n	8001310 <__udivmoddi4+0x9c>
 80013c4:	f1c1 0720 	rsb	r7, r1, #32
 80013c8:	408b      	lsls	r3, r1
 80013ca:	fa22 fc07 	lsr.w	ip, r2, r7
 80013ce:	ea4c 0c03 	orr.w	ip, ip, r3
 80013d2:	fa24 f607 	lsr.w	r6, r4, r7
 80013d6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013da:	fbb6 f8f9 	udiv	r8, r6, r9
 80013de:	fa1f fe8c 	uxth.w	lr, ip
 80013e2:	fb09 6618 	mls	r6, r9, r8, r6
 80013e6:	fa20 f307 	lsr.w	r3, r0, r7
 80013ea:	408c      	lsls	r4, r1
 80013ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80013f0:	fb08 f00e 	mul.w	r0, r8, lr
 80013f4:	431c      	orrs	r4, r3
 80013f6:	0c23      	lsrs	r3, r4, #16
 80013f8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80013fc:	4298      	cmp	r0, r3
 80013fe:	fa02 f201 	lsl.w	r2, r2, r1
 8001402:	d90a      	bls.n	800141a <__udivmoddi4+0x1a6>
 8001404:	eb1c 0303 	adds.w	r3, ip, r3
 8001408:	f108 36ff 	add.w	r6, r8, #4294967295
 800140c:	f080 8081 	bcs.w	8001512 <__udivmoddi4+0x29e>
 8001410:	4298      	cmp	r0, r3
 8001412:	d97e      	bls.n	8001512 <__udivmoddi4+0x29e>
 8001414:	f1a8 0802 	sub.w	r8, r8, #2
 8001418:	4463      	add	r3, ip
 800141a:	1a1e      	subs	r6, r3, r0
 800141c:	fbb6 f3f9 	udiv	r3, r6, r9
 8001420:	fb09 6613 	mls	r6, r9, r3, r6
 8001424:	fb03 fe0e 	mul.w	lr, r3, lr
 8001428:	b2a4      	uxth	r4, r4
 800142a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800142e:	45a6      	cmp	lr, r4
 8001430:	d908      	bls.n	8001444 <__udivmoddi4+0x1d0>
 8001432:	eb1c 0404 	adds.w	r4, ip, r4
 8001436:	f103 30ff 	add.w	r0, r3, #4294967295
 800143a:	d266      	bcs.n	800150a <__udivmoddi4+0x296>
 800143c:	45a6      	cmp	lr, r4
 800143e:	d964      	bls.n	800150a <__udivmoddi4+0x296>
 8001440:	3b02      	subs	r3, #2
 8001442:	4464      	add	r4, ip
 8001444:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001448:	fba0 8302 	umull	r8, r3, r0, r2
 800144c:	eba4 040e 	sub.w	r4, r4, lr
 8001450:	429c      	cmp	r4, r3
 8001452:	46c6      	mov	lr, r8
 8001454:	461e      	mov	r6, r3
 8001456:	d350      	bcc.n	80014fa <__udivmoddi4+0x286>
 8001458:	d04d      	beq.n	80014f6 <__udivmoddi4+0x282>
 800145a:	b155      	cbz	r5, 8001472 <__udivmoddi4+0x1fe>
 800145c:	ebba 030e 	subs.w	r3, sl, lr
 8001460:	eb64 0406 	sbc.w	r4, r4, r6
 8001464:	fa04 f707 	lsl.w	r7, r4, r7
 8001468:	40cb      	lsrs	r3, r1
 800146a:	431f      	orrs	r7, r3
 800146c:	40cc      	lsrs	r4, r1
 800146e:	e9c5 7400 	strd	r7, r4, [r5]
 8001472:	2100      	movs	r1, #0
 8001474:	e751      	b.n	800131a <__udivmoddi4+0xa6>
 8001476:	fa0c fc02 	lsl.w	ip, ip, r2
 800147a:	f1c2 0320 	rsb	r3, r2, #32
 800147e:	40d9      	lsrs	r1, r3
 8001480:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001484:	fa20 f303 	lsr.w	r3, r0, r3
 8001488:	fa00 fe02 	lsl.w	lr, r0, r2
 800148c:	fbb1 f0f8 	udiv	r0, r1, r8
 8001490:	fb08 1110 	mls	r1, r8, r0, r1
 8001494:	4094      	lsls	r4, r2
 8001496:	431c      	orrs	r4, r3
 8001498:	fa1f f78c 	uxth.w	r7, ip
 800149c:	0c23      	lsrs	r3, r4, #16
 800149e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80014a2:	fb00 f107 	mul.w	r1, r0, r7
 80014a6:	4299      	cmp	r1, r3
 80014a8:	d908      	bls.n	80014bc <__udivmoddi4+0x248>
 80014aa:	eb1c 0303 	adds.w	r3, ip, r3
 80014ae:	f100 36ff 	add.w	r6, r0, #4294967295
 80014b2:	d22c      	bcs.n	800150e <__udivmoddi4+0x29a>
 80014b4:	4299      	cmp	r1, r3
 80014b6:	d92a      	bls.n	800150e <__udivmoddi4+0x29a>
 80014b8:	3802      	subs	r0, #2
 80014ba:	4463      	add	r3, ip
 80014bc:	1a5b      	subs	r3, r3, r1
 80014be:	fbb3 f1f8 	udiv	r1, r3, r8
 80014c2:	fb08 3311 	mls	r3, r8, r1, r3
 80014c6:	b2a4      	uxth	r4, r4
 80014c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80014cc:	fb01 f307 	mul.w	r3, r1, r7
 80014d0:	42a3      	cmp	r3, r4
 80014d2:	d908      	bls.n	80014e6 <__udivmoddi4+0x272>
 80014d4:	eb1c 0404 	adds.w	r4, ip, r4
 80014d8:	f101 36ff 	add.w	r6, r1, #4294967295
 80014dc:	d213      	bcs.n	8001506 <__udivmoddi4+0x292>
 80014de:	42a3      	cmp	r3, r4
 80014e0:	d911      	bls.n	8001506 <__udivmoddi4+0x292>
 80014e2:	3902      	subs	r1, #2
 80014e4:	4464      	add	r4, ip
 80014e6:	1ae4      	subs	r4, r4, r3
 80014e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80014ec:	e73b      	b.n	8001366 <__udivmoddi4+0xf2>
 80014ee:	4604      	mov	r4, r0
 80014f0:	e6f2      	b.n	80012d8 <__udivmoddi4+0x64>
 80014f2:	4608      	mov	r0, r1
 80014f4:	e708      	b.n	8001308 <__udivmoddi4+0x94>
 80014f6:	45c2      	cmp	sl, r8
 80014f8:	d2af      	bcs.n	800145a <__udivmoddi4+0x1e6>
 80014fa:	ebb8 0e02 	subs.w	lr, r8, r2
 80014fe:	eb63 060c 	sbc.w	r6, r3, ip
 8001502:	3801      	subs	r0, #1
 8001504:	e7a9      	b.n	800145a <__udivmoddi4+0x1e6>
 8001506:	4631      	mov	r1, r6
 8001508:	e7ed      	b.n	80014e6 <__udivmoddi4+0x272>
 800150a:	4603      	mov	r3, r0
 800150c:	e79a      	b.n	8001444 <__udivmoddi4+0x1d0>
 800150e:	4630      	mov	r0, r6
 8001510:	e7d4      	b.n	80014bc <__udivmoddi4+0x248>
 8001512:	46b0      	mov	r8, r6
 8001514:	e781      	b.n	800141a <__udivmoddi4+0x1a6>
 8001516:	4463      	add	r3, ip
 8001518:	3802      	subs	r0, #2
 800151a:	e74f      	b.n	80013bc <__udivmoddi4+0x148>
 800151c:	4606      	mov	r6, r0
 800151e:	4623      	mov	r3, r4
 8001520:	4608      	mov	r0, r1
 8001522:	e711      	b.n	8001348 <__udivmoddi4+0xd4>
 8001524:	3e02      	subs	r6, #2
 8001526:	4463      	add	r3, ip
 8001528:	e732      	b.n	8001390 <__udivmoddi4+0x11c>
 800152a:	bf00      	nop

0800152c <__aeabi_idiv0>:
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop

08001530 <inv_row_2_scale>:
/* These next two functions converts the orientation matrix (see
 * gyro_orientation) to a scalar representation for use by the DMP.
 * NOTE: These functions are borrowed from Invensense's MPL.
 */
static unsigned short inv_row_2_scale(const signed char *row)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f993 3000 	ldrsb.w	r3, [r3]
 800153e:	2b00      	cmp	r3, #0
 8001540:	dd02      	ble.n	8001548 <inv_row_2_scale+0x18>
        b = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	81fb      	strh	r3, [r7, #14]
 8001546:	e02d      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f993 3000 	ldrsb.w	r3, [r3]
 800154e:	2b00      	cmp	r3, #0
 8001550:	da02      	bge.n	8001558 <inv_row_2_scale+0x28>
        b = 4;
 8001552:	2304      	movs	r3, #4
 8001554:	81fb      	strh	r3, [r7, #14]
 8001556:	e025      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3301      	adds	r3, #1
 800155c:	f993 3000 	ldrsb.w	r3, [r3]
 8001560:	2b00      	cmp	r3, #0
 8001562:	dd02      	ble.n	800156a <inv_row_2_scale+0x3a>
        b = 1;
 8001564:	2301      	movs	r3, #1
 8001566:	81fb      	strh	r3, [r7, #14]
 8001568:	e01c      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3301      	adds	r3, #1
 800156e:	f993 3000 	ldrsb.w	r3, [r3]
 8001572:	2b00      	cmp	r3, #0
 8001574:	da02      	bge.n	800157c <inv_row_2_scale+0x4c>
        b = 5;
 8001576:	2305      	movs	r3, #5
 8001578:	81fb      	strh	r3, [r7, #14]
 800157a:	e013      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3302      	adds	r3, #2
 8001580:	f993 3000 	ldrsb.w	r3, [r3]
 8001584:	2b00      	cmp	r3, #0
 8001586:	dd02      	ble.n	800158e <inv_row_2_scale+0x5e>
        b = 2;
 8001588:	2302      	movs	r3, #2
 800158a:	81fb      	strh	r3, [r7, #14]
 800158c:	e00a      	b.n	80015a4 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3302      	adds	r3, #2
 8001592:	f993 3000 	ldrsb.w	r3, [r3]
 8001596:	2b00      	cmp	r3, #0
 8001598:	da02      	bge.n	80015a0 <inv_row_2_scale+0x70>
        b = 6;
 800159a:	2306      	movs	r3, #6
 800159c:	81fb      	strh	r3, [r7, #14]
 800159e:	e001      	b.n	80015a4 <inv_row_2_scale+0x74>
    else
        b = 7;      // error
 80015a0:	2307      	movs	r3, #7
 80015a2:	81fb      	strh	r3, [r7, #14]
    return b;
 80015a4:	89fb      	ldrh	r3, [r7, #14]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr

080015b0 <inv_orientation_matrix_to_scalar>:

static unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff ffb9 	bl	8001530 <inv_row_2_scale>
 80015be:	4603      	mov	r3, r0
 80015c0:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	3303      	adds	r3, #3
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff ffb2 	bl	8001530 <inv_row_2_scale>
 80015cc:	4603      	mov	r3, r0
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	b21a      	sxth	r2, r3
 80015d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b21b      	sxth	r3, r3
 80015da:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3306      	adds	r3, #6
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff ffa5 	bl	8001530 <inv_row_2_scale>
 80015e6:	4603      	mov	r3, r0
 80015e8:	019b      	lsls	r3, r3, #6
 80015ea:	b21a      	sxth	r2, r3
 80015ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	b21b      	sxth	r3, r3
 80015f4:	81fb      	strh	r3, [r7, #14]


    return scalar;
 80015f6:	89fb      	ldrh	r3, [r7, #14]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}

08001600 <run_self_test>:

static int run_self_test(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	@ 0x28
 8001604:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 8001606:	f107 020c 	add.w	r2, r7, #12
 800160a:	f107 0318 	add.w	r3, r7, #24
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f002 fd49 	bl	80040a8 <mpu_run_self_test>
 8001616:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x3) {
 8001618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161a:	2b03      	cmp	r3, #3
 800161c:	d153      	bne.n	80016c6 <run_self_test+0xc6>
        /* Test passed. We can trust the gyro data here, so let's push it down
         * to the DMP.
         */
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 800161e:	f107 0308 	add.w	r3, r7, #8
 8001622:	4618      	mov	r0, r3
 8001624:	f001 fbfe 	bl	8002e24 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff fb72 	bl	8000d14 <__aeabi_i2f>
 8001630:	4602      	mov	r2, r0
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	4619      	mov	r1, r3
 8001636:	4610      	mov	r0, r2
 8001638:	f7ff fbc0 	bl	8000dbc <__aeabi_fmul>
 800163c:	4603      	mov	r3, r0
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fd82 	bl	8001148 <__aeabi_f2iz>
 8001644:	4603      	mov	r3, r0
 8001646:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fb62 	bl	8000d14 <__aeabi_i2f>
 8001650:	4602      	mov	r2, r0
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	4619      	mov	r1, r3
 8001656:	4610      	mov	r0, r2
 8001658:	f7ff fbb0 	bl	8000dbc <__aeabi_fmul>
 800165c:	4603      	mov	r3, r0
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff fd72 	bl	8001148 <__aeabi_f2iz>
 8001664:	4603      	mov	r3, r0
 8001666:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 8001668:	6a3b      	ldr	r3, [r7, #32]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fb52 	bl	8000d14 <__aeabi_i2f>
 8001670:	4602      	mov	r2, r0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	4619      	mov	r1, r3
 8001676:	4610      	mov	r0, r2
 8001678:	f7ff fba0 	bl	8000dbc <__aeabi_fmul>
 800167c:	4603      	mov	r3, r0
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fd62 	bl	8001148 <__aeabi_f2iz>
 8001684:	4603      	mov	r3, r0
 8001686:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 8001688:	f107 0318 	add.w	r3, r7, #24
 800168c:	4618      	mov	r0, r3
 800168e:	f003 f895 	bl	80047bc <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 8001692:	1dbb      	adds	r3, r7, #6
 8001694:	4618      	mov	r0, r3
 8001696:	f001 fbfd 	bl	8002e94 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	88fa      	ldrh	r2, [r7, #6]
 800169e:	fb02 f303 	mul.w	r3, r2, r3
 80016a2:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	88fa      	ldrh	r2, [r7, #6]
 80016a8:	fb02 f303 	mul.w	r3, r2, r3
 80016ac:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	88fa      	ldrh	r2, [r7, #6]
 80016b2:	fb02 f303 	mul.w	r3, r2, r3
 80016b6:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 f987 	bl	80049d0 <dmp_set_accel_bias>
    } else {
        return -1;
    }

    return 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	e001      	b.n	80016ca <run_self_test+0xca>
        return -1;
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3728      	adds	r7, #40	@ 0x28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <MPU6050_DMP_init>:

int MPU6050_DMP_init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
    int ret;
    struct int_param_s int_param;
    //mpu_init
    ret = mpu_init(&int_param);
 80016da:	463b      	mov	r3, r7
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 fe13 	bl	8002308 <mpu_init>
 80016e2:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d002      	beq.n	80016f0 <MPU6050_DMP_init+0x1c>
    {
        return ERROR_MPU_INIT;
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
 80016ee:	e05d      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 80016f0:	2078      	movs	r0, #120	@ 0x78
 80016f2:	f001 fc6f 	bl	8002fd4 <mpu_set_sensors>
 80016f6:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <MPU6050_DMP_init+0x30>
    {
        return ERROR_SET_SENSOR;
 80016fe:	f06f 0301 	mvn.w	r3, #1
 8001702:	e053      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //fifo
    ret = mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
 8001704:	2078      	movs	r0, #120	@ 0x78
 8001706:	f001 fc13 	bl	8002f30 <mpu_configure_fifo>
 800170a:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d002      	beq.n	8001718 <MPU6050_DMP_init+0x44>
    {
        return ERROR_CONFIG_FIFO;
 8001712:	f06f 0302 	mvn.w	r3, #2
 8001716:	e049      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = mpu_set_sample_rate(DEFAULT_MPU_HZ);
 8001718:	2064      	movs	r0, #100	@ 0x64
 800171a:	f001 fb11 	bl	8002d40 <mpu_set_sample_rate>
 800171e:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d002      	beq.n	800172c <MPU6050_DMP_init+0x58>
    {
        return ERROR_SET_RATE;
 8001726:	f06f 0303 	mvn.w	r3, #3
 800172a:	e03f      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = dmp_load_motion_driver_firmware();
 800172c:	f002 ff4a 	bl	80045c4 <dmp_load_motion_driver_firmware>
 8001730:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d002      	beq.n	800173e <MPU6050_DMP_init+0x6a>
    {
        return ERROR_LOAD_MOTION_DRIVER;
 8001738:	f06f 0304 	mvn.w	r3, #4
 800173c:	e036      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));
 800173e:	481d      	ldr	r0, [pc, #116]	@ (80017b4 <MPU6050_DMP_init+0xe0>)
 8001740:	f7ff ff36 	bl	80015b0 <inv_orientation_matrix_to_scalar>
 8001744:	4603      	mov	r3, r0
 8001746:	4618      	mov	r0, r3
 8001748:	f002 ff4c 	bl	80045e4 <dmp_set_orientation>
 800174c:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d002      	beq.n	800175a <MPU6050_DMP_init+0x86>
    {
        return ERROR_SET_ORIENTATION;
 8001754:	f06f 0305 	mvn.w	r3, #5
 8001758:	e028      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 800175a:	f240 1073 	movw	r0, #371	@ 0x173
 800175e:	f003 fcbb 	bl	80050d8 <dmp_enable_feature>
 8001762:	6078      	str	r0, [r7, #4]
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL);
    if(ret != 0)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d002      	beq.n	8001770 <MPU6050_DMP_init+0x9c>
    {
        return ERROR_ENABLE_FEATURE;
 800176a:	f06f 0306 	mvn.w	r3, #6
 800176e:	e01d      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = dmp_set_fifo_rate(DEFAULT_MPU_HZ);
 8001770:	2064      	movs	r0, #100	@ 0x64
 8001772:	f003 fa33 	bl	8004bdc <dmp_set_fifo_rate>
 8001776:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <MPU6050_DMP_init+0xb0>
    {
        return ERROR_SET_FIFO_RATE;
 800177e:	f06f 0307 	mvn.w	r3, #7
 8001782:	e013      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //
    ret = run_self_test();
 8001784:	f7ff ff3c 	bl	8001600 <run_self_test>
 8001788:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d002      	beq.n	8001796 <MPU6050_DMP_init+0xc2>
    {
        return ERROR_SELF_TEST;
 8001790:	f06f 0308 	mvn.w	r3, #8
 8001794:	e00a      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }
    //DMP
    ret = mpu_set_dmp_state(1);
 8001796:	2001      	movs	r0, #1
 8001798:	f002 feae 	bl	80044f8 <mpu_set_dmp_state>
 800179c:	6078      	str	r0, [r7, #4]
    if(ret != 0)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d002      	beq.n	80017aa <MPU6050_DMP_init+0xd6>
    {
        return ERROR_DMP_STATE;
 80017a4:	f06f 0309 	mvn.w	r3, #9
 80017a8:	e000      	b.n	80017ac <MPU6050_DMP_init+0xd8>
    }

    return 0;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000000 	.word	0x20000000

080017b8 <MPU6050_DMP_Get_Date>:

int MPU6050_DMP_Get_Date(float *pitch, float *roll, float *yaw)
{
 80017b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ba:	b095      	sub	sp, #84	@ 0x54
 80017bc:	af02      	add	r7, sp, #8
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
    float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;
 80017c4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80017c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80017ca:	f04f 0300 	mov.w	r3, #0
 80017ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80017d0:	f04f 0300 	mov.w	r3, #0
 80017d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017d6:	f04f 0300 	mov.w	r3, #0
 80017da:	63bb      	str	r3, [r7, #56]	@ 0x38
    short accel[3];
    long quat[4];
    unsigned long timestamp;
    short sensors;
    unsigned char more;
    if(dmp_read_fifo(gyro, accel, quat, &timestamp, &sensors, &more))
 80017dc:	f107 0414 	add.w	r4, r7, #20
 80017e0:	f107 0218 	add.w	r2, r7, #24
 80017e4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80017e8:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 80017ec:	f107 0311 	add.w	r3, r7, #17
 80017f0:	9301      	str	r3, [sp, #4]
 80017f2:	f107 0312 	add.w	r3, r7, #18
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	4623      	mov	r3, r4
 80017fa:	f003 fe57 	bl	80054ac <dmp_read_fifo>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d002      	beq.n	800180a <MPU6050_DMP_Get_Date+0x52>
    {
        return -1;
 8001804:	f04f 33ff 	mov.w	r3, #4294967295
 8001808:	e11c      	b.n	8001a44 <MPU6050_DMP_Get_Date+0x28c>
    }

    if(sensors & INV_WXYZ_QUAT)
 800180a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800180e:	b29b      	uxth	r3, r3
 8001810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	f000 8114 	beq.w	8001a42 <MPU6050_DMP_Get_Date+0x28a>
    {
        q0 = quat[0] / Q30;
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fa79 	bl	8000d14 <__aeabi_i2f>
 8001822:	4603      	mov	r3, r0
 8001824:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fb7b 	bl	8000f24 <__aeabi_fdiv>
 800182e:	4603      	mov	r3, r0
 8001830:	647b      	str	r3, [r7, #68]	@ 0x44
        q1 = quat[1] / Q30;
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fa6d 	bl	8000d14 <__aeabi_i2f>
 800183a:	4603      	mov	r3, r0
 800183c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fb6f 	bl	8000f24 <__aeabi_fdiv>
 8001846:	4603      	mov	r3, r0
 8001848:	643b      	str	r3, [r7, #64]	@ 0x40
        q2 = quat[2] / Q30;
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fa61 	bl	8000d14 <__aeabi_i2f>
 8001852:	4603      	mov	r3, r0
 8001854:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fb63 	bl	8000f24 <__aeabi_fdiv>
 800185e:	4603      	mov	r3, r0
 8001860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        q3 = quat[3] / Q30;
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fa55 	bl	8000d14 <__aeabi_i2f>
 800186a:	4603      	mov	r3, r0
 800186c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fb57 	bl	8000f24 <__aeabi_fdiv>
 8001876:	4603      	mov	r3, r0
 8001878:	63bb      	str	r3, [r7, #56]	@ 0x38

        *pitch = asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3; // pitch
 800187a:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 800187e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001880:	f7ff fa9c 	bl	8000dbc <__aeabi_fmul>
 8001884:	4603      	mov	r3, r0
 8001886:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fa97 	bl	8000dbc <__aeabi_fmul>
 800188e:	4603      	mov	r3, r0
 8001890:	461c      	mov	r4, r3
 8001892:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001894:	4619      	mov	r1, r3
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff f988 	bl	8000bac <__addsf3>
 800189c:	4603      	mov	r3, r0
 800189e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fa8b 	bl	8000dbc <__aeabi_fmul>
 80018a6:	4603      	mov	r3, r0
 80018a8:	4619      	mov	r1, r3
 80018aa:	4620      	mov	r0, r4
 80018ac:	f7ff f97e 	bl	8000bac <__addsf3>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7fe fe1c 	bl	80004f0 <__aeabi_f2d>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4610      	mov	r0, r2
 80018be:	4619      	mov	r1, r3
 80018c0:	f008 f97a 	bl	8009bb8 <asin>
 80018c4:	a362      	add	r3, pc, #392	@ (adr r3, 8001a50 <MPU6050_DMP_Get_Date+0x298>)
 80018c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ca:	f7fe fe69 	bl	80005a0 <__aeabi_dmul>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4610      	mov	r0, r2
 80018d4:	4619      	mov	r1, r3
 80018d6:	f7ff f913 	bl	8000b00 <__aeabi_d2f>
 80018da:	4602      	mov	r2, r0
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	601a      	str	r2, [r3, #0]
        *roll = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3; // roll
 80018e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018e2:	4619      	mov	r1, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff f961 	bl	8000bac <__addsf3>
 80018ea:	4603      	mov	r3, r0
 80018ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fa64 	bl	8000dbc <__aeabi_fmul>
 80018f4:	4603      	mov	r3, r0
 80018f6:	461c      	mov	r4, r3
 80018f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018fa:	4619      	mov	r1, r3
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff f955 	bl	8000bac <__addsf3>
 8001902:	4603      	mov	r3, r0
 8001904:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fa58 	bl	8000dbc <__aeabi_fmul>
 800190c:	4603      	mov	r3, r0
 800190e:	4619      	mov	r1, r3
 8001910:	4620      	mov	r0, r4
 8001912:	f7ff f94b 	bl	8000bac <__addsf3>
 8001916:	4603      	mov	r3, r0
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fde9 	bl	80004f0 <__aeabi_f2d>
 800191e:	4604      	mov	r4, r0
 8001920:	460d      	mov	r5, r1
 8001922:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8001926:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001928:	f7ff fa48 	bl	8000dbc <__aeabi_fmul>
 800192c:	4603      	mov	r3, r0
 800192e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fa43 	bl	8000dbc <__aeabi_fmul>
 8001936:	4603      	mov	r3, r0
 8001938:	461e      	mov	r6, r3
 800193a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800193c:	4619      	mov	r1, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff f934 	bl	8000bac <__addsf3>
 8001944:	4603      	mov	r3, r0
 8001946:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fa37 	bl	8000dbc <__aeabi_fmul>
 800194e:	4603      	mov	r3, r0
 8001950:	4619      	mov	r1, r3
 8001952:	4630      	mov	r0, r6
 8001954:	f7ff f928 	bl	8000ba8 <__aeabi_fsub>
 8001958:	4603      	mov	r3, r0
 800195a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff f924 	bl	8000bac <__addsf3>
 8001964:	4603      	mov	r3, r0
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fdc2 	bl	80004f0 <__aeabi_f2d>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4620      	mov	r0, r4
 8001972:	4629      	mov	r1, r5
 8001974:	f008 f948 	bl	8009c08 <atan2>
 8001978:	a335      	add	r3, pc, #212	@ (adr r3, 8001a50 <MPU6050_DMP_Get_Date+0x298>)
 800197a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197e:	f7fe fe0f 	bl	80005a0 <__aeabi_dmul>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	4610      	mov	r0, r2
 8001988:	4619      	mov	r1, r3
 800198a:	f7ff f8b9 	bl	8000b00 <__aeabi_d2f>
 800198e:	4602      	mov	r2, r0
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	601a      	str	r2, [r3, #0]
        *yaw = atan2(2 * (q0 * q3 + q1 * q2), q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3) * 57.3; // yaw
 8001994:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001996:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001998:	f7ff fa10 	bl	8000dbc <__aeabi_fmul>
 800199c:	4603      	mov	r3, r0
 800199e:	461c      	mov	r4, r3
 80019a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80019a2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80019a4:	f7ff fa0a 	bl	8000dbc <__aeabi_fmul>
 80019a8:	4603      	mov	r3, r0
 80019aa:	4619      	mov	r1, r3
 80019ac:	4620      	mov	r0, r4
 80019ae:	f7ff f8fd 	bl	8000bac <__addsf3>
 80019b2:	4603      	mov	r3, r0
 80019b4:	4619      	mov	r1, r3
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff f8f8 	bl	8000bac <__addsf3>
 80019bc:	4603      	mov	r3, r0
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fd96 	bl	80004f0 <__aeabi_f2d>
 80019c4:	4604      	mov	r4, r0
 80019c6:	460d      	mov	r5, r1
 80019c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80019ca:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80019cc:	f7ff f9f6 	bl	8000dbc <__aeabi_fmul>
 80019d0:	4603      	mov	r3, r0
 80019d2:	461e      	mov	r6, r3
 80019d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80019d6:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80019d8:	f7ff f9f0 	bl	8000dbc <__aeabi_fmul>
 80019dc:	4603      	mov	r3, r0
 80019de:	4619      	mov	r1, r3
 80019e0:	4630      	mov	r0, r6
 80019e2:	f7ff f8e3 	bl	8000bac <__addsf3>
 80019e6:	4603      	mov	r3, r0
 80019e8:	461e      	mov	r6, r3
 80019ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80019ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80019ee:	f7ff f9e5 	bl	8000dbc <__aeabi_fmul>
 80019f2:	4603      	mov	r3, r0
 80019f4:	4619      	mov	r1, r3
 80019f6:	4630      	mov	r0, r6
 80019f8:	f7ff f8d6 	bl	8000ba8 <__aeabi_fsub>
 80019fc:	4603      	mov	r3, r0
 80019fe:	461e      	mov	r6, r3
 8001a00:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001a02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001a04:	f7ff f9da 	bl	8000dbc <__aeabi_fmul>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4630      	mov	r0, r6
 8001a0e:	f7ff f8cb 	bl	8000ba8 <__aeabi_fsub>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7fe fd6b 	bl	80004f0 <__aeabi_f2d>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4620      	mov	r0, r4
 8001a20:	4629      	mov	r1, r5
 8001a22:	f008 f8f1 	bl	8009c08 <atan2>
 8001a26:	a30a      	add	r3, pc, #40	@ (adr r3, 8001a50 <MPU6050_DMP_Get_Date+0x298>)
 8001a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2c:	f7fe fdb8 	bl	80005a0 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f7ff f862 	bl	8000b00 <__aeabi_d2f>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	601a      	str	r2, [r3, #0]
    }

    return 0;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	374c      	adds	r7, #76	@ 0x4c
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4c:	f3af 8000 	nop.w
 8001a50:	66666666 	.word	0x66666666
 8001a54:	404ca666 	.word	0x404ca666

08001a58 <SetOperationMode>:
extern TIM_HandleTypeDef htim4;

// Mode management
static uint8_t current_mode = MODE_MANUAL;

void SetOperationMode(uint8_t mode) {
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
    if (mode <= MODE_LINE_TRACK) {
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	2b04      	cmp	r3, #4
 8001a66:	d802      	bhi.n	8001a6e <SetOperationMode+0x16>
        current_mode = mode;
 8001a68:	4a03      	ldr	r2, [pc, #12]	@ (8001a78 <SetOperationMode+0x20>)
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	7013      	strb	r3, [r2, #0]
    }
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	20000009 	.word	0x20000009

08001a7c <SendModeChangeAck>:
    pkg.checksum = CalculateChecksum(&pkg);
    
    UART_SendPackage(&pkg);
}

void SendModeChangeAck(uint8_t mode) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	@ 0x30
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    
    pkg.header = FRAME_HEADER;
 8001a86:	23aa      	movs	r3, #170	@ 0xaa
 8001a88:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_STATUS;
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 2;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = ACK_MC; // Status type: mode change ack
 8001a92:	2301      	movs	r3, #1
 8001a94:	73fb      	strb	r3, [r7, #15]
    pkg.data[1] = mode; // New mode
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	743b      	strb	r3, [r7, #16]
    pkg.checksum = CalculateChecksum(&pkg);
 8001a9a:	f107 030c 	add.w	r3, r7, #12
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f000 f88f 	bl	8001bc2 <CalculateChecksum>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    UART_SendPackage(&pkg);
 8001aaa:	f107 030c 	add.w	r3, r7, #12
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 f8c8 	bl	8001c44 <UART_SendPackage>
}
 8001ab4:	bf00      	nop
 8001ab6:	3730      	adds	r7, #48	@ 0x30
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <SendNavAck>:

void SendNavAck(void){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08a      	sub	sp, #40	@ 0x28
 8001ac0:	af00      	add	r7, sp, #0
	UART_Package_t pkg;

	pkg.header = FRAME_HEADER;
 8001ac2:	23aa      	movs	r3, #170	@ 0xaa
 8001ac4:	713b      	strb	r3, [r7, #4]
	pkg.cmd_type = CMD_STATUS;
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	717b      	strb	r3, [r7, #5]
	pkg.data_len = 1;
 8001aca:	2301      	movs	r3, #1
 8001acc:	71bb      	strb	r3, [r7, #6]
	pkg.data[0] = ACK_NAV_PKT; // Status type: Auto navigation packet ack
 8001ace:	2302      	movs	r3, #2
 8001ad0:	71fb      	strb	r3, [r7, #7]
	pkg.checksum = CalculateChecksum(&pkg);
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f874 	bl	8001bc2 <CalculateChecksum>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	UART_SendPackage(&pkg);
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f8ae 	bl	8001c44 <UART_SendPackage>
}
 8001ae8:	bf00      	nop
 8001aea:	3728      	adds	r7, #40	@ 0x28
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <ProcessReceivedPackage>:
    
    UART_SendPackage(&pkg);
}

// Functions for Car Board
void ProcessReceivedPackage(UART_Package_t* pkg) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
    if (VerifyChecksum(pkg) != 0) {
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f88c 	bl	8001c16 <VerifyChecksum>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d144      	bne.n	8001b8e <ProcessReceivedPackage+0x9e>
        return; // Invalid package
    }
    
    switch(pkg->cmd_type) {
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	785b      	ldrb	r3, [r3, #1]
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	2b05      	cmp	r3, #5
 8001b0c:	d841      	bhi.n	8001b92 <ProcessReceivedPackage+0xa2>
 8001b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b14 <ProcessReceivedPackage+0x24>)
 8001b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b14:	08001b2d 	.word	0x08001b2d
 8001b18:	08001b93 	.word	0x08001b93
 8001b1c:	08001b41 	.word	0x08001b41
 8001b20:	08001b93 	.word	0x08001b93
 8001b24:	08001b61 	.word	0x08001b61
 8001b28:	08001b7b 	.word	0x08001b7b
        case CMD_MOTION:
            if (current_mode == MODE_MANUAL) {
 8001b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba4 <ProcessReceivedPackage+0xb4>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d130      	bne.n	8001b96 <ProcessReceivedPackage+0xa6>
                ProcessMotionCmd(pkg->data[0]);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	78db      	ldrb	r3, [r3, #3]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f000 f8bb 	bl	8001cb4 <ProcessMotionCmd>
            }
            break;
 8001b3e:	e02a      	b.n	8001b96 <ProcessReceivedPackage+0xa6>
        case CMD_NAV:
            if (current_mode == MODE_AUTO_NAV) {
 8001b40:	4b18      	ldr	r3, [pc, #96]	@ (8001ba4 <ProcessReceivedPackage+0xb4>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d128      	bne.n	8001b9a <ProcessReceivedPackage+0xaa>
                ProcessNavCmd(pkg->data[0], &pkg->data[1], pkg->data_len - 1);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	78d8      	ldrb	r0, [r3, #3]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	1d19      	adds	r1, r3, #4
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	789b      	ldrb	r3, [r3, #2]
 8001b54:	3b01      	subs	r3, #1
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	461a      	mov	r2, r3
 8001b5a:	f000 f93b 	bl	8001dd4 <ProcessNavCmd>
            }
            break;
 8001b5e:	e01c      	b.n	8001b9a <ProcessReceivedPackage+0xaa>
        case CMD_MODE:
            SetOperationMode(pkg->data[0]);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	78db      	ldrb	r3, [r3, #3]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff ff77 	bl	8001a58 <SetOperationMode>
            // Stop any ongoing motion when switching modes
            StopMotion();
 8001b6a:	f000 fa39 	bl	8001fe0 <StopMotion>
            // Send mode change acknowledgment
            SendModeChangeAck(pkg->data[0]);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	78db      	ldrb	r3, [r3, #3]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff ff82 	bl	8001a7c <SendModeChangeAck>
            break;
 8001b78:	e010      	b.n	8001b9c <ProcessReceivedPackage+0xac>
        case CMD_ENV_DETECT:
            ProcessEnvDetectCmd(pkg->data[0], pkg->data[1]);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	78db      	ldrb	r3, [r3, #3]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	791b      	ldrb	r3, [r3, #4]
 8001b84:	4619      	mov	r1, r3
 8001b86:	4610      	mov	r0, r2
 8001b88:	f000 f80e 	bl	8001ba8 <ProcessEnvDetectCmd>
            break;
 8001b8c:	e006      	b.n	8001b9c <ProcessReceivedPackage+0xac>
        return; // Invalid package
 8001b8e:	bf00      	nop
 8001b90:	e004      	b.n	8001b9c <ProcessReceivedPackage+0xac>
        default:
            break;
 8001b92:	bf00      	nop
 8001b94:	e002      	b.n	8001b9c <ProcessReceivedPackage+0xac>
            break;
 8001b96:	bf00      	nop
 8001b98:	e000      	b.n	8001b9c <ProcessReceivedPackage+0xac>
            break;
 8001b9a:	bf00      	nop
    }
}
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000009 	.word	0x20000009

08001ba8 <ProcessEnvDetectCmd>:

void ProcessEnvDetectCmd(uint8_t location, uint8_t env_type){
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	460a      	mov	r2, r1
 8001bb2:	71fb      	strb	r3, [r7, #7]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	71bb      	strb	r3, [r7, #6]
	// TODO: Implement environment detection logic
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr

08001bc2 <CalculateChecksum>:
    
    UART_SendPackage(&pkg);
}

// Utility Functions
uint8_t CalculateChecksum(UART_Package_t* pkg) {
 8001bc2:	b480      	push	{r7}
 8001bc4:	b085      	sub	sp, #20
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
    uint8_t sum = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	73fb      	strb	r3, [r7, #15]
    sum += pkg->cmd_type;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	785a      	ldrb	r2, [r3, #1]
 8001bd2:	7bfb      	ldrb	r3, [r7, #15]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	73fb      	strb	r3, [r7, #15]
    sum += pkg->data_len;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	789a      	ldrb	r2, [r3, #2]
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	4413      	add	r3, r2
 8001be0:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 8001be2:	2300      	movs	r3, #0
 8001be4:	60bb      	str	r3, [r7, #8]
 8001be6:	e00a      	b.n	8001bfe <CalculateChecksum+0x3c>
        sum += pkg->data[i];
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	4413      	add	r3, r2
 8001bee:	3303      	adds	r3, #3
 8001bf0:	781a      	ldrb	r2, [r3, #0]
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	73fb      	strb	r3, [r7, #15]
    for(int i = 0; i < pkg->data_len; i++) {
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	789b      	ldrb	r3, [r3, #2]
 8001c02:	461a      	mov	r2, r3
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	4293      	cmp	r3, r2
 8001c08:	dbee      	blt.n	8001be8 <CalculateChecksum+0x26>
    }
    return sum;
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr

08001c16 <VerifyChecksum>:

int VerifyChecksum(UART_Package_t* pkg) {
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b084      	sub	sp, #16
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
    uint8_t sum = CalculateChecksum(pkg);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f7ff ffcf 	bl	8001bc2 <CalculateChecksum>
 8001c24:	4603      	mov	r3, r0
 8001c26:	73fb      	strb	r3, [r7, #15]
    return (sum == pkg->checksum) ? 0 : -1;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001c2e:	7bfa      	ldrb	r2, [r7, #15]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d101      	bne.n	8001c38 <VerifyChecksum+0x22>
 8001c34:	2300      	movs	r3, #0
 8001c36:	e001      	b.n	8001c3c <VerifyChecksum+0x26>
 8001c38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <UART_SendPackage>:

HAL_StatusTypeDef UART_SendPackage(UART_Package_t* pkg) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08c      	sub	sp, #48	@ 0x30
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
    // header(1) + cmd_type(1) + data_len(1) + data(data_len) + checksum(1)
    uint8_t total_len = 3 + pkg->data_len + 1;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	789b      	ldrb	r3, [r3, #2]
 8001c50:	3304      	adds	r3, #4
 8001c52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    
    // 
    uint8_t tx_buffer[38]; // 3 + 32 + 1 = 36
    
    // 
    tx_buffer[0] = pkg->header;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	723b      	strb	r3, [r7, #8]
    tx_buffer[1] = pkg->cmd_type;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	785b      	ldrb	r3, [r3, #1]
 8001c60:	727b      	strb	r3, [r7, #9]
    tx_buffer[2] = pkg->data_len;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	789b      	ldrb	r3, [r3, #2]
 8001c66:	72bb      	strb	r3, [r7, #10]
    memcpy(&tx_buffer[3], pkg->data, pkg->data_len);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	1cd9      	adds	r1, r3, #3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	789b      	ldrb	r3, [r3, #2]
 8001c70:	461a      	mov	r2, r3
 8001c72:	f107 0308 	add.w	r3, r7, #8
 8001c76:	3303      	adds	r3, #3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f007 ff8f 	bl	8009b9c <memcpy>
    tx_buffer[3 + pkg->data_len] = pkg->checksum;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	789b      	ldrb	r3, [r3, #2]
 8001c82:	3303      	adds	r3, #3
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	f892 2023 	ldrb.w	r2, [r2, #35]	@ 0x23
 8001c8a:	3330      	adds	r3, #48	@ 0x30
 8001c8c:	443b      	add	r3, r7
 8001c8e:	f803 2c28 	strb.w	r2, [r3, #-40]
    
    // HAL_UART_Transmit
    return HAL_UART_Transmit(&huart2, tx_buffer, total_len, 200); // 200ms
 8001c92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	f107 0108 	add.w	r1, r7, #8
 8001c9c:	23c8      	movs	r3, #200	@ 0xc8
 8001c9e:	4804      	ldr	r0, [pc, #16]	@ (8001cb0 <UART_SendPackage+0x6c>)
 8001ca0:	f007 f920 	bl	8008ee4 <HAL_UART_Transmit>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3730      	adds	r7, #48	@ 0x30
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000250 	.word	0x20000250

08001cb4 <ProcessMotionCmd>:

void ProcessMotionCmd(uint8_t motion_type) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08c      	sub	sp, #48	@ 0x30
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	71fb      	strb	r3, [r7, #7]
    UART_Package_t pkg;
    pkg.header = FRAME_HEADER;
 8001cbe:	23aa      	movs	r3, #170	@ 0xaa
 8001cc0:	733b      	strb	r3, [r7, #12]
    pkg.cmd_type = CMD_MOTION;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	737b      	strb	r3, [r7, #13]
    pkg.data_len = 1;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	73bb      	strb	r3, [r7, #14]
    pkg.data[0] = motion_type;
 8001cca:	79fb      	ldrb	r3, [r7, #7]
 8001ccc:	73fb      	strb	r3, [r7, #15]
    pkg.checksum = CalculateChecksum(&pkg);
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff ff75 	bl	8001bc2 <CalculateChecksum>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    switch(motion_type) {
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	2b06      	cmp	r3, #6
 8001ce4:	d865      	bhi.n	8001db2 <ProcessMotionCmd+0xfe>
 8001ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8001cec <ProcessMotionCmd+0x38>)
 8001ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cec:	08001d09 	.word	0x08001d09
 8001cf0:	08001d21 	.word	0x08001d21
 8001cf4:	08001d39 	.word	0x08001d39
 8001cf8:	08001d69 	.word	0x08001d69
 8001cfc:	08001d51 	.word	0x08001d51
 8001d00:	08001d81 	.word	0x08001d81
 8001d04:	08001d99 	.word	0x08001d99
        case MOTION_FORWARD:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001d08:	2201      	movs	r2, #1
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	482e      	ldr	r0, [pc, #184]	@ (8001dc8 <ProcessMotionCmd+0x114>)
 8001d0e:	f004 ffe0 	bl	8006cd2 <HAL_GPIO_WritePin>
            moveForward(&htim4);
 8001d12:	482e      	ldr	r0, [pc, #184]	@ (8001dcc <ProcessMotionCmd+0x118>)
 8001d14:	f004 f9cc 	bl	80060b0 <moveForward>
            HAL_Delay(50);
 8001d18:	2032      	movs	r0, #50	@ 0x32
 8001d1a:	f004 fbbb 	bl	8006494 <HAL_Delay>
            break;
 8001d1e:	e049      	b.n	8001db4 <ProcessMotionCmd+0x100>
            
        case MOTION_BACKWARD:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001d20:	2201      	movs	r2, #1
 8001d22:	2104      	movs	r1, #4
 8001d24:	482a      	ldr	r0, [pc, #168]	@ (8001dd0 <ProcessMotionCmd+0x11c>)
 8001d26:	f004 ffd4 	bl	8006cd2 <HAL_GPIO_WritePin>
            moveBackward(&htim4);
 8001d2a:	4828      	ldr	r0, [pc, #160]	@ (8001dcc <ProcessMotionCmd+0x118>)
 8001d2c:	f004 f9f4 	bl	8006118 <moveBackward>
            HAL_Delay(50);
 8001d30:	2032      	movs	r0, #50	@ 0x32
 8001d32:	f004 fbaf 	bl	8006494 <HAL_Delay>
            break;
 8001d36:	e03d      	b.n	8001db4 <ProcessMotionCmd+0x100>
            
        case MOTION_LEFT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001d38:	2201      	movs	r2, #1
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	4822      	ldr	r0, [pc, #136]	@ (8001dc8 <ProcessMotionCmd+0x114>)
 8001d3e:	f004 ffc8 	bl	8006cd2 <HAL_GPIO_WritePin>
            moveLeft(&htim4);
 8001d42:	4822      	ldr	r0, [pc, #136]	@ (8001dcc <ProcessMotionCmd+0x118>)
 8001d44:	f004 fa1c 	bl	8006180 <moveLeft>
            HAL_Delay(50);
 8001d48:	2032      	movs	r0, #50	@ 0x32
 8001d4a:	f004 fba3 	bl	8006494 <HAL_Delay>
            break;
 8001d4e:	e031      	b.n	8001db4 <ProcessMotionCmd+0x100>
        case MOTION_TURN_L:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001d50:	2201      	movs	r2, #1
 8001d52:	2101      	movs	r1, #1
 8001d54:	481c      	ldr	r0, [pc, #112]	@ (8001dc8 <ProcessMotionCmd+0x114>)
 8001d56:	f004 ffbc 	bl	8006cd2 <HAL_GPIO_WritePin>
            moveTurnLeft(&htim4);
 8001d5a:	481c      	ldr	r0, [pc, #112]	@ (8001dcc <ProcessMotionCmd+0x118>)
 8001d5c:	f004 fa78 	bl	8006250 <moveTurnLeft>
            HAL_Delay(50);
 8001d60:	2032      	movs	r0, #50	@ 0x32
 8001d62:	f004 fb97 	bl	8006494 <HAL_Delay>
            break;
 8001d66:	e025      	b.n	8001db4 <ProcessMotionCmd+0x100>
            
        case MOTION_RIGHT:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_SET);
 8001d68:	2201      	movs	r2, #1
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	4816      	ldr	r0, [pc, #88]	@ (8001dc8 <ProcessMotionCmd+0x114>)
 8001d6e:	f004 ffb0 	bl	8006cd2 <HAL_GPIO_WritePin>
            moveRight(&htim4);
 8001d72:	4816      	ldr	r0, [pc, #88]	@ (8001dcc <ProcessMotionCmd+0x118>)
 8001d74:	f004 fa38 	bl	80061e8 <moveRight>
            HAL_Delay(50);
 8001d78:	2032      	movs	r0, #50	@ 0x32
 8001d7a:	f004 fb8b 	bl	8006494 <HAL_Delay>
            break;
 8001d7e:	e019      	b.n	8001db4 <ProcessMotionCmd+0x100>
        case MOTION_TURN_R:
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001d80:	2201      	movs	r2, #1
 8001d82:	2104      	movs	r1, #4
 8001d84:	4812      	ldr	r0, [pc, #72]	@ (8001dd0 <ProcessMotionCmd+0x11c>)
 8001d86:	f004 ffa4 	bl	8006cd2 <HAL_GPIO_WritePin>
            moveTurnRight(&htim4);
 8001d8a:	4810      	ldr	r0, [pc, #64]	@ (8001dcc <ProcessMotionCmd+0x118>)
 8001d8c:	f004 fa96 	bl	80062bc <moveTurnRight>
            HAL_Delay(50);
 8001d90:	2032      	movs	r0, #50	@ 0x32
 8001d92:	f004 fb7f 	bl	8006494 <HAL_Delay>
            break;
 8001d96:	e00d      	b.n	8001db4 <ProcessMotionCmd+0x100>
            
        case MOTION_STOP:
            HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	480a      	ldr	r0, [pc, #40]	@ (8001dc8 <ProcessMotionCmd+0x114>)
 8001d9e:	f004 ff98 	bl	8006cd2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2104      	movs	r1, #4
 8001da6:	480a      	ldr	r0, [pc, #40]	@ (8001dd0 <ProcessMotionCmd+0x11c>)
 8001da8:	f004 ff93 	bl	8006cd2 <HAL_GPIO_WritePin>
            motorBreak();
 8001dac:	f004 f94e 	bl	800604c <motorBreak>
            break;
 8001db0:	e000      	b.n	8001db4 <ProcessMotionCmd+0x100>
            
        default:
            break;
 8001db2:	bf00      	nop
    }

    // Send confirmation package
    UART_SendPackage(&pkg);
 8001db4:	f107 030c 	add.w	r3, r7, #12
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ff43 	bl	8001c44 <UART_SendPackage>
}
 8001dbe:	bf00      	nop
 8001dc0:	3730      	adds	r7, #48	@ 0x30
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40010c00 	.word	0x40010c00
 8001dcc:	200001c0 	.word	0x200001c0
 8001dd0:	40011400 	.word	0x40011400

08001dd4 <ProcessNavCmd>:
void ProcessNavCmd(uint8_t nav_mode, uint8_t* path_data, uint8_t path_len){
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b096      	sub	sp, #88	@ 0x58
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	6039      	str	r1, [r7, #0]
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	4613      	mov	r3, r2
 8001de2:	71bb      	strb	r3, [r7, #6]
		UART_Package_t pkg;

	    pkg.header = FRAME_HEADER;
 8001de4:	23aa      	movs	r3, #170	@ 0xaa
 8001de6:	733b      	strb	r3, [r7, #12]
	    pkg.cmd_type = CMD_NAV;
 8001de8:	2303      	movs	r3, #3
 8001dea:	737b      	strb	r3, [r7, #13]
	    pkg.data_len = path_len + 1;
 8001dec:	79bb      	ldrb	r3, [r7, #6]
 8001dee:	3301      	adds	r3, #1
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	73bb      	strb	r3, [r7, #14]
	    pkg.data[0] = nav_mode;
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	73fb      	strb	r3, [r7, #15]
	    memcpy(&pkg.data[1], path_data, path_len);
 8001df8:	79ba      	ldrb	r2, [r7, #6]
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	3304      	adds	r3, #4
 8001e00:	6839      	ldr	r1, [r7, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f007 feca 	bl	8009b9c <memcpy>
	    pkg.checksum = CalculateChecksum(&pkg);
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fed8 	bl	8001bc2 <CalculateChecksum>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	    if (nav_mode==MODE_AUTO_NAV){
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	f040 80da 	bne.w	8001fd4 <ProcessNavCmd+0x200>
	    	uint8_t start_c=path_data[1];
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	785b      	ldrb	r3, [r3, #1]
 8001e24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	    	uint8_t end_c=path_data[path_len-1];
 8001e28:	79bb      	ldrb	r3, [r7, #6]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	683a      	ldr	r2, [r7, #0]
 8001e2e:	4413      	add	r3, r2
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	    	uint8_t point_count=path_len/2;
 8001e36:	79bb      	ldrb	r3, [r7, #6]
 8001e38:	085b      	lsrs	r3, r3, #1
 8001e3a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	    	// 
	    	// 
	    	if(point_count<2){
 8001e3e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d802      	bhi.n	8001e4c <ProcessNavCmd+0x78>
	    		SendNavAck();
 8001e46:	f7ff fe39 	bl	8001abc <SendNavAck>
	    		return;
 8001e4a:	e0c4      	b.n	8001fd6 <ProcessNavCmd+0x202>
	    	}
	    	SendNavAck();
 8001e4c:	f7ff fe36 	bl	8001abc <SendNavAck>
	    	int facing_right=1;
 8001e50:	2301      	movs	r3, #1
 8001e52:	657b      	str	r3, [r7, #84]	@ 0x54
	    	if(start_c > end_c) {
 8001e54:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001e58:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d901      	bls.n	8001e64 <ProcessNavCmd+0x90>
	    		facing_right = 0; // 
 8001e60:	2300      	movs	r3, #0
 8001e62:	657b      	str	r3, [r7, #84]	@ 0x54
	    	}
	    	for(int i=0;i<point_count-1;i++){
 8001e64:	2300      	movs	r3, #0
 8001e66:	653b      	str	r3, [r7, #80]	@ 0x50
 8001e68:	e0ac      	b.n	8001fc4 <ProcessNavCmd+0x1f0>
	    		uint8_t r1 = path_data[i*2];
 8001e6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	461a      	mov	r2, r3
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	    		uint8_t c1 = path_data[i*2 + 1];
 8001e7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	3301      	adds	r3, #1
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	4413      	add	r3, r2
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	    		uint8_t r2 = path_data[(i+1)*2];
 8001e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	461a      	mov	r2, r3
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	4413      	add	r3, r2
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	    		uint8_t c2 = path_data[(i+1)*2 + 1];
 8001e9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
	    		int dr=r2-r1;
 8001eae:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8001eb2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	637b      	str	r3, [r7, #52]	@ 0x34
	    		int dc=c2-c1;
 8001eba:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001ebe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	633b      	str	r3, [r7, #48]	@ 0x30
	    			if(dc>0){
 8001ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	dd1a      	ble.n	8001f02 <ProcessNavCmd+0x12e>
	    				for(int step=0;step<dc;step++){
 8001ecc:	2300      	movs	r3, #0
 8001ece:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ed0:	e012      	b.n	8001ef8 <ProcessNavCmd+0x124>
	    					if(facing_right) moveForward(&htim4);
 8001ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <ProcessNavCmd+0x10c>
 8001ed8:	4840      	ldr	r0, [pc, #256]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001eda:	f004 f8e9 	bl	80060b0 <moveForward>
 8001ede:	e002      	b.n	8001ee6 <ProcessNavCmd+0x112>
	    					else moveBackward(&htim4);
 8001ee0:	483e      	ldr	r0, [pc, #248]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001ee2:	f004 f919 	bl	8006118 <moveBackward>
	    					HAL_Delay(700);
 8001ee6:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001eea:	f004 fad3 	bl	8006494 <HAL_Delay>
	    					motorBreak();
 8001eee:	f004 f8ad 	bl	800604c <motorBreak>
	    				for(int step=0;step<dc;step++){
 8001ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ef8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001efc:	429a      	cmp	r2, r3
 8001efe:	dbe8      	blt.n	8001ed2 <ProcessNavCmd+0xfe>
 8001f00:	e01d      	b.n	8001f3e <ProcessNavCmd+0x16a>
	    				}
	    			}
	    			else if(dc<0){
 8001f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	da1a      	bge.n	8001f3e <ProcessNavCmd+0x16a>
	    				for(int step=0;step<(-dc);step++){
 8001f08:	2300      	movs	r3, #0
 8001f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f0c:	e012      	b.n	8001f34 <ProcessNavCmd+0x160>
	    					if(facing_right) moveBackward(&htim4);
 8001f0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <ProcessNavCmd+0x148>
 8001f14:	4831      	ldr	r0, [pc, #196]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001f16:	f004 f8ff 	bl	8006118 <moveBackward>
 8001f1a:	e002      	b.n	8001f22 <ProcessNavCmd+0x14e>
	    					else moveForward(&htim4);
 8001f1c:	482f      	ldr	r0, [pc, #188]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001f1e:	f004 f8c7 	bl	80060b0 <moveForward>
	    					HAL_Delay(700);
 8001f22:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001f26:	f004 fab5 	bl	8006494 <HAL_Delay>
	    					motorBreak();
 8001f2a:	f004 f88f 	bl	800604c <motorBreak>
	    				for(int step=0;step<(-dc);step++){
 8001f2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f30:	3301      	adds	r3, #1
 8001f32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f36:	425b      	negs	r3, r3
 8001f38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	dbe7      	blt.n	8001f0e <ProcessNavCmd+0x13a>
	    				}
	    			}
	    			if(dr>0){
 8001f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	dd1a      	ble.n	8001f7a <ProcessNavCmd+0x1a6>
	    				for(int step=0;step<dr;step++){
 8001f44:	2300      	movs	r3, #0
 8001f46:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f48:	e012      	b.n	8001f70 <ProcessNavCmd+0x19c>
	    					if(facing_right) moveRight(&htim4);
 8001f4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d003      	beq.n	8001f58 <ProcessNavCmd+0x184>
 8001f50:	4822      	ldr	r0, [pc, #136]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001f52:	f004 f949 	bl	80061e8 <moveRight>
 8001f56:	e002      	b.n	8001f5e <ProcessNavCmd+0x18a>
	    					else moveLeft(&htim4);
 8001f58:	4820      	ldr	r0, [pc, #128]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001f5a:	f004 f911 	bl	8006180 <moveLeft>
	    					HAL_Delay(700);
 8001f5e:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001f62:	f004 fa97 	bl	8006494 <HAL_Delay>
	    					motorBreak();
 8001f66:	f004 f871 	bl	800604c <motorBreak>
	    				for(int step=0;step<dr;step++){
 8001f6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f74:	429a      	cmp	r2, r3
 8001f76:	dbe8      	blt.n	8001f4a <ProcessNavCmd+0x176>
 8001f78:	e01d      	b.n	8001fb6 <ProcessNavCmd+0x1e2>
	    				}
	    			}
	    			else if(dr<0){
 8001f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	da1a      	bge.n	8001fb6 <ProcessNavCmd+0x1e2>
	    				for(int step=0;step<(-dr);step++){
 8001f80:	2300      	movs	r3, #0
 8001f82:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f84:	e012      	b.n	8001fac <ProcessNavCmd+0x1d8>
	    					if(facing_right) moveLeft(&htim4);
 8001f86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d003      	beq.n	8001f94 <ProcessNavCmd+0x1c0>
 8001f8c:	4813      	ldr	r0, [pc, #76]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001f8e:	f004 f8f7 	bl	8006180 <moveLeft>
 8001f92:	e002      	b.n	8001f9a <ProcessNavCmd+0x1c6>
	    					else moveRight(&htim4);
 8001f94:	4811      	ldr	r0, [pc, #68]	@ (8001fdc <ProcessNavCmd+0x208>)
 8001f96:	f004 f927 	bl	80061e8 <moveRight>
	    					HAL_Delay(700);
 8001f9a:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001f9e:	f004 fa79 	bl	8006494 <HAL_Delay>
	    					motorBreak();
 8001fa2:	f004 f853 	bl	800604c <motorBreak>
	    				for(int step=0;step<(-dr);step++){
 8001fa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa8:	3301      	adds	r3, #1
 8001faa:	643b      	str	r3, [r7, #64]	@ 0x40
 8001fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fae:	425b      	negs	r3, r3
 8001fb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	dbe7      	blt.n	8001f86 <ProcessNavCmd+0x1b2>
	    				}
	    			}
	    			HAL_Delay(1000);
 8001fb6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001fba:	f004 fa6b 	bl	8006494 <HAL_Delay>
	    	for(int i=0;i<point_count-1;i++){
 8001fbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8001fc4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	f6ff af4c 	blt.w	8001e6a <ProcessNavCmd+0x96>
 8001fd2:	e000      	b.n	8001fd6 <ProcessNavCmd+0x202>
	    	}
	    }
	    else {
	    	return;
 8001fd4:	bf00      	nop
	    }
}
 8001fd6:	3758      	adds	r7, #88	@ 0x58
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	200001c0 	.word	0x200001c0

08001fe0 <StopMotion>:
	pkg.data[1] = env_type;
	pkg.checksum = CalculateChecksum(&pkg);
	UART_SendPackage(&pkg);
}

void StopMotion(void) {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	4805      	ldr	r0, [pc, #20]	@ (8002000 <StopMotion+0x20>)
 8001fea:	f004 fe72 	bl	8006cd2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2104      	movs	r1, #4
 8001ff2:	4804      	ldr	r0, [pc, #16]	@ (8002004 <StopMotion+0x24>)
 8001ff4:	f004 fe6d 	bl	8006cd2 <HAL_GPIO_WritePin>
    motorBreak();
 8001ff8:	f004 f828 	bl	800604c <motorBreak>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40010c00 	.word	0x40010c00
 8002004:	40011400 	.word	0x40011400

08002008 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b088      	sub	sp, #32
 800200c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800200e:	f107 0310 	add.w	r3, r7, #16
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
 8002016:	605a      	str	r2, [r3, #4]
 8002018:	609a      	str	r2, [r3, #8]
 800201a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800201c:	4b47      	ldr	r3, [pc, #284]	@ (800213c <MX_GPIO_Init+0x134>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	4a46      	ldr	r2, [pc, #280]	@ (800213c <MX_GPIO_Init+0x134>)
 8002022:	f043 0310 	orr.w	r3, r3, #16
 8002026:	6193      	str	r3, [r2, #24]
 8002028:	4b44      	ldr	r3, [pc, #272]	@ (800213c <MX_GPIO_Init+0x134>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0310 	and.w	r3, r3, #16
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002034:	4b41      	ldr	r3, [pc, #260]	@ (800213c <MX_GPIO_Init+0x134>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	4a40      	ldr	r2, [pc, #256]	@ (800213c <MX_GPIO_Init+0x134>)
 800203a:	f043 0320 	orr.w	r3, r3, #32
 800203e:	6193      	str	r3, [r2, #24]
 8002040:	4b3e      	ldr	r3, [pc, #248]	@ (800213c <MX_GPIO_Init+0x134>)
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f003 0320 	and.w	r3, r3, #32
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800204c:	4b3b      	ldr	r3, [pc, #236]	@ (800213c <MX_GPIO_Init+0x134>)
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	4a3a      	ldr	r2, [pc, #232]	@ (800213c <MX_GPIO_Init+0x134>)
 8002052:	f043 0304 	orr.w	r3, r3, #4
 8002056:	6193      	str	r3, [r2, #24]
 8002058:	4b38      	ldr	r3, [pc, #224]	@ (800213c <MX_GPIO_Init+0x134>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	607b      	str	r3, [r7, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002064:	4b35      	ldr	r3, [pc, #212]	@ (800213c <MX_GPIO_Init+0x134>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	4a34      	ldr	r2, [pc, #208]	@ (800213c <MX_GPIO_Init+0x134>)
 800206a:	f043 0308 	orr.w	r3, r3, #8
 800206e:	6193      	str	r3, [r2, #24]
 8002070:	4b32      	ldr	r3, [pc, #200]	@ (800213c <MX_GPIO_Init+0x134>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	f003 0308 	and.w	r3, r3, #8
 8002078:	603b      	str	r3, [r7, #0]
 800207a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800207c:	2200      	movs	r2, #0
 800207e:	2101      	movs	r1, #1
 8002080:	482f      	ldr	r0, [pc, #188]	@ (8002140 <MX_GPIO_Init+0x138>)
 8002082:	f004 fe26 	bl	8006cd2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8002086:	2200      	movs	r2, #0
 8002088:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800208c:	482d      	ldr	r0, [pc, #180]	@ (8002144 <MX_GPIO_Init+0x13c>)
 800208e:	f004 fe20 	bl	8006cd2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8002092:	2200      	movs	r2, #0
 8002094:	2104      	movs	r1, #4
 8002096:	482c      	ldr	r0, [pc, #176]	@ (8002148 <MX_GPIO_Init+0x140>)
 8002098:	f004 fe1b 	bl	8006cd2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin|MID_Pin;
 800209c:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80020a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a6:	2301      	movs	r3, #1
 80020a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020aa:	f107 0310 	add.w	r3, r7, #16
 80020ae:	4619      	mov	r1, r3
 80020b0:	4823      	ldr	r0, [pc, #140]	@ (8002140 <MX_GPIO_Init+0x138>)
 80020b2:	f004 fc63 	bl	800697c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 80020b6:	2301      	movs	r3, #1
 80020b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ba:	2301      	movs	r3, #1
 80020bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020be:	2302      	movs	r3, #2
 80020c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020c2:	2303      	movs	r3, #3
 80020c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 80020c6:	f107 0310 	add.w	r3, r7, #16
 80020ca:	4619      	mov	r1, r3
 80020cc:	481c      	ldr	r0, [pc, #112]	@ (8002140 <MX_GPIO_Init+0x138>)
 80020ce:	f004 fc55 	bl	800697c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80020d2:	2302      	movs	r3, #2
 80020d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020d6:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <MX_GPIO_Init+0x144>)
 80020d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 0310 	add.w	r3, r7, #16
 80020e2:	4619      	mov	r1, r3
 80020e4:	4816      	ldr	r0, [pc, #88]	@ (8002140 <MX_GPIO_Init+0x138>)
 80020e6:	f004 fc49 	bl	800697c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_MOTOR_GO_Pin|LEFT2_MOTOR_GO_Pin|RIGHT_MOTOR_GO_Pin|RIGHT2_MOTOR_GO_Pin;
 80020ea:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80020ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020f0:	2301      	movs	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f8:	2302      	movs	r3, #2
 80020fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fc:	f107 0310 	add.w	r3, r7, #16
 8002100:	4619      	mov	r1, r3
 8002102:	4810      	ldr	r0, [pc, #64]	@ (8002144 <MX_GPIO_Init+0x13c>)
 8002104:	f004 fc3a 	bl	800697c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L2_Pin;
 8002108:	2304      	movs	r3, #4
 800210a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800210c:	2301      	movs	r3, #1
 800210e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002114:	2302      	movs	r3, #2
 8002116:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 8002118:	f107 0310 	add.w	r3, r7, #16
 800211c:	4619      	mov	r1, r3
 800211e:	480a      	ldr	r0, [pc, #40]	@ (8002148 <MX_GPIO_Init+0x140>)
 8002120:	f004 fc2c 	bl	800697c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8002124:	2200      	movs	r2, #0
 8002126:	2101      	movs	r1, #1
 8002128:	2007      	movs	r0, #7
 800212a:	f004 faae 	bl	800668a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800212e:	2007      	movs	r0, #7
 8002130:	f004 fac7 	bl	80066c2 <HAL_NVIC_EnableIRQ>

}
 8002134:	bf00      	nop
 8002136:	3720      	adds	r7, #32
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40021000 	.word	0x40021000
 8002140:	40011000 	.word	0x40011000
 8002144:	40010c00 	.word	0x40010c00
 8002148:	40011400 	.word	0x40011400
 800214c:	10110000 	.word	0x10110000

08002150 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002154:	4b12      	ldr	r3, [pc, #72]	@ (80021a0 <MX_I2C2_Init+0x50>)
 8002156:	4a13      	ldr	r2, [pc, #76]	@ (80021a4 <MX_I2C2_Init+0x54>)
 8002158:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800215a:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <MX_I2C2_Init+0x50>)
 800215c:	4a12      	ldr	r2, [pc, #72]	@ (80021a8 <MX_I2C2_Init+0x58>)
 800215e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002160:	4b0f      	ldr	r3, [pc, #60]	@ (80021a0 <MX_I2C2_Init+0x50>)
 8002162:	2200      	movs	r2, #0
 8002164:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002166:	4b0e      	ldr	r3, [pc, #56]	@ (80021a0 <MX_I2C2_Init+0x50>)
 8002168:	2200      	movs	r2, #0
 800216a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800216c:	4b0c      	ldr	r3, [pc, #48]	@ (80021a0 <MX_I2C2_Init+0x50>)
 800216e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002172:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002174:	4b0a      	ldr	r3, [pc, #40]	@ (80021a0 <MX_I2C2_Init+0x50>)
 8002176:	2200      	movs	r2, #0
 8002178:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800217a:	4b09      	ldr	r3, [pc, #36]	@ (80021a0 <MX_I2C2_Init+0x50>)
 800217c:	2200      	movs	r2, #0
 800217e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002180:	4b07      	ldr	r3, [pc, #28]	@ (80021a0 <MX_I2C2_Init+0x50>)
 8002182:	2200      	movs	r2, #0
 8002184:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002186:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <MX_I2C2_Init+0x50>)
 8002188:	2200      	movs	r2, #0
 800218a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800218c:	4804      	ldr	r0, [pc, #16]	@ (80021a0 <MX_I2C2_Init+0x50>)
 800218e:	f004 fdd1 	bl	8006d34 <HAL_I2C_Init>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002198:	f003 fb36 	bl	8005808 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	200000c4 	.word	0x200000c4
 80021a4:	40005800 	.word	0x40005800
 80021a8:	000186a0 	.word	0x000186a0

080021ac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b088      	sub	sp, #32
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 0310 	add.w	r3, r7, #16
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a16      	ldr	r2, [pc, #88]	@ (8002220 <HAL_I2C_MspInit+0x74>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d124      	bne.n	8002216 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021cc:	4b15      	ldr	r3, [pc, #84]	@ (8002224 <HAL_I2C_MspInit+0x78>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	4a14      	ldr	r2, [pc, #80]	@ (8002224 <HAL_I2C_MspInit+0x78>)
 80021d2:	f043 0308 	orr.w	r3, r3, #8
 80021d6:	6193      	str	r3, [r2, #24]
 80021d8:	4b12      	ldr	r3, [pc, #72]	@ (8002224 <HAL_I2C_MspInit+0x78>)
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	f003 0308 	and.w	r3, r3, #8
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021e4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80021e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ea:	2312      	movs	r3, #18
 80021ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021ee:	2303      	movs	r3, #3
 80021f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f2:	f107 0310 	add.w	r3, r7, #16
 80021f6:	4619      	mov	r1, r3
 80021f8:	480b      	ldr	r0, [pc, #44]	@ (8002228 <HAL_I2C_MspInit+0x7c>)
 80021fa:	f004 fbbf 	bl	800697c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80021fe:	4b09      	ldr	r3, [pc, #36]	@ (8002224 <HAL_I2C_MspInit+0x78>)
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	4a08      	ldr	r2, [pc, #32]	@ (8002224 <HAL_I2C_MspInit+0x78>)
 8002204:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002208:	61d3      	str	r3, [r2, #28]
 800220a:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <HAL_I2C_MspInit+0x78>)
 800220c:	69db      	ldr	r3, [r3, #28]
 800220e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002216:	bf00      	nop
 8002218:	3720      	adds	r7, #32
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40005800 	.word	0x40005800
 8002224:	40021000 	.word	0x40021000
 8002228:	40010c00 	.word	0x40010c00

0800222c <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af04      	add	r7, sp, #16
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8002236:	4b32      	ldr	r3, [pc, #200]	@ (8002300 <set_int_enable+0xd4>)
 8002238:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800223c:	2b00      	cmp	r3, #0
 800223e:	d025      	beq.n	800228c <set_int_enable+0x60>
        if (enable)
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d002      	beq.n	800224c <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8002246:	2302      	movs	r3, #2
 8002248:	73fb      	strb	r3, [r7, #15]
 800224a:	e001      	b.n	8002250 <set_int_enable+0x24>
        else
            tmp = 0x00;
 800224c:	2300      	movs	r3, #0
 800224e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8002250:	4b2b      	ldr	r3, [pc, #172]	@ (8002300 <set_int_enable+0xd4>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	4619      	mov	r1, r3
 8002258:	4b29      	ldr	r3, [pc, #164]	@ (8002300 <set_int_enable+0xd4>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	7c5b      	ldrb	r3, [r3, #17]
 800225e:	461a      	mov	r2, r3
 8002260:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002264:	9302      	str	r3, [sp, #8]
 8002266:	2301      	movs	r3, #1
 8002268:	9301      	str	r3, [sp, #4]
 800226a:	f107 030f 	add.w	r3, r7, #15
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	2301      	movs	r3, #1
 8002272:	4824      	ldr	r0, [pc, #144]	@ (8002304 <set_int_enable+0xd8>)
 8002274:	f004 fea2 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d002      	beq.n	8002284 <set_int_enable+0x58>
            return -1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	e039      	b.n	80022f8 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 8002284:	7bfa      	ldrb	r2, [r7, #15]
 8002286:	4b1e      	ldr	r3, [pc, #120]	@ (8002300 <set_int_enable+0xd4>)
 8002288:	745a      	strb	r2, [r3, #17]
 800228a:	e034      	b.n	80022f6 <set_int_enable+0xca>
    } else {
        if (!st.chip_cfg.sensors)
 800228c:	4b1c      	ldr	r3, [pc, #112]	@ (8002300 <set_int_enable+0xd4>)
 800228e:	7a9b      	ldrb	r3, [r3, #10]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d102      	bne.n	800229a <set_int_enable+0x6e>
            return -1;
 8002294:	f04f 33ff 	mov.w	r3, #4294967295
 8002298:	e02e      	b.n	80022f8 <set_int_enable+0xcc>
        if (enable && st.chip_cfg.int_enable)
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d005      	beq.n	80022ac <set_int_enable+0x80>
 80022a0:	4b17      	ldr	r3, [pc, #92]	@ (8002300 <set_int_enable+0xd4>)
 80022a2:	7c5b      	ldrb	r3, [r3, #17]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <set_int_enable+0x80>
            return 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	e025      	b.n	80022f8 <set_int_enable+0xcc>
        if (enable)
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <set_int_enable+0x8c>
            tmp = BIT_DATA_RDY_EN;
 80022b2:	2301      	movs	r3, #1
 80022b4:	73fb      	strb	r3, [r7, #15]
 80022b6:	e001      	b.n	80022bc <set_int_enable+0x90>
        else
            tmp = 0x00;
 80022b8:	2300      	movs	r3, #0
 80022ba:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80022bc:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <set_int_enable+0xd4>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	4619      	mov	r1, r3
 80022c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <set_int_enable+0xd4>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	7c5b      	ldrb	r3, [r3, #17]
 80022ca:	461a      	mov	r2, r3
 80022cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022d0:	9302      	str	r3, [sp, #8]
 80022d2:	2301      	movs	r3, #1
 80022d4:	9301      	str	r3, [sp, #4]
 80022d6:	f107 030f 	add.w	r3, r7, #15
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	2301      	movs	r3, #1
 80022de:	4809      	ldr	r0, [pc, #36]	@ (8002304 <set_int_enable+0xd8>)
 80022e0:	f004 fe6c 	bl	8006fbc <HAL_I2C_Mem_Write>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <set_int_enable+0xc4>
            return -1;
 80022ea:	f04f 33ff 	mov.w	r3, #4294967295
 80022ee:	e003      	b.n	80022f8 <set_int_enable+0xcc>
        st.chip_cfg.int_enable = tmp;
 80022f0:	7bfa      	ldrb	r2, [r7, #15]
 80022f2:	4b03      	ldr	r3, [pc, #12]	@ (8002300 <set_int_enable+0xd4>)
 80022f4:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	2000000c 	.word	0x2000000c
 8002304:	200000c4 	.word	0x200000c4

08002308 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af04      	add	r7, sp, #16
 800230e:	6078      	str	r0, [r7, #4]
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = BIT_RESET;
 8002310:	2380      	movs	r3, #128	@ 0x80
 8002312:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002314:	4b90      	ldr	r3, [pc, #576]	@ (8002558 <mpu_init+0x250>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	4619      	mov	r1, r3
 800231c:	4b8e      	ldr	r3, [pc, #568]	@ (8002558 <mpu_init+0x250>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	7d5b      	ldrb	r3, [r3, #21]
 8002322:	461a      	mov	r2, r3
 8002324:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002328:	9302      	str	r3, [sp, #8]
 800232a:	2301      	movs	r3, #1
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	f107 0308 	add.w	r3, r7, #8
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	2301      	movs	r3, #1
 8002336:	4889      	ldr	r0, [pc, #548]	@ (800255c <mpu_init+0x254>)
 8002338:	f004 fe40 	bl	8006fbc <HAL_I2C_Mem_Write>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d002      	beq.n	8002348 <mpu_init+0x40>
        return -1;
 8002342:	f04f 33ff 	mov.w	r3, #4294967295
 8002346:	e102      	b.n	800254e <mpu_init+0x246>
    delay_ms(100);
 8002348:	2064      	movs	r0, #100	@ 0x64
 800234a:	f004 f8a3 	bl	8006494 <HAL_Delay>

    /* Wake up chip. */
    data[0] = 0x00;
 800234e:	2300      	movs	r3, #0
 8002350:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8002352:	4b81      	ldr	r3, [pc, #516]	@ (8002558 <mpu_init+0x250>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4619      	mov	r1, r3
 800235a:	4b7f      	ldr	r3, [pc, #508]	@ (8002558 <mpu_init+0x250>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	7d5b      	ldrb	r3, [r3, #21]
 8002360:	461a      	mov	r2, r3
 8002362:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002366:	9302      	str	r3, [sp, #8]
 8002368:	2301      	movs	r3, #1
 800236a:	9301      	str	r3, [sp, #4]
 800236c:	f107 0308 	add.w	r3, r7, #8
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	2301      	movs	r3, #1
 8002374:	4879      	ldr	r0, [pc, #484]	@ (800255c <mpu_init+0x254>)
 8002376:	f004 fe21 	bl	8006fbc <HAL_I2C_Mem_Write>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <mpu_init+0x7e>
        return -1;
 8002380:	f04f 33ff 	mov.w	r3, #4294967295
 8002384:	e0e3      	b.n	800254e <mpu_init+0x246>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8002386:	4b74      	ldr	r3, [pc, #464]	@ (8002558 <mpu_init+0x250>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4619      	mov	r1, r3
 800238e:	4b72      	ldr	r3, [pc, #456]	@ (8002558 <mpu_init+0x250>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	7e5b      	ldrb	r3, [r3, #25]
 8002394:	461a      	mov	r2, r3
 8002396:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800239a:	9302      	str	r3, [sp, #8]
 800239c:	2306      	movs	r3, #6
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	f107 0308 	add.w	r3, r7, #8
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	2301      	movs	r3, #1
 80023a8:	486c      	ldr	r0, [pc, #432]	@ (800255c <mpu_init+0x254>)
 80023aa:	f004 ff01 	bl	80071b0 <HAL_I2C_Mem_Read>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d002      	beq.n	80023ba <mpu_init+0xb2>
        return -1;
 80023b4:	f04f 33ff 	mov.w	r3, #4294967295
 80023b8:	e0c9      	b.n	800254e <mpu_init+0x246>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80023ba:	7b7b      	ldrb	r3, [r7, #13]
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	b25b      	sxtb	r3, r3
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	b25a      	sxtb	r2, r3
 80023c6:	7afb      	ldrb	r3, [r7, #11]
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	b25b      	sxtb	r3, r3
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	b25b      	sxtb	r3, r3
 80023d2:	4313      	orrs	r3, r2
 80023d4:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80023d6:	7a7b      	ldrb	r3, [r7, #9]
 80023d8:	b25b      	sxtb	r3, r3
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b25b      	sxtb	r3, r3
 80023e4:	73fb      	strb	r3, [r7, #15]

    if (rev) {
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d010      	beq.n	800240e <mpu_init+0x106>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d103      	bne.n	80023fa <mpu_init+0xf2>
            st.chip_cfg.accel_half = 1;
 80023f2:	4b59      	ldr	r3, [pc, #356]	@ (8002558 <mpu_init+0x250>)
 80023f4:	2201      	movs	r2, #1
 80023f6:	74da      	strb	r2, [r3, #19]
 80023f8:	e037      	b.n	800246a <mpu_init+0x162>
        else if (rev == 2)
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d103      	bne.n	8002408 <mpu_init+0x100>
            st.chip_cfg.accel_half = 0;
 8002400:	4b55      	ldr	r3, [pc, #340]	@ (8002558 <mpu_init+0x250>)
 8002402:	2200      	movs	r2, #0
 8002404:	74da      	strb	r2, [r3, #19]
 8002406:	e030      	b.n	800246a <mpu_init+0x162>
        else {
            log_e("Unsupported software product rev %d.\n", rev);
            return -1;
 8002408:	f04f 33ff 	mov.w	r3, #4294967295
 800240c:	e09f      	b.n	800254e <mpu_init+0x246>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, data))
 800240e:	4b52      	ldr	r3, [pc, #328]	@ (8002558 <mpu_init+0x250>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	4619      	mov	r1, r3
 8002416:	4b50      	ldr	r3, [pc, #320]	@ (8002558 <mpu_init+0x250>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	78db      	ldrb	r3, [r3, #3]
 800241c:	461a      	mov	r2, r3
 800241e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002422:	9302      	str	r3, [sp, #8]
 8002424:	2301      	movs	r3, #1
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	f107 0308 	add.w	r3, r7, #8
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2301      	movs	r3, #1
 8002430:	484a      	ldr	r0, [pc, #296]	@ (800255c <mpu_init+0x254>)
 8002432:	f004 febd 	bl	80071b0 <HAL_I2C_Mem_Read>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d002      	beq.n	8002442 <mpu_init+0x13a>
            return -1;
 800243c:	f04f 33ff 	mov.w	r3, #4294967295
 8002440:	e085      	b.n	800254e <mpu_init+0x246>
        rev = data[0] & 0x0F;
 8002442:	7a3b      	ldrb	r3, [r7, #8]
 8002444:	f003 030f 	and.w	r3, r3, #15
 8002448:	73fb      	strb	r3, [r7, #15]
        if (!rev) {
 800244a:	7bfb      	ldrb	r3, [r7, #15]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d102      	bne.n	8002456 <mpu_init+0x14e>
            log_e("Product ID read as 0 indicates device is either "
                "incompatible or an MPU3050.\n");
            return -1;
 8002450:	f04f 33ff 	mov.w	r3, #4294967295
 8002454:	e07b      	b.n	800254e <mpu_init+0x246>
        } else if (rev == 4) {
 8002456:	7bfb      	ldrb	r3, [r7, #15]
 8002458:	2b04      	cmp	r3, #4
 800245a:	d103      	bne.n	8002464 <mpu_init+0x15c>
            log_i("Half sensitivity part found.\n");
            st.chip_cfg.accel_half = 1;
 800245c:	4b3e      	ldr	r3, [pc, #248]	@ (8002558 <mpu_init+0x250>)
 800245e:	2201      	movs	r2, #1
 8002460:	74da      	strb	r2, [r3, #19]
 8002462:	e002      	b.n	800246a <mpu_init+0x162>
        } else
            st.chip_cfg.accel_half = 0;
 8002464:	4b3c      	ldr	r3, [pc, #240]	@ (8002558 <mpu_init+0x250>)
 8002466:	2200      	movs	r2, #0
 8002468:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 800246a:	4b3b      	ldr	r3, [pc, #236]	@ (8002558 <mpu_init+0x250>)
 800246c:	22ff      	movs	r2, #255	@ 0xff
 800246e:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8002470:	4b39      	ldr	r3, [pc, #228]	@ (8002558 <mpu_init+0x250>)
 8002472:	22ff      	movs	r2, #255	@ 0xff
 8002474:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8002476:	4b38      	ldr	r3, [pc, #224]	@ (8002558 <mpu_init+0x250>)
 8002478:	22ff      	movs	r2, #255	@ 0xff
 800247a:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800247c:	4b36      	ldr	r3, [pc, #216]	@ (8002558 <mpu_init+0x250>)
 800247e:	22ff      	movs	r2, #255	@ 0xff
 8002480:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8002482:	4b35      	ldr	r3, [pc, #212]	@ (8002558 <mpu_init+0x250>)
 8002484:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002488:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800248a:	4b33      	ldr	r3, [pc, #204]	@ (8002558 <mpu_init+0x250>)
 800248c:	22ff      	movs	r2, #255	@ 0xff
 800248e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8002490:	4b31      	ldr	r3, [pc, #196]	@ (8002558 <mpu_init+0x250>)
 8002492:	22ff      	movs	r2, #255	@ 0xff
 8002494:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8002496:	4b30      	ldr	r3, [pc, #192]	@ (8002558 <mpu_init+0x250>)
 8002498:	2201      	movs	r2, #1
 800249a:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 800249c:	4b2e      	ldr	r3, [pc, #184]	@ (8002558 <mpu_init+0x250>)
 800249e:	2201      	movs	r2, #1
 80024a0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 80024a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002558 <mpu_init+0x250>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 80024ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002558 <mpu_init+0x250>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80024b2:	4b29      	ldr	r3, [pc, #164]	@ (8002558 <mpu_init+0x250>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80024b8:	220c      	movs	r2, #12
 80024ba:	2100      	movs	r1, #0
 80024bc:	4828      	ldr	r0, [pc, #160]	@ (8002560 <mpu_init+0x258>)
 80024be:	f007 fb3b 	bl	8009b38 <memset>
    st.chip_cfg.dmp_on = 0;
 80024c2:	4b25      	ldr	r3, [pc, #148]	@ (8002558 <mpu_init+0x250>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 80024ca:	4b23      	ldr	r3, [pc, #140]	@ (8002558 <mpu_init+0x250>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80024d2:	4b21      	ldr	r3, [pc, #132]	@ (8002558 <mpu_init+0x250>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80024d8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80024dc:	f000 fa76 	bl	80029cc <mpu_set_gyro_fsr>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d002      	beq.n	80024ec <mpu_init+0x1e4>
        return -1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ea:	e030      	b.n	800254e <mpu_init+0x246>
    if (mpu_set_accel_fsr(2))
 80024ec:	2002      	movs	r0, #2
 80024ee:	f000 fb07 	bl	8002b00 <mpu_set_accel_fsr>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d002      	beq.n	80024fe <mpu_init+0x1f6>
        return -1;
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
 80024fc:	e027      	b.n	800254e <mpu_init+0x246>
    if (mpu_set_lpf(42))
 80024fe:	202a      	movs	r0, #42	@ 0x2a
 8002500:	f000 fbac 	bl	8002c5c <mpu_set_lpf>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <mpu_init+0x208>
        return -1;
 800250a:	f04f 33ff 	mov.w	r3, #4294967295
 800250e:	e01e      	b.n	800254e <mpu_init+0x246>
    if (mpu_set_sample_rate(50))
 8002510:	2032      	movs	r0, #50	@ 0x32
 8002512:	f000 fc15 	bl	8002d40 <mpu_set_sample_rate>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d002      	beq.n	8002522 <mpu_init+0x21a>
        return -1;
 800251c:	f04f 33ff 	mov.w	r3, #4294967295
 8002520:	e015      	b.n	800254e <mpu_init+0x246>
    if (mpu_configure_fifo(0))
 8002522:	2000      	movs	r0, #0
 8002524:	f000 fd04 	bl	8002f30 <mpu_configure_fifo>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d002      	beq.n	8002534 <mpu_init+0x22c>
        return -1;
 800252e:	f04f 33ff 	mov.w	r3, #4294967295
 8002532:	e00c      	b.n	800254e <mpu_init+0x246>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8002534:	2000      	movs	r0, #0
 8002536:	f000 fe81 	bl	800323c <mpu_set_bypass>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d002      	beq.n	8002546 <mpu_init+0x23e>
        return -1;
 8002540:	f04f 33ff 	mov.w	r3, #4294967295
 8002544:	e003      	b.n	800254e <mpu_init+0x246>
#endif

    mpu_set_sensors(0);
 8002546:	2000      	movs	r0, #0
 8002548:	f000 fd44 	bl	8002fd4 <mpu_set_sensors>
    return 0;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	2000000c 	.word	0x2000000c
 800255c:	200000c4 	.word	0x200000c4
 8002560:	20000022 	.word	0x20000022

08002564 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b088      	sub	sp, #32
 8002568:	af04      	add	r7, sp, #16
 800256a:	4603      	mov	r3, r0
 800256c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	2b28      	cmp	r3, #40	@ 0x28
 8002572:	d902      	bls.n	800257a <mpu_lp_accel_mode+0x16>
        return -1;
 8002574:	f04f 33ff 	mov.w	r3, #4294967295
 8002578:	e07c      	b.n	8002674 <mpu_lp_accel_mode+0x110>

    if (!rate) {
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d125      	bne.n	80025cc <mpu_lp_accel_mode+0x68>
        mpu_set_int_latched(0);
 8002580:	2000      	movs	r0, #0
 8002582:	f000 ff59 	bl	8003438 <mpu_set_int_latched>
        tmp[0] = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800258a:	2307      	movs	r3, #7
 800258c:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 800258e:	4b3b      	ldr	r3, [pc, #236]	@ (800267c <mpu_lp_accel_mode+0x118>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	4b39      	ldr	r3, [pc, #228]	@ (800267c <mpu_lp_accel_mode+0x118>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	7d5b      	ldrb	r3, [r3, #21]
 800259c:	461a      	mov	r2, r3
 800259e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025a2:	9302      	str	r3, [sp, #8]
 80025a4:	2302      	movs	r3, #2
 80025a6:	9301      	str	r3, [sp, #4]
 80025a8:	f107 030c 	add.w	r3, r7, #12
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	2301      	movs	r3, #1
 80025b0:	4833      	ldr	r0, [pc, #204]	@ (8002680 <mpu_lp_accel_mode+0x11c>)
 80025b2:	f004 fd03 	bl	8006fbc <HAL_I2C_Mem_Write>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d002      	beq.n	80025c2 <mpu_lp_accel_mode+0x5e>
            return -1;
 80025bc:	f04f 33ff 	mov.w	r3, #4294967295
 80025c0:	e058      	b.n	8002674 <mpu_lp_accel_mode+0x110>
        st.chip_cfg.lp_accel_mode = 0;
 80025c2:	4b2e      	ldr	r3, [pc, #184]	@ (800267c <mpu_lp_accel_mode+0x118>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	751a      	strb	r2, [r3, #20]
        return 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	e053      	b.n	8002674 <mpu_lp_accel_mode+0x110>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 80025cc:	2001      	movs	r0, #1
 80025ce:	f000 ff33 	bl	8003438 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 80025d2:	2320      	movs	r3, #32
 80025d4:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d105      	bne.n	80025e8 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_1_25HZ;
 80025dc:	2300      	movs	r3, #0
 80025de:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80025e0:	2005      	movs	r0, #5
 80025e2:	f000 fb3b 	bl	8002c5c <mpu_set_lpf>
 80025e6:	e016      	b.n	8002616 <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 5) {
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	2b05      	cmp	r3, #5
 80025ec:	d805      	bhi.n	80025fa <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_5HZ;
 80025ee:	2301      	movs	r3, #1
 80025f0:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80025f2:	2005      	movs	r0, #5
 80025f4:	f000 fb32 	bl	8002c5c <mpu_set_lpf>
 80025f8:	e00d      	b.n	8002616 <mpu_lp_accel_mode+0xb2>
    } else if (rate <= 20) {
 80025fa:	79fb      	ldrb	r3, [r7, #7]
 80025fc:	2b14      	cmp	r3, #20
 80025fe:	d805      	bhi.n	800260c <mpu_lp_accel_mode+0xa8>
        tmp[1] = INV_LPA_20HZ;
 8002600:	2302      	movs	r3, #2
 8002602:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 8002604:	200a      	movs	r0, #10
 8002606:	f000 fb29 	bl	8002c5c <mpu_set_lpf>
 800260a:	e004      	b.n	8002616 <mpu_lp_accel_mode+0xb2>
    } else {
        tmp[1] = INV_LPA_40HZ;
 800260c:	2303      	movs	r3, #3
 800260e:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 8002610:	2014      	movs	r0, #20
 8002612:	f000 fb23 	bl	8002c5c <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 8002616:	7b7b      	ldrb	r3, [r7, #13]
 8002618:	019b      	lsls	r3, r3, #6
 800261a:	b25b      	sxtb	r3, r3
 800261c:	f043 0307 	orr.w	r3, r3, #7
 8002620:	b25b      	sxtb	r3, r3
 8002622:	b2db      	uxtb	r3, r3
 8002624:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8002626:	4b15      	ldr	r3, [pc, #84]	@ (800267c <mpu_lp_accel_mode+0x118>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	4619      	mov	r1, r3
 800262e:	4b13      	ldr	r3, [pc, #76]	@ (800267c <mpu_lp_accel_mode+0x118>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	7d5b      	ldrb	r3, [r3, #21]
 8002634:	461a      	mov	r2, r3
 8002636:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800263a:	9302      	str	r3, [sp, #8]
 800263c:	2302      	movs	r3, #2
 800263e:	9301      	str	r3, [sp, #4]
 8002640:	f107 030c 	add.w	r3, r7, #12
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	2301      	movs	r3, #1
 8002648:	480d      	ldr	r0, [pc, #52]	@ (8002680 <mpu_lp_accel_mode+0x11c>)
 800264a:	f004 fcb7 	bl	8006fbc <HAL_I2C_Mem_Write>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d002      	beq.n	800265a <mpu_lp_accel_mode+0xf6>
        return -1;
 8002654:	f04f 33ff 	mov.w	r3, #4294967295
 8002658:	e00c      	b.n	8002674 <mpu_lp_accel_mode+0x110>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 800265a:	4b08      	ldr	r3, [pc, #32]	@ (800267c <mpu_lp_accel_mode+0x118>)
 800265c:	2208      	movs	r2, #8
 800265e:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8002660:	4b06      	ldr	r3, [pc, #24]	@ (800267c <mpu_lp_accel_mode+0x118>)
 8002662:	2200      	movs	r2, #0
 8002664:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 8002666:	4b05      	ldr	r3, [pc, #20]	@ (800267c <mpu_lp_accel_mode+0x118>)
 8002668:	2201      	movs	r2, #1
 800266a:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 800266c:	2000      	movs	r0, #0
 800266e:	f000 fc5f 	bl	8002f30 <mpu_configure_fifo>

    return 0;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3710      	adds	r7, #16
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	2000000c 	.word	0x2000000c
 8002680:	200000c4 	.word	0x200000c4

08002684 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af04      	add	r7, sp, #16
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800268a:	4ba2      	ldr	r3, [pc, #648]	@ (8002914 <mpu_reset_fifo+0x290>)
 800268c:	7a9b      	ldrb	r3, [r3, #10]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d102      	bne.n	8002698 <mpu_reset_fifo+0x14>
        return -1;
 8002692:	f04f 33ff 	mov.w	r3, #4294967295
 8002696:	e15b      	b.n	8002950 <mpu_reset_fifo+0x2cc>

    data = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 800269c:	4b9d      	ldr	r3, [pc, #628]	@ (8002914 <mpu_reset_fifo+0x290>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	4619      	mov	r1, r3
 80026a4:	4b9b      	ldr	r3, [pc, #620]	@ (8002914 <mpu_reset_fifo+0x290>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	7c5b      	ldrb	r3, [r3, #17]
 80026aa:	461a      	mov	r2, r3
 80026ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026b0:	9302      	str	r3, [sp, #8]
 80026b2:	2301      	movs	r3, #1
 80026b4:	9301      	str	r3, [sp, #4]
 80026b6:	1dfb      	adds	r3, r7, #7
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	2301      	movs	r3, #1
 80026bc:	4896      	ldr	r0, [pc, #600]	@ (8002918 <mpu_reset_fifo+0x294>)
 80026be:	f004 fc7d 	bl	8006fbc <HAL_I2C_Mem_Write>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <mpu_reset_fifo+0x4a>
        return -1;
 80026c8:	f04f 33ff 	mov.w	r3, #4294967295
 80026cc:	e140      	b.n	8002950 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 80026ce:	4b91      	ldr	r3, [pc, #580]	@ (8002914 <mpu_reset_fifo+0x290>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	4619      	mov	r1, r3
 80026d6:	4b8f      	ldr	r3, [pc, #572]	@ (8002914 <mpu_reset_fifo+0x290>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	795b      	ldrb	r3, [r3, #5]
 80026dc:	461a      	mov	r2, r3
 80026de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026e2:	9302      	str	r3, [sp, #8]
 80026e4:	2301      	movs	r3, #1
 80026e6:	9301      	str	r3, [sp, #4]
 80026e8:	1dfb      	adds	r3, r7, #7
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	2301      	movs	r3, #1
 80026ee:	488a      	ldr	r0, [pc, #552]	@ (8002918 <mpu_reset_fifo+0x294>)
 80026f0:	f004 fc64 	bl	8006fbc <HAL_I2C_Mem_Write>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d002      	beq.n	8002700 <mpu_reset_fifo+0x7c>
        return -1;
 80026fa:	f04f 33ff 	mov.w	r3, #4294967295
 80026fe:	e127      	b.n	8002950 <mpu_reset_fifo+0x2cc>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002700:	4b84      	ldr	r3, [pc, #528]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	4619      	mov	r1, r3
 8002708:	4b82      	ldr	r3, [pc, #520]	@ (8002914 <mpu_reset_fifo+0x290>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	791b      	ldrb	r3, [r3, #4]
 800270e:	461a      	mov	r2, r3
 8002710:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002714:	9302      	str	r3, [sp, #8]
 8002716:	2301      	movs	r3, #1
 8002718:	9301      	str	r3, [sp, #4]
 800271a:	1dfb      	adds	r3, r7, #7
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	2301      	movs	r3, #1
 8002720:	487d      	ldr	r0, [pc, #500]	@ (8002918 <mpu_reset_fifo+0x294>)
 8002722:	f004 fc4b 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <mpu_reset_fifo+0xae>
        return -1;
 800272c:	f04f 33ff 	mov.w	r3, #4294967295
 8002730:	e10e      	b.n	8002950 <mpu_reset_fifo+0x2cc>

    if (st.chip_cfg.dmp_on) {
 8002732:	4b78      	ldr	r3, [pc, #480]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002734:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 8082 	beq.w	8002842 <mpu_reset_fifo+0x1be>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 800273e:	230c      	movs	r3, #12
 8002740:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002742:	4b74      	ldr	r3, [pc, #464]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	4619      	mov	r1, r3
 800274a:	4b72      	ldr	r3, [pc, #456]	@ (8002914 <mpu_reset_fifo+0x290>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	791b      	ldrb	r3, [r3, #4]
 8002750:	461a      	mov	r2, r3
 8002752:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002756:	9302      	str	r3, [sp, #8]
 8002758:	2301      	movs	r3, #1
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	1dfb      	adds	r3, r7, #7
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2301      	movs	r3, #1
 8002762:	486d      	ldr	r0, [pc, #436]	@ (8002918 <mpu_reset_fifo+0x294>)
 8002764:	f004 fc2a 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d002      	beq.n	8002774 <mpu_reset_fifo+0xf0>
            return -1;
 800276e:	f04f 33ff 	mov.w	r3, #4294967295
 8002772:	e0ed      	b.n	8002950 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 8002774:	2032      	movs	r0, #50	@ 0x32
 8002776:	f003 fe8d 	bl	8006494 <HAL_Delay>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 800277a:	23c0      	movs	r3, #192	@ 0xc0
 800277c:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 800277e:	4b65      	ldr	r3, [pc, #404]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002780:	7a9b      	ldrb	r3, [r3, #10]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d004      	beq.n	8002794 <mpu_reset_fifo+0x110>
            data |= BIT_AUX_IF_EN;
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	f043 0320 	orr.w	r3, r3, #32
 8002790:	b2db      	uxtb	r3, r3
 8002792:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002794:	4b5f      	ldr	r3, [pc, #380]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	4619      	mov	r1, r3
 800279c:	4b5d      	ldr	r3, [pc, #372]	@ (8002914 <mpu_reset_fifo+0x290>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	791b      	ldrb	r3, [r3, #4]
 80027a2:	461a      	mov	r2, r3
 80027a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027a8:	9302      	str	r3, [sp, #8]
 80027aa:	2301      	movs	r3, #1
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	1dfb      	adds	r3, r7, #7
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	2301      	movs	r3, #1
 80027b4:	4858      	ldr	r0, [pc, #352]	@ (8002918 <mpu_reset_fifo+0x294>)
 80027b6:	f004 fc01 	bl	8006fbc <HAL_I2C_Mem_Write>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d002      	beq.n	80027c6 <mpu_reset_fifo+0x142>
            return -1;
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
 80027c4:	e0c4      	b.n	8002950 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.int_enable)
 80027c6:	4b53      	ldr	r3, [pc, #332]	@ (8002914 <mpu_reset_fifo+0x290>)
 80027c8:	7c5b      	ldrb	r3, [r3, #17]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d002      	beq.n	80027d4 <mpu_reset_fifo+0x150>
            data = BIT_DMP_INT_EN;
 80027ce:	2302      	movs	r3, #2
 80027d0:	71fb      	strb	r3, [r7, #7]
 80027d2:	e001      	b.n	80027d8 <mpu_reset_fifo+0x154>
        else
            data = 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80027d8:	4b4e      	ldr	r3, [pc, #312]	@ (8002914 <mpu_reset_fifo+0x290>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	4619      	mov	r1, r3
 80027e0:	4b4c      	ldr	r3, [pc, #304]	@ (8002914 <mpu_reset_fifo+0x290>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	7c5b      	ldrb	r3, [r3, #17]
 80027e6:	461a      	mov	r2, r3
 80027e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027ec:	9302      	str	r3, [sp, #8]
 80027ee:	2301      	movs	r3, #1
 80027f0:	9301      	str	r3, [sp, #4]
 80027f2:	1dfb      	adds	r3, r7, #7
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	2301      	movs	r3, #1
 80027f8:	4847      	ldr	r0, [pc, #284]	@ (8002918 <mpu_reset_fifo+0x294>)
 80027fa:	f004 fbdf 	bl	8006fbc <HAL_I2C_Mem_Write>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d002      	beq.n	800280a <mpu_reset_fifo+0x186>
            return -1;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
 8002808:	e0a2      	b.n	8002950 <mpu_reset_fifo+0x2cc>
        data = 0;
 800280a:	2300      	movs	r3, #0
 800280c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 800280e:	4b41      	ldr	r3, [pc, #260]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	4619      	mov	r1, r3
 8002816:	4b3f      	ldr	r3, [pc, #252]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	795b      	ldrb	r3, [r3, #5]
 800281c:	461a      	mov	r2, r3
 800281e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002822:	9302      	str	r3, [sp, #8]
 8002824:	2301      	movs	r3, #1
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	1dfb      	adds	r3, r7, #7
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	2301      	movs	r3, #1
 800282e:	483a      	ldr	r0, [pc, #232]	@ (8002918 <mpu_reset_fifo+0x294>)
 8002830:	f004 fbc4 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 8089 	beq.w	800294e <mpu_reset_fifo+0x2ca>
            return -1;
 800283c:	f04f 33ff 	mov.w	r3, #4294967295
 8002840:	e086      	b.n	8002950 <mpu_reset_fifo+0x2cc>
    } else {
        data = BIT_FIFO_RST;
 8002842:	2304      	movs	r3, #4
 8002844:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002846:	4b33      	ldr	r3, [pc, #204]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	4619      	mov	r1, r3
 800284e:	4b31      	ldr	r3, [pc, #196]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	791b      	ldrb	r3, [r3, #4]
 8002854:	461a      	mov	r2, r3
 8002856:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800285a:	9302      	str	r3, [sp, #8]
 800285c:	2301      	movs	r3, #1
 800285e:	9301      	str	r3, [sp, #4]
 8002860:	1dfb      	adds	r3, r7, #7
 8002862:	9300      	str	r3, [sp, #0]
 8002864:	2301      	movs	r3, #1
 8002866:	482c      	ldr	r0, [pc, #176]	@ (8002918 <mpu_reset_fifo+0x294>)
 8002868:	f004 fba8 	bl	8006fbc <HAL_I2C_Mem_Write>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d002      	beq.n	8002878 <mpu_reset_fifo+0x1f4>
            return -1;
 8002872:	f04f 33ff 	mov.w	r3, #4294967295
 8002876:	e06b      	b.n	8002950 <mpu_reset_fifo+0x2cc>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8002878:	4b26      	ldr	r3, [pc, #152]	@ (8002914 <mpu_reset_fifo+0x290>)
 800287a:	7c9b      	ldrb	r3, [r3, #18]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d105      	bne.n	800288c <mpu_reset_fifo+0x208>
 8002880:	4b24      	ldr	r3, [pc, #144]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002882:	7a9b      	ldrb	r3, [r3, #10]
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d102      	bne.n	8002892 <mpu_reset_fifo+0x20e>
            data = BIT_FIFO_EN;
 800288c:	2340      	movs	r3, #64	@ 0x40
 800288e:	71fb      	strb	r3, [r7, #7]
 8002890:	e001      	b.n	8002896 <mpu_reset_fifo+0x212>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8002892:	2360      	movs	r3, #96	@ 0x60
 8002894:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8002896:	4b1f      	ldr	r3, [pc, #124]	@ (8002914 <mpu_reset_fifo+0x290>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	4619      	mov	r1, r3
 800289e:	4b1d      	ldr	r3, [pc, #116]	@ (8002914 <mpu_reset_fifo+0x290>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	791b      	ldrb	r3, [r3, #4]
 80028a4:	461a      	mov	r2, r3
 80028a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028aa:	9302      	str	r3, [sp, #8]
 80028ac:	2301      	movs	r3, #1
 80028ae:	9301      	str	r3, [sp, #4]
 80028b0:	1dfb      	adds	r3, r7, #7
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	2301      	movs	r3, #1
 80028b6:	4818      	ldr	r0, [pc, #96]	@ (8002918 <mpu_reset_fifo+0x294>)
 80028b8:	f004 fb80 	bl	8006fbc <HAL_I2C_Mem_Write>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d002      	beq.n	80028c8 <mpu_reset_fifo+0x244>
            return -1;
 80028c2:	f04f 33ff 	mov.w	r3, #4294967295
 80028c6:	e043      	b.n	8002950 <mpu_reset_fifo+0x2cc>
        delay_ms(50);
 80028c8:	2032      	movs	r0, #50	@ 0x32
 80028ca:	f003 fde3 	bl	8006494 <HAL_Delay>
        if (st.chip_cfg.int_enable)
 80028ce:	4b11      	ldr	r3, [pc, #68]	@ (8002914 <mpu_reset_fifo+0x290>)
 80028d0:	7c5b      	ldrb	r3, [r3, #17]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d002      	beq.n	80028dc <mpu_reset_fifo+0x258>
            data = BIT_DATA_RDY_EN;
 80028d6:	2301      	movs	r3, #1
 80028d8:	71fb      	strb	r3, [r7, #7]
 80028da:	e001      	b.n	80028e0 <mpu_reset_fifo+0x25c>
        else
            data = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 80028e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002914 <mpu_reset_fifo+0x290>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	4619      	mov	r1, r3
 80028e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002914 <mpu_reset_fifo+0x290>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	7c5b      	ldrb	r3, [r3, #17]
 80028ee:	461a      	mov	r2, r3
 80028f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028f4:	9302      	str	r3, [sp, #8]
 80028f6:	2301      	movs	r3, #1
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	1dfb      	adds	r3, r7, #7
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	2301      	movs	r3, #1
 8002900:	4805      	ldr	r0, [pc, #20]	@ (8002918 <mpu_reset_fifo+0x294>)
 8002902:	f004 fb5b 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d007      	beq.n	800291c <mpu_reset_fifo+0x298>
            return -1;
 800290c:	f04f 33ff 	mov.w	r3, #4294967295
 8002910:	e01e      	b.n	8002950 <mpu_reset_fifo+0x2cc>
 8002912:	bf00      	nop
 8002914:	2000000c 	.word	0x2000000c
 8002918:	200000c4 	.word	0x200000c4
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 800291c:	4b0e      	ldr	r3, [pc, #56]	@ (8002958 <mpu_reset_fifo+0x2d4>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	4619      	mov	r1, r3
 8002924:	4b0c      	ldr	r3, [pc, #48]	@ (8002958 <mpu_reset_fifo+0x2d4>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	795b      	ldrb	r3, [r3, #5]
 800292a:	461a      	mov	r2, r3
 800292c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002930:	9302      	str	r3, [sp, #8]
 8002932:	2301      	movs	r3, #1
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	4b09      	ldr	r3, [pc, #36]	@ (800295c <mpu_reset_fifo+0x2d8>)
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	2301      	movs	r3, #1
 800293c:	4808      	ldr	r0, [pc, #32]	@ (8002960 <mpu_reset_fifo+0x2dc>)
 800293e:	f004 fb3d 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d002      	beq.n	800294e <mpu_reset_fifo+0x2ca>
            return -1;
 8002948:	f04f 33ff 	mov.w	r3, #4294967295
 800294c:	e000      	b.n	8002950 <mpu_reset_fifo+0x2cc>
    }
    return 0;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	2000000c 	.word	0x2000000c
 800295c:	2000001c 	.word	0x2000001c
 8002960:	200000c4 	.word	0x200000c4

08002964 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 800296c:	4b16      	ldr	r3, [pc, #88]	@ (80029c8 <mpu_get_gyro_fsr+0x64>)
 800296e:	7a1b      	ldrb	r3, [r3, #8]
 8002970:	2b03      	cmp	r3, #3
 8002972:	d81e      	bhi.n	80029b2 <mpu_get_gyro_fsr+0x4e>
 8002974:	a201      	add	r2, pc, #4	@ (adr r2, 800297c <mpu_get_gyro_fsr+0x18>)
 8002976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800297a:	bf00      	nop
 800297c:	0800298d 	.word	0x0800298d
 8002980:	08002995 	.word	0x08002995
 8002984:	0800299f 	.word	0x0800299f
 8002988:	080029a9 	.word	0x080029a9
    case INV_FSR_250DPS:
        fsr[0] = 250;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	22fa      	movs	r2, #250	@ 0xfa
 8002990:	801a      	strh	r2, [r3, #0]
        break;
 8002992:	e012      	b.n	80029ba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800299a:	801a      	strh	r2, [r3, #0]
        break;
 800299c:	e00d      	b.n	80029ba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80029a4:	801a      	strh	r2, [r3, #0]
        break;
 80029a6:	e008      	b.n	80029ba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80029ae:	801a      	strh	r2, [r3, #0]
        break;
 80029b0:	e003      	b.n	80029ba <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	801a      	strh	r2, [r3, #0]
        break;
 80029b8:	bf00      	nop
    }
    return 0;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	2000000c 	.word	0x2000000c

080029cc <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af04      	add	r7, sp, #16
 80029d2:	4603      	mov	r3, r0
 80029d4:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 80029d6:	4b2b      	ldr	r3, [pc, #172]	@ (8002a84 <mpu_set_gyro_fsr+0xb8>)
 80029d8:	7a9b      	ldrb	r3, [r3, #10]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d102      	bne.n	80029e4 <mpu_set_gyro_fsr+0x18>
        return -1;
 80029de:	f04f 33ff 	mov.w	r3, #4294967295
 80029e2:	e04a      	b.n	8002a7a <mpu_set_gyro_fsr+0xae>

    switch (fsr) {
 80029e4:	88fb      	ldrh	r3, [r7, #6]
 80029e6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80029ea:	d017      	beq.n	8002a1c <mpu_set_gyro_fsr+0x50>
 80029ec:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80029f0:	dc17      	bgt.n	8002a22 <mpu_set_gyro_fsr+0x56>
 80029f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029f6:	d00e      	beq.n	8002a16 <mpu_set_gyro_fsr+0x4a>
 80029f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029fc:	dc11      	bgt.n	8002a22 <mpu_set_gyro_fsr+0x56>
 80029fe:	2bfa      	cmp	r3, #250	@ 0xfa
 8002a00:	d003      	beq.n	8002a0a <mpu_set_gyro_fsr+0x3e>
 8002a02:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a06:	d003      	beq.n	8002a10 <mpu_set_gyro_fsr+0x44>
 8002a08:	e00b      	b.n	8002a22 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	73fb      	strb	r3, [r7, #15]
        break;
 8002a0e:	e00b      	b.n	8002a28 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8002a10:	2308      	movs	r3, #8
 8002a12:	73fb      	strb	r3, [r7, #15]
        break;
 8002a14:	e008      	b.n	8002a28 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8002a16:	2310      	movs	r3, #16
 8002a18:	73fb      	strb	r3, [r7, #15]
        break;
 8002a1a:	e005      	b.n	8002a28 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8002a1c:	2318      	movs	r3, #24
 8002a1e:	73fb      	strb	r3, [r7, #15]
        break;
 8002a20:	e002      	b.n	8002a28 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8002a22:	f04f 33ff 	mov.w	r3, #4294967295
 8002a26:	e028      	b.n	8002a7a <mpu_set_gyro_fsr+0xae>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8002a28:	4b16      	ldr	r3, [pc, #88]	@ (8002a84 <mpu_set_gyro_fsr+0xb8>)
 8002a2a:	7a1a      	ldrb	r2, [r3, #8]
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
 8002a2e:	08db      	lsrs	r3, r3, #3
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d101      	bne.n	8002a3a <mpu_set_gyro_fsr+0x6e>
        return 0;
 8002a36:	2300      	movs	r3, #0
 8002a38:	e01f      	b.n	8002a7a <mpu_set_gyro_fsr+0xae>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8002a3a:	4b12      	ldr	r3, [pc, #72]	@ (8002a84 <mpu_set_gyro_fsr+0xb8>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	4619      	mov	r1, r3
 8002a42:	4b10      	ldr	r3, [pc, #64]	@ (8002a84 <mpu_set_gyro_fsr+0xb8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	799b      	ldrb	r3, [r3, #6]
 8002a48:	461a      	mov	r2, r3
 8002a4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a4e:	9302      	str	r3, [sp, #8]
 8002a50:	2301      	movs	r3, #1
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	f107 030f 	add.w	r3, r7, #15
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	480a      	ldr	r0, [pc, #40]	@ (8002a88 <mpu_set_gyro_fsr+0xbc>)
 8002a5e:	f004 faad 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <mpu_set_gyro_fsr+0xa2>
        return -1;
 8002a68:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6c:	e005      	b.n	8002a7a <mpu_set_gyro_fsr+0xae>
    st.chip_cfg.gyro_fsr = data >> 3;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	08db      	lsrs	r3, r3, #3
 8002a72:	b2da      	uxtb	r2, r3
 8002a74:	4b03      	ldr	r3, [pc, #12]	@ (8002a84 <mpu_set_gyro_fsr+0xb8>)
 8002a76:	721a      	strb	r2, [r3, #8]
    return 0;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	2000000c 	.word	0x2000000c
 8002a88:	200000c4 	.word	0x200000c4

08002a8c <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <mpu_get_accel_fsr+0x70>)
 8002a96:	7a5b      	ldrb	r3, [r3, #9]
 8002a98:	2b03      	cmp	r3, #3
 8002a9a:	d81b      	bhi.n	8002ad4 <mpu_get_accel_fsr+0x48>
 8002a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa4 <mpu_get_accel_fsr+0x18>)
 8002a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa2:	bf00      	nop
 8002aa4:	08002ab5 	.word	0x08002ab5
 8002aa8:	08002abd 	.word	0x08002abd
 8002aac:	08002ac5 	.word	0x08002ac5
 8002ab0:	08002acd 	.word	0x08002acd
    case INV_FSR_2G:
        fsr[0] = 2;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	701a      	strb	r2, [r3, #0]
        break;
 8002aba:	e00e      	b.n	8002ada <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2204      	movs	r2, #4
 8002ac0:	701a      	strb	r2, [r3, #0]
        break;
 8002ac2:	e00a      	b.n	8002ada <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	701a      	strb	r2, [r3, #0]
        break;
 8002aca:	e006      	b.n	8002ada <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2210      	movs	r2, #16
 8002ad0:	701a      	strb	r2, [r3, #0]
        break;
 8002ad2:	e002      	b.n	8002ada <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8002ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad8:	e00a      	b.n	8002af0 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8002ada:	4b08      	ldr	r3, [pc, #32]	@ (8002afc <mpu_get_accel_fsr+0x70>)
 8002adc:	7cdb      	ldrb	r3, [r3, #19]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d005      	beq.n	8002aee <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	b2da      	uxtb	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	701a      	strb	r2, [r3, #0]
    return 0;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	2000000c 	.word	0x2000000c

08002b00 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b088      	sub	sp, #32
 8002b04:	af04      	add	r7, sp, #16
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002b0a:	4b34      	ldr	r3, [pc, #208]	@ (8002bdc <mpu_set_accel_fsr+0xdc>)
 8002b0c:	7a9b      	ldrb	r3, [r3, #10]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d102      	bne.n	8002b18 <mpu_set_accel_fsr+0x18>
        return -1;
 8002b12:	f04f 33ff 	mov.w	r3, #4294967295
 8002b16:	e05d      	b.n	8002bd4 <mpu_set_accel_fsr+0xd4>

    switch (fsr) {
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	3b02      	subs	r3, #2
 8002b1c:	2b0e      	cmp	r3, #14
 8002b1e:	d82d      	bhi.n	8002b7c <mpu_set_accel_fsr+0x7c>
 8002b20:	a201      	add	r2, pc, #4	@ (adr r2, 8002b28 <mpu_set_accel_fsr+0x28>)
 8002b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b26:	bf00      	nop
 8002b28:	08002b65 	.word	0x08002b65
 8002b2c:	08002b7d 	.word	0x08002b7d
 8002b30:	08002b6b 	.word	0x08002b6b
 8002b34:	08002b7d 	.word	0x08002b7d
 8002b38:	08002b7d 	.word	0x08002b7d
 8002b3c:	08002b7d 	.word	0x08002b7d
 8002b40:	08002b71 	.word	0x08002b71
 8002b44:	08002b7d 	.word	0x08002b7d
 8002b48:	08002b7d 	.word	0x08002b7d
 8002b4c:	08002b7d 	.word	0x08002b7d
 8002b50:	08002b7d 	.word	0x08002b7d
 8002b54:	08002b7d 	.word	0x08002b7d
 8002b58:	08002b7d 	.word	0x08002b7d
 8002b5c:	08002b7d 	.word	0x08002b7d
 8002b60:	08002b77 	.word	0x08002b77
    case 2:
        data = INV_FSR_2G << 3;
 8002b64:	2300      	movs	r3, #0
 8002b66:	73fb      	strb	r3, [r7, #15]
        break;
 8002b68:	e00b      	b.n	8002b82 <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8002b6a:	2308      	movs	r3, #8
 8002b6c:	73fb      	strb	r3, [r7, #15]
        break;
 8002b6e:	e008      	b.n	8002b82 <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8002b70:	2310      	movs	r3, #16
 8002b72:	73fb      	strb	r3, [r7, #15]
        break;
 8002b74:	e005      	b.n	8002b82 <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8002b76:	2318      	movs	r3, #24
 8002b78:	73fb      	strb	r3, [r7, #15]
        break;
 8002b7a:	e002      	b.n	8002b82 <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8002b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b80:	e028      	b.n	8002bd4 <mpu_set_accel_fsr+0xd4>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8002b82:	4b16      	ldr	r3, [pc, #88]	@ (8002bdc <mpu_set_accel_fsr+0xdc>)
 8002b84:	7a5a      	ldrb	r2, [r3, #9]
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
 8002b88:	08db      	lsrs	r3, r3, #3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d101      	bne.n	8002b94 <mpu_set_accel_fsr+0x94>
        return 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	e01f      	b.n	8002bd4 <mpu_set_accel_fsr+0xd4>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8002b94:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <mpu_set_accel_fsr+0xdc>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002bdc <mpu_set_accel_fsr+0xdc>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	79db      	ldrb	r3, [r3, #7]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ba8:	9302      	str	r3, [sp, #8]
 8002baa:	2301      	movs	r3, #1
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	f107 030f 	add.w	r3, r7, #15
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	480a      	ldr	r0, [pc, #40]	@ (8002be0 <mpu_set_accel_fsr+0xe0>)
 8002bb8:	f004 fa00 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d002      	beq.n	8002bc8 <mpu_set_accel_fsr+0xc8>
        return -1;
 8002bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc6:	e005      	b.n	8002bd4 <mpu_set_accel_fsr+0xd4>
    st.chip_cfg.accel_fsr = data >> 3;
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
 8002bca:	08db      	lsrs	r3, r3, #3
 8002bcc:	b2da      	uxtb	r2, r3
 8002bce:	4b03      	ldr	r3, [pc, #12]	@ (8002bdc <mpu_set_accel_fsr+0xdc>)
 8002bd0:	725a      	strb	r2, [r3, #9]
    return 0;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3710      	adds	r7, #16
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	2000000c 	.word	0x2000000c
 8002be0:	200000c4 	.word	0x200000c4

08002be4 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8002bec:	4b1a      	ldr	r3, [pc, #104]	@ (8002c58 <mpu_get_lpf+0x74>)
 8002bee:	7adb      	ldrb	r3, [r3, #11]
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	2b05      	cmp	r3, #5
 8002bf4:	d826      	bhi.n	8002c44 <mpu_get_lpf+0x60>
 8002bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8002bfc <mpu_get_lpf+0x18>)
 8002bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfc:	08002c15 	.word	0x08002c15
 8002c00:	08002c1d 	.word	0x08002c1d
 8002c04:	08002c25 	.word	0x08002c25
 8002c08:	08002c2d 	.word	0x08002c2d
 8002c0c:	08002c35 	.word	0x08002c35
 8002c10:	08002c3d 	.word	0x08002c3d
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	22bc      	movs	r2, #188	@ 0xbc
 8002c18:	801a      	strh	r2, [r3, #0]
        break;
 8002c1a:	e017      	b.n	8002c4c <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2262      	movs	r2, #98	@ 0x62
 8002c20:	801a      	strh	r2, [r3, #0]
        break;
 8002c22:	e013      	b.n	8002c4c <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	222a      	movs	r2, #42	@ 0x2a
 8002c28:	801a      	strh	r2, [r3, #0]
        break;
 8002c2a:	e00f      	b.n	8002c4c <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2214      	movs	r2, #20
 8002c30:	801a      	strh	r2, [r3, #0]
        break;
 8002c32:	e00b      	b.n	8002c4c <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	220a      	movs	r2, #10
 8002c38:	801a      	strh	r2, [r3, #0]
        break;
 8002c3a:	e007      	b.n	8002c4c <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2205      	movs	r2, #5
 8002c40:	801a      	strh	r2, [r3, #0]
        break;
 8002c42:	e003      	b.n	8002c4c <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	801a      	strh	r2, [r3, #0]
        break;
 8002c4a:	bf00      	nop
    }
    return 0;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr
 8002c58:	2000000c 	.word	0x2000000c

08002c5c <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b088      	sub	sp, #32
 8002c60:	af04      	add	r7, sp, #16
 8002c62:	4603      	mov	r3, r0
 8002c64:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002c66:	4b28      	ldr	r3, [pc, #160]	@ (8002d08 <mpu_set_lpf+0xac>)
 8002c68:	7a9b      	ldrb	r3, [r3, #10]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d102      	bne.n	8002c74 <mpu_set_lpf+0x18>
        return -1;
 8002c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c72:	e044      	b.n	8002cfe <mpu_set_lpf+0xa2>

    if (lpf >= 188)
 8002c74:	88fb      	ldrh	r3, [r7, #6]
 8002c76:	2bbb      	cmp	r3, #187	@ 0xbb
 8002c78:	d902      	bls.n	8002c80 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	73fb      	strb	r3, [r7, #15]
 8002c7e:	e019      	b.n	8002cb4 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	2b61      	cmp	r3, #97	@ 0x61
 8002c84:	d902      	bls.n	8002c8c <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8002c86:	2302      	movs	r3, #2
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	e013      	b.n	8002cb4 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8002c8c:	88fb      	ldrh	r3, [r7, #6]
 8002c8e:	2b29      	cmp	r3, #41	@ 0x29
 8002c90:	d902      	bls.n	8002c98 <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8002c92:	2303      	movs	r3, #3
 8002c94:	73fb      	strb	r3, [r7, #15]
 8002c96:	e00d      	b.n	8002cb4 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8002c98:	88fb      	ldrh	r3, [r7, #6]
 8002c9a:	2b13      	cmp	r3, #19
 8002c9c:	d902      	bls.n	8002ca4 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8002c9e:	2304      	movs	r3, #4
 8002ca0:	73fb      	strb	r3, [r7, #15]
 8002ca2:	e007      	b.n	8002cb4 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8002ca4:	88fb      	ldrh	r3, [r7, #6]
 8002ca6:	2b09      	cmp	r3, #9
 8002ca8:	d902      	bls.n	8002cb0 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8002caa:	2305      	movs	r3, #5
 8002cac:	73fb      	strb	r3, [r7, #15]
 8002cae:	e001      	b.n	8002cb4 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8002cb0:	2306      	movs	r3, #6
 8002cb2:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8002cb4:	4b14      	ldr	r3, [pc, #80]	@ (8002d08 <mpu_set_lpf+0xac>)
 8002cb6:	7ada      	ldrb	r2, [r3, #11]
 8002cb8:	7bfb      	ldrb	r3, [r7, #15]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d101      	bne.n	8002cc2 <mpu_set_lpf+0x66>
        return 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	e01d      	b.n	8002cfe <mpu_set_lpf+0xa2>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8002cc2:	4b11      	ldr	r3, [pc, #68]	@ (8002d08 <mpu_set_lpf+0xac>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <mpu_set_lpf+0xac>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	789b      	ldrb	r3, [r3, #2]
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cd6:	9302      	str	r3, [sp, #8]
 8002cd8:	2301      	movs	r3, #1
 8002cda:	9301      	str	r3, [sp, #4]
 8002cdc:	f107 030f 	add.w	r3, r7, #15
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	4809      	ldr	r0, [pc, #36]	@ (8002d0c <mpu_set_lpf+0xb0>)
 8002ce6:	f004 f969 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <mpu_set_lpf+0x9a>
        return -1;
 8002cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf4:	e003      	b.n	8002cfe <mpu_set_lpf+0xa2>
    st.chip_cfg.lpf = data;
 8002cf6:	7bfa      	ldrb	r2, [r7, #15]
 8002cf8:	4b03      	ldr	r3, [pc, #12]	@ (8002d08 <mpu_set_lpf+0xac>)
 8002cfa:	72da      	strb	r2, [r3, #11]
    return 0;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	2000000c 	.word	0x2000000c
 8002d0c:	200000c4 	.word	0x200000c4

08002d10 <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8002d18:	4b08      	ldr	r3, [pc, #32]	@ (8002d3c <mpu_get_sample_rate+0x2c>)
 8002d1a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d002      	beq.n	8002d28 <mpu_get_sample_rate+0x18>
        return -1;
 8002d22:	f04f 33ff 	mov.w	r3, #4294967295
 8002d26:	e004      	b.n	8002d32 <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8002d28:	4b04      	ldr	r3, [pc, #16]	@ (8002d3c <mpu_get_sample_rate+0x2c>)
 8002d2a:	89da      	ldrh	r2, [r3, #14]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	801a      	strh	r2, [r3, #0]
    return 0;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr
 8002d3c:	2000000c 	.word	0x2000000c

08002d40 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af04      	add	r7, sp, #16
 8002d46:	4603      	mov	r3, r0
 8002d48:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8002d4a:	4b34      	ldr	r3, [pc, #208]	@ (8002e1c <mpu_set_sample_rate+0xdc>)
 8002d4c:	7a9b      	ldrb	r3, [r3, #10]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d102      	bne.n	8002d58 <mpu_set_sample_rate+0x18>
        return -1;
 8002d52:	f04f 33ff 	mov.w	r3, #4294967295
 8002d56:	e05c      	b.n	8002e12 <mpu_set_sample_rate+0xd2>

    if (st.chip_cfg.dmp_on)
 8002d58:	4b30      	ldr	r3, [pc, #192]	@ (8002e1c <mpu_set_sample_rate+0xdc>)
 8002d5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d002      	beq.n	8002d68 <mpu_set_sample_rate+0x28>
        return -1;
 8002d62:	f04f 33ff 	mov.w	r3, #4294967295
 8002d66:	e054      	b.n	8002e12 <mpu_set_sample_rate+0xd2>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8002d68:	4b2c      	ldr	r3, [pc, #176]	@ (8002e1c <mpu_set_sample_rate+0xdc>)
 8002d6a:	7d1b      	ldrb	r3, [r3, #20]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00f      	beq.n	8002d90 <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d009      	beq.n	8002d8a <mpu_set_sample_rate+0x4a>
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	2b28      	cmp	r3, #40	@ 0x28
 8002d7a:	d806      	bhi.n	8002d8a <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8002d7c:	88fb      	ldrh	r3, [r7, #6]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff fbef 	bl	8002564 <mpu_lp_accel_mode>
                return 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	e043      	b.n	8002e12 <mpu_set_sample_rate+0xd2>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f7ff fbea 	bl	8002564 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	2b03      	cmp	r3, #3
 8002d94:	d802      	bhi.n	8002d9c <mpu_set_sample_rate+0x5c>
            rate = 4;
 8002d96:	2304      	movs	r3, #4
 8002d98:	80fb      	strh	r3, [r7, #6]
 8002d9a:	e006      	b.n	8002daa <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8002d9c:	88fb      	ldrh	r3, [r7, #6]
 8002d9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002da2:	d902      	bls.n	8002daa <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8002da4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002da8:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8002daa:	88fb      	ldrh	r3, [r7, #6]
 8002dac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002db0:	fb92 f3f3 	sdiv	r3, r2, r3
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	3b01      	subs	r3, #1
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8002dbc:	4b17      	ldr	r3, [pc, #92]	@ (8002e1c <mpu_set_sample_rate+0xdc>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4b15      	ldr	r3, [pc, #84]	@ (8002e1c <mpu_set_sample_rate+0xdc>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	785b      	ldrb	r3, [r3, #1]
 8002dca:	461a      	mov	r2, r3
 8002dcc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dd0:	9302      	str	r3, [sp, #8]
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	f107 030f 	add.w	r3, r7, #15
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	2301      	movs	r3, #1
 8002dde:	4810      	ldr	r0, [pc, #64]	@ (8002e20 <mpu_set_sample_rate+0xe0>)
 8002de0:	f004 f8ec 	bl	8006fbc <HAL_I2C_Mem_Write>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <mpu_set_sample_rate+0xb0>
            return -1;
 8002dea:	f04f 33ff 	mov.w	r3, #4294967295
 8002dee:	e010      	b.n	8002e12 <mpu_set_sample_rate+0xd2>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
 8002df2:	3301      	adds	r3, #1
 8002df4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002df8:	fb92 f3f3 	sdiv	r3, r2, r3
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	4b07      	ldr	r3, [pc, #28]	@ (8002e1c <mpu_set_sample_rate+0xdc>)
 8002e00:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8002e02:	4b06      	ldr	r3, [pc, #24]	@ (8002e1c <mpu_set_sample_rate+0xdc>)
 8002e04:	89db      	ldrh	r3, [r3, #14]
 8002e06:	085b      	lsrs	r3, r3, #1
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff ff26 	bl	8002c5c <mpu_set_lpf>
        return 0;
 8002e10:	2300      	movs	r3, #0
    }
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	2000000c 	.word	0x2000000c
 8002e20:	200000c4 	.word	0x200000c4

08002e24 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8002e2c:	4b14      	ldr	r3, [pc, #80]	@ (8002e80 <mpu_get_gyro_sens+0x5c>)
 8002e2e:	7a1b      	ldrb	r3, [r3, #8]
 8002e30:	2b03      	cmp	r3, #3
 8002e32:	d81b      	bhi.n	8002e6c <mpu_get_gyro_sens+0x48>
 8002e34:	a201      	add	r2, pc, #4	@ (adr r2, 8002e3c <mpu_get_gyro_sens+0x18>)
 8002e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e3a:	bf00      	nop
 8002e3c:	08002e4d 	.word	0x08002e4d
 8002e40:	08002e55 	.word	0x08002e55
 8002e44:	08002e5d 	.word	0x08002e5d
 8002e48:	08002e65 	.word	0x08002e65
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002e84 <mpu_get_gyro_sens+0x60>)
 8002e50:	601a      	str	r2, [r3, #0]
        break;
 8002e52:	e00e      	b.n	8002e72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a0c      	ldr	r2, [pc, #48]	@ (8002e88 <mpu_get_gyro_sens+0x64>)
 8002e58:	601a      	str	r2, [r3, #0]
        break;
 8002e5a:	e00a      	b.n	8002e72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a0b      	ldr	r2, [pc, #44]	@ (8002e8c <mpu_get_gyro_sens+0x68>)
 8002e60:	601a      	str	r2, [r3, #0]
        break;
 8002e62:	e006      	b.n	8002e72 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <mpu_get_gyro_sens+0x6c>)
 8002e68:	601a      	str	r2, [r3, #0]
        break;
 8002e6a:	e002      	b.n	8002e72 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8002e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e70:	e000      	b.n	8002e74 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bc80      	pop	{r7}
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	2000000c 	.word	0x2000000c
 8002e84:	43030000 	.word	0x43030000
 8002e88:	42830000 	.word	0x42830000
 8002e8c:	42033333 	.word	0x42033333
 8002e90:	41833333 	.word	0x41833333

08002e94 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8002e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002f0c <mpu_get_accel_sens+0x78>)
 8002e9e:	7a5b      	ldrb	r3, [r3, #9]
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d81f      	bhi.n	8002ee4 <mpu_get_accel_sens+0x50>
 8002ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8002eac <mpu_get_accel_sens+0x18>)
 8002ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eaa:	bf00      	nop
 8002eac:	08002ebd 	.word	0x08002ebd
 8002eb0:	08002ec7 	.word	0x08002ec7
 8002eb4:	08002ed1 	.word	0x08002ed1
 8002eb8:	08002edb 	.word	0x08002edb
    case INV_FSR_2G:
        sens[0] = 16384;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ec2:	801a      	strh	r2, [r3, #0]
        break;
 8002ec4:	e011      	b.n	8002eea <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8002ecc:	801a      	strh	r2, [r3, #0]
        break;
 8002ece:	e00c      	b.n	8002eea <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002ed6:	801a      	strh	r2, [r3, #0]
        break;
 8002ed8:	e007      	b.n	8002eea <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002ee0:	801a      	strh	r2, [r3, #0]
        break;
 8002ee2:	e002      	b.n	8002eea <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8002ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ee8:	e00a      	b.n	8002f00 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 8002eea:	4b08      	ldr	r3, [pc, #32]	@ (8002f0c <mpu_get_accel_sens+0x78>)
 8002eec:	7cdb      	ldrb	r3, [r3, #19]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	085b      	lsrs	r3, r3, #1
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	801a      	strh	r2, [r3, #0]
    return 0;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bc80      	pop	{r7}
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	2000000c 	.word	0x2000000c

08002f10 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 8002f18:	4b04      	ldr	r3, [pc, #16]	@ (8002f2c <mpu_get_fifo_config+0x1c>)
 8002f1a:	7c1a      	ldrb	r2, [r3, #16]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	701a      	strb	r2, [r3, #0]
    return 0;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr
 8002f2c:	2000000c 	.word	0x2000000c

08002f30 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	f023 0301 	bic.w	r3, r3, #1
 8002f44:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 8002f46:	4b22      	ldr	r3, [pc, #136]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002f48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <mpu_configure_fifo+0x24>
        return 0;
 8002f50:	2300      	movs	r3, #0
 8002f52:	e038      	b.n	8002fc6 <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8002f54:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002f56:	7a9b      	ldrb	r3, [r3, #10]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d102      	bne.n	8002f62 <mpu_configure_fifo+0x32>
            return -1;
 8002f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f60:	e031      	b.n	8002fc6 <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8002f62:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002f64:	7c1b      	ldrb	r3, [r3, #16]
 8002f66:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 8002f68:	4b19      	ldr	r3, [pc, #100]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002f6a:	7a9a      	ldrb	r2, [r3, #10]
 8002f6c:	79fb      	ldrb	r3, [r7, #7]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	4b17      	ldr	r3, [pc, #92]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002f74:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 8002f76:	4b16      	ldr	r3, [pc, #88]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002f78:	7c1b      	ldrb	r3, [r3, #16]
 8002f7a:	79fa      	ldrb	r2, [r7, #7]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	d003      	beq.n	8002f88 <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	60fb      	str	r3, [r7, #12]
 8002f86:	e001      	b.n	8002f8c <mpu_configure_fifo+0x5c>
        else
            result = 0;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8002f8c:	79fb      	ldrb	r3, [r7, #7]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d103      	bne.n	8002f9a <mpu_configure_fifo+0x6a>
 8002f92:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002f94:	7d1b      	ldrb	r3, [r3, #20]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f7ff f946 	bl	800222c <set_int_enable>
 8002fa0:	e002      	b.n	8002fa8 <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8002fa2:	2000      	movs	r0, #0
 8002fa4:	f7ff f942 	bl	800222c <set_int_enable>
        if (sensors) {
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00a      	beq.n	8002fc4 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8002fae:	f7ff fb69 	bl	8002684 <mpu_reset_fifo>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 8002fb8:	4a05      	ldr	r2, [pc, #20]	@ (8002fd0 <mpu_configure_fifo+0xa0>)
 8002fba:	7afb      	ldrb	r3, [r7, #11]
 8002fbc:	7413      	strb	r3, [r2, #16]
                return -1;
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc2:	e000      	b.n	8002fc6 <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	2000000c 	.word	0x2000000c

08002fd4 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b088      	sub	sp, #32
 8002fd8:	af04      	add	r7, sp, #16
 8002fda:	4603      	mov	r3, r0
 8002fdc:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	73fb      	strb	r3, [r7, #15]
 8002fec:	e007      	b.n	8002ffe <mpu_set_sensors+0x2a>
    else if (sensors)
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d002      	beq.n	8002ffa <mpu_set_sensors+0x26>
        data = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	73fb      	strb	r3, [r7, #15]
 8002ff8:	e001      	b.n	8002ffe <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 8002ffa:	2340      	movs	r3, #64	@ 0x40
 8002ffc:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8002ffe:	4b40      	ldr	r3, [pc, #256]	@ (8003100 <mpu_set_sensors+0x12c>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	4619      	mov	r1, r3
 8003006:	4b3e      	ldr	r3, [pc, #248]	@ (8003100 <mpu_set_sensors+0x12c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	7d5b      	ldrb	r3, [r3, #21]
 800300c:	461a      	mov	r2, r3
 800300e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003012:	9302      	str	r3, [sp, #8]
 8003014:	2301      	movs	r3, #1
 8003016:	9301      	str	r3, [sp, #4]
 8003018:	f107 030f 	add.w	r3, r7, #15
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	2301      	movs	r3, #1
 8003020:	4838      	ldr	r0, [pc, #224]	@ (8003104 <mpu_set_sensors+0x130>)
 8003022:	f003 ffcb 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d005      	beq.n	8003038 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
 800302c:	4b34      	ldr	r3, [pc, #208]	@ (8003100 <mpu_set_sensors+0x12c>)
 800302e:	2200      	movs	r2, #0
 8003030:	729a      	strb	r2, [r3, #10]
        return -1;
 8003032:	f04f 33ff 	mov.w	r3, #4294967295
 8003036:	e05f      	b.n	80030f8 <mpu_set_sensors+0x124>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800303e:	b2da      	uxtb	r2, r3
 8003040:	4b2f      	ldr	r3, [pc, #188]	@ (8003100 <mpu_set_sensors+0x12c>)
 8003042:	731a      	strb	r2, [r3, #12]

    data = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 8003048:	79fb      	ldrb	r3, [r7, #7]
 800304a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800304e:	2b00      	cmp	r3, #0
 8003050:	d104      	bne.n	800305c <mpu_set_sensors+0x88>
        data |= BIT_STBY_XG;
 8003052:	7bfb      	ldrb	r3, [r7, #15]
 8003054:	f043 0304 	orr.w	r3, r3, #4
 8003058:	b2db      	uxtb	r3, r3
 800305a:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	f003 0320 	and.w	r3, r3, #32
 8003062:	2b00      	cmp	r3, #0
 8003064:	d104      	bne.n	8003070 <mpu_set_sensors+0x9c>
        data |= BIT_STBY_YG;
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	f043 0302 	orr.w	r3, r3, #2
 800306c:	b2db      	uxtb	r3, r3
 800306e:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	f003 0310 	and.w	r3, r3, #16
 8003076:	2b00      	cmp	r3, #0
 8003078:	d104      	bne.n	8003084 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_ZG;
 800307a:	7bfb      	ldrb	r3, [r7, #15]
 800307c:	f043 0301 	orr.w	r3, r3, #1
 8003080:	b2db      	uxtb	r3, r3
 8003082:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	2b00      	cmp	r3, #0
 800308c:	d104      	bne.n	8003098 <mpu_set_sensors+0xc4>
        data |= BIT_STBY_XYZA;
 800308e:	7bfb      	ldrb	r3, [r7, #15]
 8003090:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8003094:	b2db      	uxtb	r3, r3
 8003096:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 8003098:	4b19      	ldr	r3, [pc, #100]	@ (8003100 <mpu_set_sensors+0x12c>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	4619      	mov	r1, r3
 80030a0:	4b17      	ldr	r3, [pc, #92]	@ (8003100 <mpu_set_sensors+0x12c>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	7d9b      	ldrb	r3, [r3, #22]
 80030a6:	461a      	mov	r2, r3
 80030a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030ac:	9302      	str	r3, [sp, #8]
 80030ae:	2301      	movs	r3, #1
 80030b0:	9301      	str	r3, [sp, #4]
 80030b2:	f107 030f 	add.w	r3, r7, #15
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	2301      	movs	r3, #1
 80030ba:	4812      	ldr	r0, [pc, #72]	@ (8003104 <mpu_set_sensors+0x130>)
 80030bc:	f003 ff7e 	bl	8006fbc <HAL_I2C_Mem_Write>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d005      	beq.n	80030d2 <mpu_set_sensors+0xfe>
        st.chip_cfg.sensors = 0;
 80030c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003100 <mpu_set_sensors+0x12c>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	729a      	strb	r2, [r3, #10]
        return -1;
 80030cc:	f04f 33ff 	mov.w	r3, #4294967295
 80030d0:	e012      	b.n	80030f8 <mpu_set_sensors+0x124>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <mpu_set_sensors+0x110>
 80030d8:	79fb      	ldrb	r3, [r7, #7]
 80030da:	2b08      	cmp	r3, #8
 80030dc:	d002      	beq.n	80030e4 <mpu_set_sensors+0x110>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 80030de:	2000      	movs	r0, #0
 80030e0:	f000 f9aa 	bl	8003438 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 80030e4:	4a06      	ldr	r2, [pc, #24]	@ (8003100 <mpu_set_sensors+0x12c>)
 80030e6:	79fb      	ldrb	r3, [r7, #7]
 80030e8:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 80030ea:	4b05      	ldr	r3, [pc, #20]	@ (8003100 <mpu_set_sensors+0x12c>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80030f0:	2032      	movs	r0, #50	@ 0x32
 80030f2:	f003 f9cf 	bl	8006494 <HAL_Delay>
    return 0;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	2000000c 	.word	0x2000000c
 8003104:	200000c4 	.word	0x200000c4

08003108 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b08a      	sub	sp, #40	@ 0x28
 800310c:	af04      	add	r7, sp, #16
 800310e:	4603      	mov	r3, r0
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
 8003114:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8003116:	4b47      	ldr	r3, [pc, #284]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 8003118:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800311c:	2b00      	cmp	r3, #0
 800311e:	d102      	bne.n	8003126 <mpu_read_fifo_stream+0x1e>
        return -1;
 8003120:	f04f 33ff 	mov.w	r3, #4294967295
 8003124:	e082      	b.n	800322c <mpu_read_fifo_stream+0x124>
    if (!st.chip_cfg.sensors)
 8003126:	4b43      	ldr	r3, [pc, #268]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 8003128:	7a9b      	ldrb	r3, [r3, #10]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d102      	bne.n	8003134 <mpu_read_fifo_stream+0x2c>
        return -1;
 800312e:	f04f 33ff 	mov.w	r3, #4294967295
 8003132:	e07b      	b.n	800322c <mpu_read_fifo_stream+0x124>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8003134:	4b3f      	ldr	r3, [pc, #252]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	4619      	mov	r1, r3
 800313c:	4b3d      	ldr	r3, [pc, #244]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	7b1b      	ldrb	r3, [r3, #12]
 8003142:	461a      	mov	r2, r3
 8003144:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003148:	9302      	str	r3, [sp, #8]
 800314a:	2302      	movs	r3, #2
 800314c:	9301      	str	r3, [sp, #4]
 800314e:	f107 0314 	add.w	r3, r7, #20
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2301      	movs	r3, #1
 8003156:	4838      	ldr	r0, [pc, #224]	@ (8003238 <mpu_read_fifo_stream+0x130>)
 8003158:	f004 f82a 	bl	80071b0 <HAL_I2C_Mem_Read>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d002      	beq.n	8003168 <mpu_read_fifo_stream+0x60>
        return -1;
 8003162:	f04f 33ff 	mov.w	r3, #4294967295
 8003166:	e061      	b.n	800322c <mpu_read_fifo_stream+0x124>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8003168:	7d3b      	ldrb	r3, [r7, #20]
 800316a:	021b      	lsls	r3, r3, #8
 800316c:	b21a      	sxth	r2, r3
 800316e:	7d7b      	ldrb	r3, [r7, #21]
 8003170:	b21b      	sxth	r3, r3
 8003172:	4313      	orrs	r3, r2
 8003174:	b21b      	sxth	r3, r3
 8003176:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8003178:	8afa      	ldrh	r2, [r7, #22]
 800317a:	89fb      	ldrh	r3, [r7, #14]
 800317c:	429a      	cmp	r2, r3
 800317e:	d205      	bcs.n	800318c <mpu_read_fifo_stream+0x84>
        more[0] = 0;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	701a      	strb	r2, [r3, #0]
        return -1;
 8003186:	f04f 33ff 	mov.w	r3, #4294967295
 800318a:	e04f      	b.n	800322c <mpu_read_fifo_stream+0x124>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 800318c:	4b29      	ldr	r3, [pc, #164]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	885b      	ldrh	r3, [r3, #2]
 8003192:	085b      	lsrs	r3, r3, #1
 8003194:	b29b      	uxth	r3, r3
 8003196:	8afa      	ldrh	r2, [r7, #22]
 8003198:	429a      	cmp	r2, r3
 800319a:	d923      	bls.n	80031e4 <mpu_read_fifo_stream+0xdc>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 800319c:	4b25      	ldr	r3, [pc, #148]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	4619      	mov	r1, r3
 80031a4:	4b23      	ldr	r3, [pc, #140]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	7cdb      	ldrb	r3, [r3, #19]
 80031aa:	461a      	mov	r2, r3
 80031ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031b0:	9302      	str	r3, [sp, #8]
 80031b2:	2301      	movs	r3, #1
 80031b4:	9301      	str	r3, [sp, #4]
 80031b6:	f107 0314 	add.w	r3, r7, #20
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	2301      	movs	r3, #1
 80031be:	481e      	ldr	r0, [pc, #120]	@ (8003238 <mpu_read_fifo_stream+0x130>)
 80031c0:	f003 fff6 	bl	80071b0 <HAL_I2C_Mem_Read>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <mpu_read_fifo_stream+0xc8>
            return -1;
 80031ca:	f04f 33ff 	mov.w	r3, #4294967295
 80031ce:	e02d      	b.n	800322c <mpu_read_fifo_stream+0x124>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 80031d0:	7d3b      	ldrb	r3, [r7, #20]
 80031d2:	f003 0310 	and.w	r3, r3, #16
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d004      	beq.n	80031e4 <mpu_read_fifo_stream+0xdc>
            mpu_reset_fifo();
 80031da:	f7ff fa53 	bl	8002684 <mpu_reset_fifo>
            return -2;
 80031de:	f06f 0301 	mvn.w	r3, #1
 80031e2:	e023      	b.n	800322c <mpu_read_fifo_stream+0x124>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 80031e4:	4b13      	ldr	r3, [pc, #76]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	4619      	mov	r1, r3
 80031ec:	4b11      	ldr	r3, [pc, #68]	@ (8003234 <mpu_read_fifo_stream+0x12c>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	7b5b      	ldrb	r3, [r3, #13]
 80031f2:	461a      	mov	r2, r3
 80031f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031f8:	9302      	str	r3, [sp, #8]
 80031fa:	89fb      	ldrh	r3, [r7, #14]
 80031fc:	9301      	str	r3, [sp, #4]
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	2301      	movs	r3, #1
 8003204:	480c      	ldr	r0, [pc, #48]	@ (8003238 <mpu_read_fifo_stream+0x130>)
 8003206:	f003 ffd3 	bl	80071b0 <HAL_I2C_Mem_Read>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <mpu_read_fifo_stream+0x10e>
        return -1;
 8003210:	f04f 33ff 	mov.w	r3, #4294967295
 8003214:	e00a      	b.n	800322c <mpu_read_fifo_stream+0x124>
    more[0] = fifo_count / length - 1;
 8003216:	8afa      	ldrh	r2, [r7, #22]
 8003218:	89fb      	ldrh	r3, [r7, #14]
 800321a:	fbb2 f3f3 	udiv	r3, r2, r3
 800321e:	b29b      	uxth	r3, r3
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3b01      	subs	r3, #1
 8003224:	b2da      	uxtb	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	701a      	strb	r2, [r3, #0]
    return 0;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3718      	adds	r7, #24
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	2000000c 	.word	0x2000000c
 8003238:	200000c4 	.word	0x200000c4

0800323c <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b088      	sub	sp, #32
 8003240:	af04      	add	r7, sp, #16
 8003242:	4603      	mov	r3, r0
 8003244:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 8003246:	4b7a      	ldr	r3, [pc, #488]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003248:	7c9b      	ldrb	r3, [r3, #18]
 800324a:	79fa      	ldrb	r2, [r7, #7]
 800324c:	429a      	cmp	r2, r3
 800324e:	d101      	bne.n	8003254 <mpu_set_bypass+0x18>
        return 0;
 8003250:	2300      	movs	r3, #0
 8003252:	e0e8      	b.n	8003426 <mpu_set_bypass+0x1ea>

    if (bypass_on) {
 8003254:	79fb      	ldrb	r3, [r7, #7]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d06b      	beq.n	8003332 <mpu_set_bypass+0xf6>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800325a:	4b75      	ldr	r3, [pc, #468]	@ (8003430 <mpu_set_bypass+0x1f4>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	4619      	mov	r1, r3
 8003262:	4b73      	ldr	r3, [pc, #460]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	791b      	ldrb	r3, [r3, #4]
 8003268:	461a      	mov	r2, r3
 800326a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800326e:	9302      	str	r3, [sp, #8]
 8003270:	2301      	movs	r3, #1
 8003272:	9301      	str	r3, [sp, #4]
 8003274:	f107 030f 	add.w	r3, r7, #15
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	2301      	movs	r3, #1
 800327c:	486d      	ldr	r0, [pc, #436]	@ (8003434 <mpu_set_bypass+0x1f8>)
 800327e:	f003 ff97 	bl	80071b0 <HAL_I2C_Mem_Read>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d002      	beq.n	800328e <mpu_set_bypass+0x52>
            return -1;
 8003288:	f04f 33ff 	mov.w	r3, #4294967295
 800328c:	e0cb      	b.n	8003426 <mpu_set_bypass+0x1ea>
        tmp &= ~BIT_AUX_IF_EN;
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	f023 0320 	bic.w	r3, r3, #32
 8003294:	b2db      	uxtb	r3, r3
 8003296:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003298:	4b65      	ldr	r3, [pc, #404]	@ (8003430 <mpu_set_bypass+0x1f4>)
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	4619      	mov	r1, r3
 80032a0:	4b63      	ldr	r3, [pc, #396]	@ (8003430 <mpu_set_bypass+0x1f4>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	791b      	ldrb	r3, [r3, #4]
 80032a6:	461a      	mov	r2, r3
 80032a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032ac:	9302      	str	r3, [sp, #8]
 80032ae:	2301      	movs	r3, #1
 80032b0:	9301      	str	r3, [sp, #4]
 80032b2:	f107 030f 	add.w	r3, r7, #15
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	2301      	movs	r3, #1
 80032ba:	485e      	ldr	r0, [pc, #376]	@ (8003434 <mpu_set_bypass+0x1f8>)
 80032bc:	f003 fe7e 	bl	8006fbc <HAL_I2C_Mem_Write>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d002      	beq.n	80032cc <mpu_set_bypass+0x90>
            return -1;
 80032c6:	f04f 33ff 	mov.w	r3, #4294967295
 80032ca:	e0ac      	b.n	8003426 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 80032cc:	2003      	movs	r0, #3
 80032ce:	f003 f8e1 	bl	8006494 <HAL_Delay>
        tmp = BIT_BYPASS_EN;
 80032d2:	2302      	movs	r3, #2
 80032d4:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80032d6:	4b56      	ldr	r3, [pc, #344]	@ (8003430 <mpu_set_bypass+0x1f4>)
 80032d8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d004      	beq.n	80032ea <mpu_set_bypass+0xae>
            tmp |= BIT_ACTL;
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
 80032e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80032ea:	4b51      	ldr	r3, [pc, #324]	@ (8003430 <mpu_set_bypass+0x1f4>)
 80032ec:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d004      	beq.n	80032fe <mpu_set_bypass+0xc2>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
 80032f6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80032fe:	4b4c      	ldr	r3, [pc, #304]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	4619      	mov	r1, r3
 8003306:	4b4a      	ldr	r3, [pc, #296]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	7ddb      	ldrb	r3, [r3, #23]
 800330c:	461a      	mov	r2, r3
 800330e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003312:	9302      	str	r3, [sp, #8]
 8003314:	2301      	movs	r3, #1
 8003316:	9301      	str	r3, [sp, #4]
 8003318:	f107 030f 	add.w	r3, r7, #15
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	2301      	movs	r3, #1
 8003320:	4844      	ldr	r0, [pc, #272]	@ (8003434 <mpu_set_bypass+0x1f8>)
 8003322:	f003 fe4b 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d078      	beq.n	800341e <mpu_set_bypass+0x1e2>
            return -1;
 800332c:	f04f 33ff 	mov.w	r3, #4294967295
 8003330:	e079      	b.n	8003426 <mpu_set_bypass+0x1ea>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003332:	4b3f      	ldr	r3, [pc, #252]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	4619      	mov	r1, r3
 800333a:	4b3d      	ldr	r3, [pc, #244]	@ (8003430 <mpu_set_bypass+0x1f4>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	791b      	ldrb	r3, [r3, #4]
 8003340:	461a      	mov	r2, r3
 8003342:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003346:	9302      	str	r3, [sp, #8]
 8003348:	2301      	movs	r3, #1
 800334a:	9301      	str	r3, [sp, #4]
 800334c:	f107 030f 	add.w	r3, r7, #15
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	2301      	movs	r3, #1
 8003354:	4837      	ldr	r0, [pc, #220]	@ (8003434 <mpu_set_bypass+0x1f8>)
 8003356:	f003 ff2b 	bl	80071b0 <HAL_I2C_Mem_Read>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d002      	beq.n	8003366 <mpu_set_bypass+0x12a>
            return -1;
 8003360:	f04f 33ff 	mov.w	r3, #4294967295
 8003364:	e05f      	b.n	8003426 <mpu_set_bypass+0x1ea>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8003366:	4b32      	ldr	r3, [pc, #200]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003368:	7a9b      	ldrb	r3, [r3, #10]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d005      	beq.n	800337e <mpu_set_bypass+0x142>
            tmp |= BIT_AUX_IF_EN;
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	f043 0320 	orr.w	r3, r3, #32
 8003378:	b2db      	uxtb	r3, r3
 800337a:	73fb      	strb	r3, [r7, #15]
 800337c:	e004      	b.n	8003388 <mpu_set_bypass+0x14c>
        else
            tmp &= ~BIT_AUX_IF_EN;
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	f023 0320 	bic.w	r3, r3, #32
 8003384:	b2db      	uxtb	r3, r3
 8003386:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8003388:	4b29      	ldr	r3, [pc, #164]	@ (8003430 <mpu_set_bypass+0x1f4>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	4619      	mov	r1, r3
 8003390:	4b27      	ldr	r3, [pc, #156]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	791b      	ldrb	r3, [r3, #4]
 8003396:	461a      	mov	r2, r3
 8003398:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800339c:	9302      	str	r3, [sp, #8]
 800339e:	2301      	movs	r3, #1
 80033a0:	9301      	str	r3, [sp, #4]
 80033a2:	f107 030f 	add.w	r3, r7, #15
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	2301      	movs	r3, #1
 80033aa:	4822      	ldr	r0, [pc, #136]	@ (8003434 <mpu_set_bypass+0x1f8>)
 80033ac:	f003 fe06 	bl	8006fbc <HAL_I2C_Mem_Write>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <mpu_set_bypass+0x180>
            return -1;
 80033b6:	f04f 33ff 	mov.w	r3, #4294967295
 80033ba:	e034      	b.n	8003426 <mpu_set_bypass+0x1ea>
        delay_ms(3);
 80033bc:	2003      	movs	r0, #3
 80033be:	f003 f869 	bl	8006494 <HAL_Delay>
        if (st.chip_cfg.active_low_int)
 80033c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003430 <mpu_set_bypass+0x1f4>)
 80033c4:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d002      	beq.n	80033d2 <mpu_set_bypass+0x196>
            tmp = BIT_ACTL;
 80033cc:	2380      	movs	r3, #128	@ 0x80
 80033ce:	73fb      	strb	r3, [r7, #15]
 80033d0:	e001      	b.n	80033d6 <mpu_set_bypass+0x19a>
        else
            tmp = 0;
 80033d2:	2300      	movs	r3, #0
 80033d4:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80033d6:	4b16      	ldr	r3, [pc, #88]	@ (8003430 <mpu_set_bypass+0x1f4>)
 80033d8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d004      	beq.n	80033ea <mpu_set_bypass+0x1ae>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80033ea:	4b11      	ldr	r3, [pc, #68]	@ (8003430 <mpu_set_bypass+0x1f4>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	4619      	mov	r1, r3
 80033f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003430 <mpu_set_bypass+0x1f4>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	7ddb      	ldrb	r3, [r3, #23]
 80033f8:	461a      	mov	r2, r3
 80033fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033fe:	9302      	str	r3, [sp, #8]
 8003400:	2301      	movs	r3, #1
 8003402:	9301      	str	r3, [sp, #4]
 8003404:	f107 030f 	add.w	r3, r7, #15
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	2301      	movs	r3, #1
 800340c:	4809      	ldr	r0, [pc, #36]	@ (8003434 <mpu_set_bypass+0x1f8>)
 800340e:	f003 fdd5 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <mpu_set_bypass+0x1e2>
            return -1;
 8003418:	f04f 33ff 	mov.w	r3, #4294967295
 800341c:	e003      	b.n	8003426 <mpu_set_bypass+0x1ea>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 800341e:	4a04      	ldr	r2, [pc, #16]	@ (8003430 <mpu_set_bypass+0x1f4>)
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	7493      	strb	r3, [r2, #18]
    return 0;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	2000000c 	.word	0x2000000c
 8003434:	200000c4 	.word	0x200000c4

08003438 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b088      	sub	sp, #32
 800343c:	af04      	add	r7, sp, #16
 800343e:	4603      	mov	r3, r0
 8003440:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8003442:	4b23      	ldr	r3, [pc, #140]	@ (80034d0 <mpu_set_int_latched+0x98>)
 8003444:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8003448:	79fa      	ldrb	r2, [r7, #7]
 800344a:	429a      	cmp	r2, r3
 800344c:	d101      	bne.n	8003452 <mpu_set_int_latched+0x1a>
        return 0;
 800344e:	2300      	movs	r3, #0
 8003450:	e039      	b.n	80034c6 <mpu_set_int_latched+0x8e>

    if (enable)
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8003458:	2330      	movs	r3, #48	@ 0x30
 800345a:	73fb      	strb	r3, [r7, #15]
 800345c:	e001      	b.n	8003462 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 800345e:	2300      	movs	r3, #0
 8003460:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8003462:	4b1b      	ldr	r3, [pc, #108]	@ (80034d0 <mpu_set_int_latched+0x98>)
 8003464:	7c9b      	ldrb	r3, [r3, #18]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d004      	beq.n	8003474 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800346a:	7bfb      	ldrb	r3, [r7, #15]
 800346c:	f043 0302 	orr.w	r3, r3, #2
 8003470:	b2db      	uxtb	r3, r3
 8003472:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8003474:	4b16      	ldr	r3, [pc, #88]	@ (80034d0 <mpu_set_int_latched+0x98>)
 8003476:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800347a:	2b00      	cmp	r3, #0
 800347c:	d004      	beq.n	8003488 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 800347e:	7bfb      	ldrb	r3, [r7, #15]
 8003480:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003484:	b2db      	uxtb	r3, r3
 8003486:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8003488:	4b11      	ldr	r3, [pc, #68]	@ (80034d0 <mpu_set_int_latched+0x98>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	4619      	mov	r1, r3
 8003490:	4b0f      	ldr	r3, [pc, #60]	@ (80034d0 <mpu_set_int_latched+0x98>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	7ddb      	ldrb	r3, [r3, #23]
 8003496:	461a      	mov	r2, r3
 8003498:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800349c:	9302      	str	r3, [sp, #8]
 800349e:	2301      	movs	r3, #1
 80034a0:	9301      	str	r3, [sp, #4]
 80034a2:	f107 030f 	add.w	r3, r7, #15
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	2301      	movs	r3, #1
 80034aa:	480a      	ldr	r0, [pc, #40]	@ (80034d4 <mpu_set_int_latched+0x9c>)
 80034ac:	f003 fd86 	bl	8006fbc <HAL_I2C_Mem_Write>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d002      	beq.n	80034bc <mpu_set_int_latched+0x84>
        return -1;
 80034b6:	f04f 33ff 	mov.w	r3, #4294967295
 80034ba:	e004      	b.n	80034c6 <mpu_set_int_latched+0x8e>
    st.chip_cfg.latched_int = enable;
 80034bc:	4a04      	ldr	r2, [pc, #16]	@ (80034d0 <mpu_set_int_latched+0x98>)
 80034be:	79fb      	ldrb	r3, [r7, #7]
 80034c0:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	2000000c 	.word	0x2000000c
 80034d4:	200000c4 	.word	0x200000c4

080034d8 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b08b      	sub	sp, #44	@ 0x2c
 80034dc:	af04      	add	r7, sp, #16
 80034de:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 80034e0:	4b44      	ldr	r3, [pc, #272]	@ (80035f4 <get_accel_prod_shift+0x11c>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	4619      	mov	r1, r3
 80034e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034ec:	9302      	str	r3, [sp, #8]
 80034ee:	2304      	movs	r3, #4
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	f107 0310 	add.w	r3, r7, #16
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	2301      	movs	r3, #1
 80034fa:	220d      	movs	r2, #13
 80034fc:	483e      	ldr	r0, [pc, #248]	@ (80035f8 <get_accel_prod_shift+0x120>)
 80034fe:	f003 fe57 	bl	80071b0 <HAL_I2C_Mem_Read>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <get_accel_prod_shift+0x34>
        return 0x07;
 8003508:	2307      	movs	r3, #7
 800350a:	e06f      	b.n	80035ec <get_accel_prod_shift+0x114>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 800350c:	7c3b      	ldrb	r3, [r7, #16]
 800350e:	10db      	asrs	r3, r3, #3
 8003510:	b25b      	sxtb	r3, r3
 8003512:	f003 031c 	and.w	r3, r3, #28
 8003516:	b25a      	sxtb	r2, r3
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	111b      	asrs	r3, r3, #4
 800351c:	b25b      	sxtb	r3, r3
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	b25b      	sxtb	r3, r3
 8003524:	4313      	orrs	r3, r2
 8003526:	b25b      	sxtb	r3, r3
 8003528:	b2db      	uxtb	r3, r3
 800352a:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 800352c:	7c7b      	ldrb	r3, [r7, #17]
 800352e:	10db      	asrs	r3, r3, #3
 8003530:	b25b      	sxtb	r3, r3
 8003532:	f003 031c 	and.w	r3, r3, #28
 8003536:	b25a      	sxtb	r2, r3
 8003538:	7cfb      	ldrb	r3, [r7, #19]
 800353a:	109b      	asrs	r3, r3, #2
 800353c:	b25b      	sxtb	r3, r3
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	b25b      	sxtb	r3, r3
 8003544:	4313      	orrs	r3, r2
 8003546:	b25b      	sxtb	r3, r3
 8003548:	b2db      	uxtb	r3, r3
 800354a:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 800354c:	7cbb      	ldrb	r3, [r7, #18]
 800354e:	10db      	asrs	r3, r3, #3
 8003550:	b25b      	sxtb	r3, r3
 8003552:	f003 031c 	and.w	r3, r3, #28
 8003556:	b25a      	sxtb	r2, r3
 8003558:	7cfb      	ldrb	r3, [r7, #19]
 800355a:	b25b      	sxtb	r3, r3
 800355c:	f003 0303 	and.w	r3, r3, #3
 8003560:	b25b      	sxtb	r3, r3
 8003562:	4313      	orrs	r3, r2
 8003564:	b25b      	sxtb	r3, r3
 8003566:	b2db      	uxtb	r3, r3
 8003568:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 800356a:	2300      	movs	r3, #0
 800356c:	75fb      	strb	r3, [r7, #23]
 800356e:	e039      	b.n	80035e4 <get_accel_prod_shift+0x10c>
        if (!shift_code[ii]) {
 8003570:	7dfb      	ldrb	r3, [r7, #23]
 8003572:	3318      	adds	r3, #24
 8003574:	443b      	add	r3, r7
 8003576:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d107      	bne.n	800358e <get_accel_prod_shift+0xb6>
            st_shift[ii] = 0.f;
 800357e:	7dfb      	ldrb	r3, [r7, #23]
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	4413      	add	r3, r2
 8003586:	f04f 0200 	mov.w	r2, #0
 800358a:	601a      	str	r2, [r3, #0]
            continue;
 800358c:	e027      	b.n	80035de <get_accel_prod_shift+0x106>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 800358e:	7dfb      	ldrb	r3, [r7, #23]
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	4413      	add	r3, r2
 8003596:	4a19      	ldr	r2, [pc, #100]	@ (80035fc <get_accel_prod_shift+0x124>)
 8003598:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800359a:	e00d      	b.n	80035b8 <get_accel_prod_shift+0xe0>
            st_shift[ii] *= 1.034f;
 800359c:	7dfb      	ldrb	r3, [r7, #23]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	4413      	add	r3, r2
 80035a4:	6818      	ldr	r0, [r3, #0]
 80035a6:	7dfb      	ldrb	r3, [r7, #23]
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	18d4      	adds	r4, r2, r3
 80035ae:	4914      	ldr	r1, [pc, #80]	@ (8003600 <get_accel_prod_shift+0x128>)
 80035b0:	f7fd fc04 	bl	8000dbc <__aeabi_fmul>
 80035b4:	4603      	mov	r3, r0
 80035b6:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 80035b8:	7dfb      	ldrb	r3, [r7, #23]
 80035ba:	f103 0218 	add.w	r2, r3, #24
 80035be:	443a      	add	r2, r7
 80035c0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80035c4:	3a01      	subs	r2, #1
 80035c6:	b2d1      	uxtb	r1, r2
 80035c8:	f103 0218 	add.w	r2, r3, #24
 80035cc:	443a      	add	r2, r7
 80035ce:	f802 1c0c 	strb.w	r1, [r2, #-12]
 80035d2:	3318      	adds	r3, #24
 80035d4:	443b      	add	r3, r7
 80035d6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1de      	bne.n	800359c <get_accel_prod_shift+0xc4>
    for (ii = 0; ii < 3; ii++) {
 80035de:	7dfb      	ldrb	r3, [r7, #23]
 80035e0:	3301      	adds	r3, #1
 80035e2:	75fb      	strb	r3, [r7, #23]
 80035e4:	7dfb      	ldrb	r3, [r7, #23]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d9c2      	bls.n	8003570 <get_accel_prod_shift+0x98>
    }
    return 0;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	371c      	adds	r7, #28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd90      	pop	{r4, r7, pc}
 80035f4:	2000000c 	.word	0x2000000c
 80035f8:	200000c4 	.word	0x200000c4
 80035fc:	3eae147b 	.word	0x3eae147b
 8003600:	3f845a1d 	.word	0x3f845a1d

08003604 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08a      	sub	sp, #40	@ 0x28
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800360e:	2300      	movs	r3, #0
 8003610:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 8003612:	f107 030c 	add.w	r3, r7, #12
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff ff5e 	bl	80034d8 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 800361c:	2300      	movs	r3, #0
 800361e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003620:	e065      	b.n	80036ee <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 8003622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	4413      	add	r3, r2
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	6839      	ldr	r1, [r7, #0]
 8003632:	440b      	add	r3, r1
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	bfb8      	it	lt
 800363c:	425b      	neglt	r3, r3
 800363e:	4618      	mov	r0, r3
 8003640:	f7fd fb68 	bl	8000d14 <__aeabi_i2f>
 8003644:	4603      	mov	r3, r0
 8003646:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 800364a:	4618      	mov	r0, r3
 800364c:	f7fd fc6a 	bl	8000f24 <__aeabi_fdiv>
 8003650:	4603      	mov	r3, r0
 8003652:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 8003654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	3328      	adds	r3, #40	@ 0x28
 800365a:	443b      	add	r3, r7
 800365c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8003660:	f04f 0100 	mov.w	r1, #0
 8003664:	4618      	mov	r0, r3
 8003666:	f7fd fd3d 	bl	80010e4 <__aeabi_fcmpeq>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d124      	bne.n	80036ba <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 8003670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	3328      	adds	r3, #40	@ 0x28
 8003676:	443b      	add	r3, r7
 8003678:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800367c:	4619      	mov	r1, r3
 800367e:	69f8      	ldr	r0, [r7, #28]
 8003680:	f7fd fc50 	bl	8000f24 <__aeabi_fdiv>
 8003684:	4603      	mov	r3, r0
 8003686:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800368a:	4618      	mov	r0, r3
 800368c:	f7fd fa8c 	bl	8000ba8 <__aeabi_fsub>
 8003690:	4603      	mov	r3, r0
 8003692:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800369a:	4a19      	ldr	r2, [pc, #100]	@ (8003700 <accel_self_test+0xfc>)
 800369c:	4611      	mov	r1, r2
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fd fd48 	bl	8001134 <__aeabi_fcmpgt>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d01e      	beq.n	80036e8 <accel_self_test+0xe4>
                result |= 1 << jj;
 80036aa:	2201      	movs	r2, #1
 80036ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ae:	fa02 f303 	lsl.w	r3, r2, r3
 80036b2:	6a3a      	ldr	r2, [r7, #32]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	623b      	str	r3, [r7, #32]
 80036b8:	e016      	b.n	80036e8 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 80036ba:	4b12      	ldr	r3, [pc, #72]	@ (8003704 <accel_self_test+0x100>)
 80036bc:	4619      	mov	r1, r3
 80036be:	69f8      	ldr	r0, [r7, #28]
 80036c0:	f7fd fd1a 	bl	80010f8 <__aeabi_fcmplt>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d107      	bne.n	80036da <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 80036ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003708 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 80036cc:	4619      	mov	r1, r3
 80036ce:	69f8      	ldr	r0, [r7, #28]
 80036d0:	f7fd fd30 	bl	8001134 <__aeabi_fcmpgt>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d006      	beq.n	80036e8 <accel_self_test+0xe4>
            result |= 1 << jj;
 80036da:	2201      	movs	r2, #1
 80036dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	6a3a      	ldr	r2, [r7, #32]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 80036e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ea:	3301      	adds	r3, #1
 80036ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80036ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	dd96      	ble.n	8003622 <accel_self_test+0x1e>
    }

    return result;
 80036f4:	6a3b      	ldr	r3, [r7, #32]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3728      	adds	r7, #40	@ 0x28
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	3e0f5c29 	.word	0x3e0f5c29
 8003704:	3e99999a 	.word	0x3e99999a
 8003708:	3f733333 	.word	0x3f733333

0800370c <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08c      	sub	sp, #48	@ 0x30
 8003710:	af04      	add	r7, sp, #16
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8003716:	2300      	movs	r3, #0
 8003718:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 800371a:	4b58      	ldr	r3, [pc, #352]	@ (800387c <gyro_self_test+0x170>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	4619      	mov	r1, r3
 8003722:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003726:	9302      	str	r3, [sp, #8]
 8003728:	2303      	movs	r3, #3
 800372a:	9301      	str	r3, [sp, #4]
 800372c:	f107 0308 	add.w	r3, r7, #8
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	2301      	movs	r3, #1
 8003734:	220d      	movs	r2, #13
 8003736:	4852      	ldr	r0, [pc, #328]	@ (8003880 <gyro_self_test+0x174>)
 8003738:	f003 fd3a 	bl	80071b0 <HAL_I2C_Mem_Read>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <gyro_self_test+0x3a>
        return 0x07;
 8003742:	2307      	movs	r3, #7
 8003744:	e095      	b.n	8003872 <gyro_self_test+0x166>

    tmp[0] &= 0x1F;
 8003746:	7a3b      	ldrb	r3, [r7, #8]
 8003748:	f003 031f 	and.w	r3, r3, #31
 800374c:	b2db      	uxtb	r3, r3
 800374e:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 8003750:	7a7b      	ldrb	r3, [r7, #9]
 8003752:	f003 031f 	and.w	r3, r3, #31
 8003756:	b2db      	uxtb	r3, r3
 8003758:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 800375a:	7abb      	ldrb	r3, [r7, #10]
 800375c:	f003 031f 	and.w	r3, r3, #31
 8003760:	b2db      	uxtb	r3, r3
 8003762:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 8003764:	2300      	movs	r3, #0
 8003766:	61fb      	str	r3, [r7, #28]
 8003768:	e07e      	b.n	8003868 <gyro_self_test+0x15c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	4413      	add	r3, r2
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	6839      	ldr	r1, [r7, #0]
 800377a:	440b      	add	r3, r1
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b00      	cmp	r3, #0
 8003782:	bfb8      	it	lt
 8003784:	425b      	neglt	r3, r3
 8003786:	4618      	mov	r0, r3
 8003788:	f7fd fac4 	bl	8000d14 <__aeabi_i2f>
 800378c:	4603      	mov	r3, r0
 800378e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8003792:	4618      	mov	r0, r3
 8003794:	f7fd fbc6 	bl	8000f24 <__aeabi_fdiv>
 8003798:	4603      	mov	r3, r0
 800379a:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 800379c:	f107 0208 	add.w	r2, r7, #8
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	4413      	add	r3, r2
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d044      	beq.n	8003834 <gyro_self_test+0x128>
            st_shift = 3275.f / test.gyro_sens;
 80037aa:	2383      	movs	r3, #131	@ 0x83
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fd faad 	bl	8000d0c <__aeabi_ui2f>
 80037b2:	4603      	mov	r3, r0
 80037b4:	4619      	mov	r1, r3
 80037b6:	4833      	ldr	r0, [pc, #204]	@ (8003884 <gyro_self_test+0x178>)
 80037b8:	f7fd fbb4 	bl	8000f24 <__aeabi_fdiv>
 80037bc:	4603      	mov	r3, r0
 80037be:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 80037c0:	e005      	b.n	80037ce <gyro_self_test+0xc2>
                st_shift *= 1.046f;
 80037c2:	4931      	ldr	r1, [pc, #196]	@ (8003888 <gyro_self_test+0x17c>)
 80037c4:	6978      	ldr	r0, [r7, #20]
 80037c6:	f7fd faf9 	bl	8000dbc <__aeabi_fmul>
 80037ca:	4603      	mov	r3, r0
 80037cc:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 80037ce:	f107 0208 	add.w	r2, r7, #8
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	4413      	add	r3, r2
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	3b01      	subs	r3, #1
 80037da:	b2d9      	uxtb	r1, r3
 80037dc:	f107 0208 	add.w	r2, r7, #8
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	4413      	add	r3, r2
 80037e4:	460a      	mov	r2, r1
 80037e6:	701a      	strb	r2, [r3, #0]
 80037e8:	f107 0208 	add.w	r2, r7, #8
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	4413      	add	r3, r2
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d1e5      	bne.n	80037c2 <gyro_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 80037f6:	6979      	ldr	r1, [r7, #20]
 80037f8:	6938      	ldr	r0, [r7, #16]
 80037fa:	f7fd fb93 	bl	8000f24 <__aeabi_fdiv>
 80037fe:	4603      	mov	r3, r0
 8003800:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8003804:	4618      	mov	r0, r3
 8003806:	f7fd f9cf 	bl	8000ba8 <__aeabi_fsub>
 800380a:	4603      	mov	r3, r0
 800380c:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003814:	4a1d      	ldr	r2, [pc, #116]	@ (800388c <gyro_self_test+0x180>)
 8003816:	4611      	mov	r1, r2
 8003818:	4618      	mov	r0, r3
 800381a:	f7fd fc8b 	bl	8001134 <__aeabi_fcmpgt>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d01e      	beq.n	8003862 <gyro_self_test+0x156>
                result |= 1 << jj;
 8003824:	2201      	movs	r2, #1
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4313      	orrs	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
 8003832:	e016      	b.n	8003862 <gyro_self_test+0x156>
        } else if ((st_shift_cust < test.min_dps) ||
 8003834:	4b16      	ldr	r3, [pc, #88]	@ (8003890 <gyro_self_test+0x184>)
 8003836:	4619      	mov	r1, r3
 8003838:	6938      	ldr	r0, [r7, #16]
 800383a:	f7fd fc5d 	bl	80010f8 <__aeabi_fcmplt>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d107      	bne.n	8003854 <gyro_self_test+0x148>
            (st_shift_cust > test.max_dps))
 8003844:	4b13      	ldr	r3, [pc, #76]	@ (8003894 <gyro_self_test+0x188>)
        } else if ((st_shift_cust < test.min_dps) ||
 8003846:	4619      	mov	r1, r3
 8003848:	6938      	ldr	r0, [r7, #16]
 800384a:	f7fd fc73 	bl	8001134 <__aeabi_fcmpgt>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d006      	beq.n	8003862 <gyro_self_test+0x156>
            result |= 1 << jj;
 8003854:	2201      	movs	r2, #1
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	4313      	orrs	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	3301      	adds	r3, #1
 8003866:	61fb      	str	r3, [r7, #28]
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	2b02      	cmp	r3, #2
 800386c:	f77f af7d 	ble.w	800376a <gyro_self_test+0x5e>
    }
    return result;
 8003870:	69bb      	ldr	r3, [r7, #24]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3720      	adds	r7, #32
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	2000000c 	.word	0x2000000c
 8003880:	200000c4 	.word	0x200000c4
 8003884:	454cb000 	.word	0x454cb000
 8003888:	3f85e354 	.word	0x3f85e354
 800388c:	3e0f5c29 	.word	0x3e0f5c29
 8003890:	41200000 	.word	0x41200000
 8003894:	42d20000 	.word	0x42d20000

08003898 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8003898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800389c:	b0bc      	sub	sp, #240	@ 0xf0
 800389e:	af04      	add	r7, sp, #16
 80038a0:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 80038a4:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80038a8:	4613      	mov	r3, r2
 80038aa:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 80038ae:	2301      	movs	r3, #1
 80038b0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 80038ba:	4bab      	ldr	r3, [pc, #684]	@ (8003b68 <get_st_biases+0x2d0>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	4619      	mov	r1, r3
 80038c2:	4ba9      	ldr	r3, [pc, #676]	@ (8003b68 <get_st_biases+0x2d0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	7d5b      	ldrb	r3, [r3, #21]
 80038c8:	461a      	mov	r2, r3
 80038ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80038ce:	9302      	str	r3, [sp, #8]
 80038d0:	2302      	movs	r3, #2
 80038d2:	9301      	str	r3, [sp, #4]
 80038d4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	2301      	movs	r3, #1
 80038dc:	48a3      	ldr	r0, [pc, #652]	@ (8003b6c <get_st_biases+0x2d4>)
 80038de:	f003 fb6d 	bl	8006fbc <HAL_I2C_Mem_Write>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <get_st_biases+0x56>
        return -1;
 80038e8:	f04f 33ff 	mov.w	r3, #4294967295
 80038ec:	e3d6      	b.n	800409c <get_st_biases+0x804>
    delay_ms(200);
 80038ee:	20c8      	movs	r0, #200	@ 0xc8
 80038f0:	f002 fdd0 	bl	8006494 <HAL_Delay>
    data[0] = 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 80038fa:	4b9b      	ldr	r3, [pc, #620]	@ (8003b68 <get_st_biases+0x2d0>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	4619      	mov	r1, r3
 8003902:	4b99      	ldr	r3, [pc, #612]	@ (8003b68 <get_st_biases+0x2d0>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	7c5b      	ldrb	r3, [r3, #17]
 8003908:	461a      	mov	r2, r3
 800390a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800390e:	9302      	str	r3, [sp, #8]
 8003910:	2301      	movs	r3, #1
 8003912:	9301      	str	r3, [sp, #4]
 8003914:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003918:	9300      	str	r3, [sp, #0]
 800391a:	2301      	movs	r3, #1
 800391c:	4893      	ldr	r0, [pc, #588]	@ (8003b6c <get_st_biases+0x2d4>)
 800391e:	f003 fb4d 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <get_st_biases+0x96>
        return -1;
 8003928:	f04f 33ff 	mov.w	r3, #4294967295
 800392c:	e3b6      	b.n	800409c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800392e:	4b8e      	ldr	r3, [pc, #568]	@ (8003b68 <get_st_biases+0x2d0>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	4619      	mov	r1, r3
 8003936:	4b8c      	ldr	r3, [pc, #560]	@ (8003b68 <get_st_biases+0x2d0>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	795b      	ldrb	r3, [r3, #5]
 800393c:	461a      	mov	r2, r3
 800393e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003942:	9302      	str	r3, [sp, #8]
 8003944:	2301      	movs	r3, #1
 8003946:	9301      	str	r3, [sp, #4]
 8003948:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	2301      	movs	r3, #1
 8003950:	4886      	ldr	r0, [pc, #536]	@ (8003b6c <get_st_biases+0x2d4>)
 8003952:	f003 fb33 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d002      	beq.n	8003962 <get_st_biases+0xca>
        return -1;
 800395c:	f04f 33ff 	mov.w	r3, #4294967295
 8003960:	e39c      	b.n	800409c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8003962:	4b81      	ldr	r3, [pc, #516]	@ (8003b68 <get_st_biases+0x2d0>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	4619      	mov	r1, r3
 800396a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b68 <get_st_biases+0x2d0>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	7d5b      	ldrb	r3, [r3, #21]
 8003970:	461a      	mov	r2, r3
 8003972:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003976:	9302      	str	r3, [sp, #8]
 8003978:	2301      	movs	r3, #1
 800397a:	9301      	str	r3, [sp, #4]
 800397c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	2301      	movs	r3, #1
 8003984:	4879      	ldr	r0, [pc, #484]	@ (8003b6c <get_st_biases+0x2d4>)
 8003986:	f003 fb19 	bl	8006fbc <HAL_I2C_Mem_Write>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <get_st_biases+0xfe>
        return -1;
 8003990:	f04f 33ff 	mov.w	r3, #4294967295
 8003994:	e382      	b.n	800409c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 8003996:	4b74      	ldr	r3, [pc, #464]	@ (8003b68 <get_st_biases+0x2d0>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	781b      	ldrb	r3, [r3, #0]
 800399c:	4619      	mov	r1, r3
 800399e:	4b72      	ldr	r3, [pc, #456]	@ (8003b68 <get_st_biases+0x2d0>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	7e9b      	ldrb	r3, [r3, #26]
 80039a4:	461a      	mov	r2, r3
 80039a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039aa:	9302      	str	r3, [sp, #8]
 80039ac:	2301      	movs	r3, #1
 80039ae:	9301      	str	r3, [sp, #4]
 80039b0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	2301      	movs	r3, #1
 80039b8:	486c      	ldr	r0, [pc, #432]	@ (8003b6c <get_st_biases+0x2d4>)
 80039ba:	f003 faff 	bl	8006fbc <HAL_I2C_Mem_Write>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d002      	beq.n	80039ca <get_st_biases+0x132>
        return -1;
 80039c4:	f04f 33ff 	mov.w	r3, #4294967295
 80039c8:	e368      	b.n	800409c <get_st_biases+0x804>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80039ca:	4b67      	ldr	r3, [pc, #412]	@ (8003b68 <get_st_biases+0x2d0>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	4619      	mov	r1, r3
 80039d2:	4b65      	ldr	r3, [pc, #404]	@ (8003b68 <get_st_biases+0x2d0>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	791b      	ldrb	r3, [r3, #4]
 80039d8:	461a      	mov	r2, r3
 80039da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039de:	9302      	str	r3, [sp, #8]
 80039e0:	2301      	movs	r3, #1
 80039e2:	9301      	str	r3, [sp, #4]
 80039e4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	2301      	movs	r3, #1
 80039ec:	485f      	ldr	r0, [pc, #380]	@ (8003b6c <get_st_biases+0x2d4>)
 80039ee:	f003 fae5 	bl	8006fbc <HAL_I2C_Mem_Write>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <get_st_biases+0x166>
        return -1;
 80039f8:	f04f 33ff 	mov.w	r3, #4294967295
 80039fc:	e34e      	b.n	800409c <get_st_biases+0x804>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 80039fe:	230c      	movs	r3, #12
 8003a00:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003a04:	4b58      	ldr	r3, [pc, #352]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4b56      	ldr	r3, [pc, #344]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	791b      	ldrb	r3, [r3, #4]
 8003a12:	461a      	mov	r2, r3
 8003a14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a18:	9302      	str	r3, [sp, #8]
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	9301      	str	r3, [sp, #4]
 8003a1e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	2301      	movs	r3, #1
 8003a26:	4851      	ldr	r0, [pc, #324]	@ (8003b6c <get_st_biases+0x2d4>)
 8003a28:	f003 fac8 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <get_st_biases+0x1a0>
        return -1;
 8003a32:	f04f 33ff 	mov.w	r3, #4294967295
 8003a36:	e331      	b.n	800409c <get_st_biases+0x804>
    delay_ms(15);
 8003a38:	200f      	movs	r0, #15
 8003a3a:	f002 fd2b 	bl	8006494 <HAL_Delay>
    data[0] = st.test->reg_lpf;
 8003a3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a42:	7a5b      	ldrb	r3, [r3, #9]
 8003a44:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8003a48:	4b47      	ldr	r3, [pc, #284]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4b45      	ldr	r3, [pc, #276]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	789b      	ldrb	r3, [r3, #2]
 8003a56:	461a      	mov	r2, r3
 8003a58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a5c:	9302      	str	r3, [sp, #8]
 8003a5e:	2301      	movs	r3, #1
 8003a60:	9301      	str	r3, [sp, #4]
 8003a62:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	2301      	movs	r3, #1
 8003a6a:	4840      	ldr	r0, [pc, #256]	@ (8003b6c <get_st_biases+0x2d4>)
 8003a6c:	f003 faa6 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <get_st_biases+0x1e4>
        return -1;
 8003a76:	f04f 33ff 	mov.w	r3, #4294967295
 8003a7a:	e30f      	b.n	800409c <get_st_biases+0x804>
    data[0] = st.test->reg_rate_div;
 8003a7c:	4b3a      	ldr	r3, [pc, #232]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a80:	7a1b      	ldrb	r3, [r3, #8]
 8003a82:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8003a86:	4b38      	ldr	r3, [pc, #224]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	4619      	mov	r1, r3
 8003a8e:	4b36      	ldr	r3, [pc, #216]	@ (8003b68 <get_st_biases+0x2d0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	785b      	ldrb	r3, [r3, #1]
 8003a94:	461a      	mov	r2, r3
 8003a96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a9a:	9302      	str	r3, [sp, #8]
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	4830      	ldr	r0, [pc, #192]	@ (8003b6c <get_st_biases+0x2d4>)
 8003aaa:	f003 fa87 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d002      	beq.n	8003aba <get_st_biases+0x222>
        return -1;
 8003ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab8:	e2f0      	b.n	800409c <get_st_biases+0x804>
    if (hw_test)
 8003aba:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <get_st_biases+0x23c>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8003ac2:	4b29      	ldr	r3, [pc, #164]	@ (8003b68 <get_st_biases+0x2d0>)
 8003ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac6:	7a9b      	ldrb	r3, [r3, #10]
 8003ac8:	f063 031f 	orn	r3, r3, #31
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8003ad2:	e004      	b.n	8003ade <get_st_biases+0x246>
    else
        data[0] = st.test->reg_gyro_fsr;
 8003ad4:	4b24      	ldr	r3, [pc, #144]	@ (8003b68 <get_st_biases+0x2d0>)
 8003ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad8:	7a9b      	ldrb	r3, [r3, #10]
 8003ada:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8003ade:	4b22      	ldr	r3, [pc, #136]	@ (8003b68 <get_st_biases+0x2d0>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4b20      	ldr	r3, [pc, #128]	@ (8003b68 <get_st_biases+0x2d0>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	799b      	ldrb	r3, [r3, #6]
 8003aec:	461a      	mov	r2, r3
 8003aee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003af2:	9302      	str	r3, [sp, #8]
 8003af4:	2301      	movs	r3, #1
 8003af6:	9301      	str	r3, [sp, #4]
 8003af8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	2301      	movs	r3, #1
 8003b00:	481a      	ldr	r0, [pc, #104]	@ (8003b6c <get_st_biases+0x2d4>)
 8003b02:	f003 fa5b 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <get_st_biases+0x27a>
        return -1;
 8003b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b10:	e2c4      	b.n	800409c <get_st_biases+0x804>

    if (hw_test)
 8003b12:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d008      	beq.n	8003b2c <get_st_biases+0x294>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8003b1a:	4b13      	ldr	r3, [pc, #76]	@ (8003b68 <get_st_biases+0x2d0>)
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b1e:	7adb      	ldrb	r3, [r3, #11]
 8003b20:	f063 031f 	orn	r3, r3, #31
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8003b2a:	e002      	b.n	8003b32 <get_st_biases+0x29a>
    else
        data[0] = test.reg_accel_fsr;
 8003b2c:	2318      	movs	r3, #24
 8003b2e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8003b32:	4b0d      	ldr	r3, [pc, #52]	@ (8003b68 <get_st_biases+0x2d0>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b68 <get_st_biases+0x2d0>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	79db      	ldrb	r3, [r3, #7]
 8003b40:	461a      	mov	r2, r3
 8003b42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b46:	9302      	str	r3, [sp, #8]
 8003b48:	2301      	movs	r3, #1
 8003b4a:	9301      	str	r3, [sp, #4]
 8003b4c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	2301      	movs	r3, #1
 8003b54:	4805      	ldr	r0, [pc, #20]	@ (8003b6c <get_st_biases+0x2d4>)
 8003b56:	f003 fa31 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d007      	beq.n	8003b70 <get_st_biases+0x2d8>
        return -1;
 8003b60:	f04f 33ff 	mov.w	r3, #4294967295
 8003b64:	e29a      	b.n	800409c <get_st_biases+0x804>
 8003b66:	bf00      	nop
 8003b68:	2000000c 	.word	0x2000000c
 8003b6c:	200000c4 	.word	0x200000c4
    if (hw_test)
 8003b70:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <get_st_biases+0x2e6>
        delay_ms(200);
 8003b78:	20c8      	movs	r0, #200	@ 0xc8
 8003b7a:	f002 fc8b 	bl	8006494 <HAL_Delay>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8003b7e:	2340      	movs	r3, #64	@ 0x40
 8003b80:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8003b84:	4b60      	ldr	r3, [pc, #384]	@ (8003d08 <get_st_biases+0x470>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	4b5e      	ldr	r3, [pc, #376]	@ (8003d08 <get_st_biases+0x470>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	791b      	ldrb	r3, [r3, #4]
 8003b92:	461a      	mov	r2, r3
 8003b94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b98:	9302      	str	r3, [sp, #8]
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	9301      	str	r3, [sp, #4]
 8003b9e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	4859      	ldr	r0, [pc, #356]	@ (8003d0c <get_st_biases+0x474>)
 8003ba8:	f003 fa08 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d002      	beq.n	8003bb8 <get_st_biases+0x320>
        return -1;
 8003bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb6:	e271      	b.n	800409c <get_st_biases+0x804>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8003bb8:	2378      	movs	r3, #120	@ 0x78
 8003bba:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003bbe:	4b52      	ldr	r3, [pc, #328]	@ (8003d08 <get_st_biases+0x470>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4b50      	ldr	r3, [pc, #320]	@ (8003d08 <get_st_biases+0x470>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	795b      	ldrb	r3, [r3, #5]
 8003bcc:	461a      	mov	r2, r3
 8003bce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bd2:	9302      	str	r3, [sp, #8]
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	9301      	str	r3, [sp, #4]
 8003bd8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	2301      	movs	r3, #1
 8003be0:	484a      	ldr	r0, [pc, #296]	@ (8003d0c <get_st_biases+0x474>)
 8003be2:	f003 f9eb 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d002      	beq.n	8003bf2 <get_st_biases+0x35a>
        return -1;
 8003bec:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf0:	e254      	b.n	800409c <get_st_biases+0x804>
    delay_ms(test.wait_ms);
 8003bf2:	2332      	movs	r3, #50	@ 0x32
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f002 fc4d 	bl	8006494 <HAL_Delay>
    data[0] = 0;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8003c00:	4b41      	ldr	r3, [pc, #260]	@ (8003d08 <get_st_biases+0x470>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	4619      	mov	r1, r3
 8003c08:	4b3f      	ldr	r3, [pc, #252]	@ (8003d08 <get_st_biases+0x470>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	795b      	ldrb	r3, [r3, #5]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c14:	9302      	str	r3, [sp, #8]
 8003c16:	2301      	movs	r3, #1
 8003c18:	9301      	str	r3, [sp, #4]
 8003c1a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	2301      	movs	r3, #1
 8003c22:	483a      	ldr	r0, [pc, #232]	@ (8003d0c <get_st_biases+0x474>)
 8003c24:	f003 f9ca 	bl	8006fbc <HAL_I2C_Mem_Write>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d002      	beq.n	8003c34 <get_st_biases+0x39c>
        return -1;
 8003c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c32:	e233      	b.n	800409c <get_st_biases+0x804>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8003c34:	4b34      	ldr	r3, [pc, #208]	@ (8003d08 <get_st_biases+0x470>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4b32      	ldr	r3, [pc, #200]	@ (8003d08 <get_st_biases+0x470>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	7b1b      	ldrb	r3, [r3, #12]
 8003c42:	461a      	mov	r2, r3
 8003c44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c48:	9302      	str	r3, [sp, #8]
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	9301      	str	r3, [sp, #4]
 8003c4e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	2301      	movs	r3, #1
 8003c56:	482d      	ldr	r0, [pc, #180]	@ (8003d0c <get_st_biases+0x474>)
 8003c58:	f003 faaa 	bl	80071b0 <HAL_I2C_Mem_Read>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d002      	beq.n	8003c68 <get_st_biases+0x3d0>
        return -1;
 8003c62:	f04f 33ff 	mov.w	r3, #4294967295
 8003c66:	e219      	b.n	800409c <get_st_biases+0x804>

    fifo_count = (data[0] << 8) | data[1];
 8003c68:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003c6c:	021b      	lsls	r3, r3, #8
 8003c6e:	b21a      	sxth	r2, r3
 8003c70:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8003c74:	b21b      	sxth	r3, r3
 8003c76:	4313      	orrs	r3, r2
 8003c78:	b21b      	sxth	r3, r3
 8003c7a:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8003c7e:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8003c82:	4b23      	ldr	r3, [pc, #140]	@ (8003d10 <get_st_biases+0x478>)
 8003c84:	fba3 2302 	umull	r2, r3, r3, r2
 8003c88:	08db      	lsrs	r3, r3, #3
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8003c90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003c94:	f103 0108 	add.w	r1, r3, #8
 8003c98:	2300      	movs	r3, #0
 8003c9a:	600b      	str	r3, [r1, #0]
 8003c9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ca0:	1d1a      	adds	r2, r3, #4
 8003ca2:	680b      	ldr	r3, [r1, #0]
 8003ca4:	6013      	str	r3, [r2, #0]
 8003ca6:	6812      	ldr	r2, [r2, #0]
 8003ca8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003cac:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8003cae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cb2:	f103 0108 	add.w	r1, r3, #8
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	600b      	str	r3, [r1, #0]
 8003cba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cbe:	1d1a      	adds	r2, r3, #4
 8003cc0:	680b      	ldr	r3, [r1, #0]
 8003cc2:	6013      	str	r3, [r2, #0]
 8003cc4:	6812      	ldr	r2, [r2, #0]
 8003cc6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003cca:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003cd2:	e0aa      	b.n	8003e2a <get_st_biases+0x592>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8003cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d08 <get_st_biases+0x470>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	4619      	mov	r1, r3
 8003cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003d08 <get_st_biases+0x470>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	7b5b      	ldrb	r3, [r3, #13]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ce8:	9302      	str	r3, [sp, #8]
 8003cea:	230c      	movs	r3, #12
 8003cec:	9301      	str	r3, [sp, #4]
 8003cee:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	4805      	ldr	r0, [pc, #20]	@ (8003d0c <get_st_biases+0x474>)
 8003cf8:	f003 fa5a 	bl	80071b0 <HAL_I2C_Mem_Read>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d008      	beq.n	8003d14 <get_st_biases+0x47c>
            return -1;
 8003d02:	f04f 33ff 	mov.w	r3, #4294967295
 8003d06:	e1c9      	b.n	800409c <get_st_biases+0x804>
 8003d08:	2000000c 	.word	0x2000000c
 8003d0c:	200000c4 	.word	0x200000c4
 8003d10:	aaaaaaab 	.word	0xaaaaaaab
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8003d14:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8003d18:	021b      	lsls	r3, r3, #8
 8003d1a:	b21a      	sxth	r2, r3
 8003d1c:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8003d20:	b21b      	sxth	r3, r3
 8003d22:	4313      	orrs	r3, r2
 8003d24:	b21b      	sxth	r3, r3
 8003d26:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8003d2a:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	b21a      	sxth	r2, r3
 8003d32:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8003d36:	b21b      	sxth	r3, r3
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	b21b      	sxth	r3, r3
 8003d3c:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8003d40:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8003d44:	021b      	lsls	r3, r3, #8
 8003d46:	b21a      	sxth	r2, r3
 8003d48:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8003d4c:	b21b      	sxth	r3, r3
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	b21b      	sxth	r3, r3
 8003d52:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8003d56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8003d60:	441a      	add	r2, r3
 8003d62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d66:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8003d68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d6c:	3304      	adds	r3, #4
 8003d6e:	6819      	ldr	r1, [r3, #0]
 8003d70:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8003d74:	4618      	mov	r0, r3
 8003d76:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d7a:	1d1a      	adds	r2, r3, #4
 8003d7c:	180b      	adds	r3, r1, r0
 8003d7e:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8003d80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d84:	3308      	adds	r3, #8
 8003d86:	6819      	ldr	r1, [r3, #0]
 8003d88:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003d92:	f103 0208 	add.w	r2, r3, #8
 8003d96:	180b      	adds	r3, r1, r0
 8003d98:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8003d9a:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8003d9e:	021b      	lsls	r3, r3, #8
 8003da0:	b21a      	sxth	r2, r3
 8003da2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8003da6:	b21b      	sxth	r3, r3
 8003da8:	4313      	orrs	r3, r2
 8003daa:	b21b      	sxth	r3, r3
 8003dac:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8003db0:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8003db4:	021b      	lsls	r3, r3, #8
 8003db6:	b21a      	sxth	r2, r3
 8003db8:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8003dbc:	b21b      	sxth	r3, r3
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	b21b      	sxth	r3, r3
 8003dc2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8003dc6:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8003dca:	021b      	lsls	r3, r3, #8
 8003dcc:	b21a      	sxth	r2, r3
 8003dce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003dd2:	b21b      	sxth	r3, r3
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	b21b      	sxth	r3, r3
 8003dd8:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8003ddc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8003de6:	441a      	add	r2, r3
 8003de8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003dec:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8003dee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003df2:	3304      	adds	r3, #4
 8003df4:	6819      	ldr	r1, [r3, #0]
 8003df6:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e00:	1d1a      	adds	r2, r3, #4
 8003e02:	180b      	adds	r3, r1, r0
 8003e04:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8003e06:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e0a:	3308      	adds	r3, #8
 8003e0c:	6819      	ldr	r1, [r3, #0]
 8003e0e:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8003e12:	4618      	mov	r0, r3
 8003e14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e18:	f103 0208 	add.w	r2, r3, #8
 8003e1c:	180b      	adds	r3, r1, r0
 8003e1e:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8003e20:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8003e24:	3301      	adds	r3, #1
 8003e26:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8003e2a:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8003e2e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003e32:	429a      	cmp	r2, r3
 8003e34:	f4ff af4e 	bcc.w	8003cd4 <get_st_biases+0x43c>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8003e38:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	17da      	asrs	r2, r3, #31
 8003e40:	461c      	mov	r4, r3
 8003e42:	4615      	mov	r5, r2
 8003e44:	1423      	asrs	r3, r4, #16
 8003e46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003e4a:	0423      	lsls	r3, r4, #16
 8003e4c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e50:	2283      	movs	r2, #131	@ 0x83
 8003e52:	2300      	movs	r3, #0
 8003e54:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8003e58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e5c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8003e60:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8003e64:	f7fd f9b6 	bl	80011d4 <__aeabi_ldivmod>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4610      	mov	r0, r2
 8003e6e:	4619      	mov	r1, r3
 8003e70:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003e74:	2200      	movs	r2, #0
 8003e76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e7e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8003e82:	f7fd f9a7 	bl	80011d4 <__aeabi_ldivmod>
 8003e86:	4602      	mov	r2, r0
 8003e88:	460b      	mov	r3, r1
 8003e8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e8e:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8003e90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003e94:	3304      	adds	r3, #4
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	17da      	asrs	r2, r3, #31
 8003e9a:	4698      	mov	r8, r3
 8003e9c:	4691      	mov	r9, r2
 8003e9e:	ea4f 4328 	mov.w	r3, r8, asr #16
 8003ea2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003ea6:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8003eaa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003eae:	2283      	movs	r2, #131	@ 0x83
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003eb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003eba:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8003ebe:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003ec2:	f7fd f987 	bl	80011d4 <__aeabi_ldivmod>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4610      	mov	r0, r2
 8003ecc:	4619      	mov	r1, r3
 8003ece:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003ed6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003ed8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8003edc:	f7fd f97a 	bl	80011d4 <__aeabi_ldivmod>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4610      	mov	r0, r2
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003eec:	1d1a      	adds	r2, r3, #4
 8003eee:	4603      	mov	r3, r0
 8003ef0:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8003ef2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ef6:	3308      	adds	r3, #8
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	17da      	asrs	r2, r3, #31
 8003efc:	469a      	mov	sl, r3
 8003efe:	4693      	mov	fp, r2
 8003f00:	ea4f 432a 	mov.w	r3, sl, asr #16
 8003f04:	677b      	str	r3, [r7, #116]	@ 0x74
 8003f06:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8003f0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f0c:	2283      	movs	r2, #131	@ 0x83
 8003f0e:	2300      	movs	r3, #0
 8003f10:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003f12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f14:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003f18:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003f1c:	f7fd f95a 	bl	80011d4 <__aeabi_ldivmod>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4610      	mov	r0, r2
 8003f26:	4619      	mov	r1, r3
 8003f28:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f30:	667a      	str	r2, [r7, #100]	@ 0x64
 8003f32:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8003f36:	f7fd f94d 	bl	80011d4 <__aeabi_ldivmod>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	4610      	mov	r0, r2
 8003f40:	4619      	mov	r1, r3
 8003f42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f46:	f103 0208 	add.w	r2, r3, #8
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8003f4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	17da      	asrs	r2, r3, #31
 8003f56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f58:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003f5a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003f5e:	460b      	mov	r3, r1
 8003f60:	141b      	asrs	r3, r3, #16
 8003f62:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f64:	460b      	mov	r3, r1
 8003f66:	041b      	lsls	r3, r3, #16
 8003f68:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003f6e:	2300      	movs	r3, #0
 8003f70:	64ba      	str	r2, [r7, #72]	@ 0x48
 8003f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f78:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8003f7c:	f7fd f92a 	bl	80011d4 <__aeabi_ldivmod>
 8003f80:	4602      	mov	r2, r0
 8003f82:	460b      	mov	r3, r1
 8003f84:	4610      	mov	r0, r2
 8003f86:	4619      	mov	r1, r3
 8003f88:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f90:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003f96:	f7fd f91d 	bl	80011d4 <__aeabi_ldivmod>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003fa2:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8003fa4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003fa8:	3304      	adds	r3, #4
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	17da      	asrs	r2, r3, #31
 8003fae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fb2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	141b      	asrs	r3, r3, #16
 8003fba:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	041b      	lsls	r3, r3, #16
 8003fc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003fd0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8003fd4:	f7fd f8fe 	bl	80011d4 <__aeabi_ldivmod>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	460b      	mov	r3, r1
 8003fdc:	4610      	mov	r0, r2
 8003fde:	4619      	mov	r1, r3
 8003fe0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	623b      	str	r3, [r7, #32]
 8003fe8:	627a      	str	r2, [r7, #36]	@ 0x24
 8003fea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fee:	f7fd f8f1 	bl	80011d4 <__aeabi_ldivmod>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ffe:	3304      	adds	r3, #4
 8004000:	4602      	mov	r2, r0
 8004002:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8004004:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004008:	3308      	adds	r3, #8
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	17da      	asrs	r2, r3, #31
 800400e:	61bb      	str	r3, [r7, #24]
 8004010:	61fa      	str	r2, [r7, #28]
 8004012:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004016:	460b      	mov	r3, r1
 8004018:	141b      	asrs	r3, r3, #16
 800401a:	617b      	str	r3, [r7, #20]
 800401c:	460b      	mov	r3, r1
 800401e:	041b      	lsls	r3, r3, #16
 8004020:	613b      	str	r3, [r7, #16]
 8004022:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004026:	2300      	movs	r3, #0
 8004028:	60ba      	str	r2, [r7, #8]
 800402a:	60fb      	str	r3, [r7, #12]
 800402c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004030:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004034:	f7fd f8ce 	bl	80011d4 <__aeabi_ldivmod>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4610      	mov	r0, r2
 800403e:	4619      	mov	r1, r3
 8004040:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8004044:	2200      	movs	r2, #0
 8004046:	603b      	str	r3, [r7, #0]
 8004048:	607a      	str	r2, [r7, #4]
 800404a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800404e:	f7fd f8c1 	bl	80011d4 <__aeabi_ldivmod>
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	4610      	mov	r0, r2
 8004058:	4619      	mov	r1, r3
 800405a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800405e:	3308      	adds	r3, #8
 8004060:	4602      	mov	r2, r0
 8004062:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8004064:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004068:	3308      	adds	r3, #8
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	dd0a      	ble.n	8004086 <get_st_biases+0x7ee>
        accel[2] -= 65536L;
 8004070:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004074:	3308      	adds	r3, #8
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800407c:	3308      	adds	r3, #8
 800407e:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	e009      	b.n	800409a <get_st_biases+0x802>
    else
        accel[2] += 65536L;
 8004086:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800408a:	3308      	adds	r3, #8
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004092:	3308      	adds	r3, #8
 8004094:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8004098:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	37e0      	adds	r7, #224	@ 0xe0
 80040a0:	46bd      	mov	sp, r7
 80040a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040a6:	bf00      	nop

080040a8 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b08e      	sub	sp, #56	@ 0x38
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 80040b2:	2302      	movs	r3, #2
 80040b4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 80040b8:	4b64      	ldr	r3, [pc, #400]	@ (800424c <mpu_run_self_test+0x1a4>)
 80040ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d006      	beq.n	80040d0 <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 80040c2:	2000      	movs	r0, #0
 80040c4:	f000 fa18 	bl	80044f8 <mpu_set_dmp_state>
        dmp_was_on = 1;
 80040c8:	2301      	movs	r3, #1
 80040ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80040ce:	e002      	b.n	80040d6 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 80040d0:	2300      	movs	r3, #0
 80040d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 80040d6:	f107 030c 	add.w	r3, r7, #12
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fe fc42 	bl	8002964 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 80040e0:	f107 030f 	add.w	r3, r7, #15
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7fe fcd1 	bl	8002a8c <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 80040ea:	f107 0308 	add.w	r3, r7, #8
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe fd78 	bl	8002be4 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 80040f4:	f107 030a 	add.w	r3, r7, #10
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7fe fe09 	bl	8002d10 <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 80040fe:	4b53      	ldr	r3, [pc, #332]	@ (800424c <mpu_run_self_test+0x1a4>)
 8004100:	7a9b      	ldrb	r3, [r3, #10]
 8004102:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8004106:	f107 030e 	add.w	r3, r7, #14
 800410a:	4618      	mov	r0, r3
 800410c:	f7fe ff00 	bl	8002f10 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 8004110:	2300      	movs	r3, #0
 8004112:	637b      	str	r3, [r7, #52]	@ 0x34
 8004114:	e00a      	b.n	800412c <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8004116:	2200      	movs	r2, #0
 8004118:	6839      	ldr	r1, [r7, #0]
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7ff fbbc 	bl	8003898 <get_st_biases>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d008      	beq.n	8004138 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8004126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004128:	3301      	adds	r3, #1
 800412a:	637b      	str	r3, [r7, #52]	@ 0x34
 800412c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004132:	429a      	cmp	r2, r3
 8004134:	dbef      	blt.n	8004116 <mpu_run_self_test+0x6e>
 8004136:	e000      	b.n	800413a <mpu_run_self_test+0x92>
            break;
 8004138:	bf00      	nop
    if (ii == tries) {
 800413a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800413e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004140:	429a      	cmp	r2, r3
 8004142:	d102      	bne.n	800414a <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8004148:	e045      	b.n	80041d6 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 800414a:	2300      	movs	r3, #0
 800414c:	637b      	str	r3, [r7, #52]	@ 0x34
 800414e:	e00d      	b.n	800416c <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 8004150:	f107 0110 	add.w	r1, r7, #16
 8004154:	f107 031c 	add.w	r3, r7, #28
 8004158:	2201      	movs	r2, #1
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff fb9c 	bl	8003898 <get_st_biases>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d008      	beq.n	8004178 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 8004166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004168:	3301      	adds	r3, #1
 800416a:	637b      	str	r3, [r7, #52]	@ 0x34
 800416c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004170:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004172:	429a      	cmp	r2, r3
 8004174:	dbec      	blt.n	8004150 <mpu_run_self_test+0xa8>
 8004176:	e000      	b.n	800417a <mpu_run_self_test+0xd2>
            break;
 8004178:	bf00      	nop
    if (ii == tries) {
 800417a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800417e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004180:	429a      	cmp	r2, r3
 8004182:	d102      	bne.n	800418a <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 8004184:	2300      	movs	r3, #0
 8004186:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8004188:	e025      	b.n	80041d6 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 800418a:	f107 0310 	add.w	r3, r7, #16
 800418e:	4619      	mov	r1, r3
 8004190:	6838      	ldr	r0, [r7, #0]
 8004192:	f7ff fa37 	bl	8003604 <accel_self_test>
 8004196:	4603      	mov	r3, r0
 8004198:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 800419c:	f107 031c 	add.w	r3, r7, #28
 80041a0:	4619      	mov	r1, r3
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7ff fab2 	bl	800370c <gyro_self_test>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 80041ae:	2300      	movs	r3, #0
 80041b0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 80041b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d103      	bne.n	80041c2 <mpu_run_self_test+0x11a>
        result |= 0x01;
 80041ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 80041c2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d104      	bne.n	80041d4 <mpu_run_self_test+0x12c>
        result |= 0x02;
 80041ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041cc:	f043 0302 	orr.w	r3, r3, #2
 80041d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80041d2:	e000      	b.n	80041d6 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 80041d4:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 80041d6:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <mpu_run_self_test+0x1a4>)
 80041d8:	22ff      	movs	r2, #255	@ 0xff
 80041da:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 80041dc:	4b1b      	ldr	r3, [pc, #108]	@ (800424c <mpu_run_self_test+0x1a4>)
 80041de:	22ff      	movs	r2, #255	@ 0xff
 80041e0:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 80041e2:	4b1a      	ldr	r3, [pc, #104]	@ (800424c <mpu_run_self_test+0x1a4>)
 80041e4:	22ff      	movs	r2, #255	@ 0xff
 80041e6:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 80041e8:	4b18      	ldr	r3, [pc, #96]	@ (800424c <mpu_run_self_test+0x1a4>)
 80041ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041ee:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 80041f0:	4b16      	ldr	r3, [pc, #88]	@ (800424c <mpu_run_self_test+0x1a4>)
 80041f2:	22ff      	movs	r2, #255	@ 0xff
 80041f4:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 80041f6:	4b15      	ldr	r3, [pc, #84]	@ (800424c <mpu_run_self_test+0x1a4>)
 80041f8:	22ff      	movs	r2, #255	@ 0xff
 80041fa:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 80041fc:	4b13      	ldr	r3, [pc, #76]	@ (800424c <mpu_run_self_test+0x1a4>)
 80041fe:	2201      	movs	r2, #1
 8004200:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 8004202:	89bb      	ldrh	r3, [r7, #12]
 8004204:	4618      	mov	r0, r3
 8004206:	f7fe fbe1 	bl	80029cc <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 800420a:	7bfb      	ldrb	r3, [r7, #15]
 800420c:	4618      	mov	r0, r3
 800420e:	f7fe fc77 	bl	8002b00 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 8004212:	893b      	ldrh	r3, [r7, #8]
 8004214:	4618      	mov	r0, r3
 8004216:	f7fe fd21 	bl	8002c5c <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 800421a:	897b      	ldrh	r3, [r7, #10]
 800421c:	4618      	mov	r0, r3
 800421e:	f7fe fd8f 	bl	8002d40 <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 8004222:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004226:	4618      	mov	r0, r3
 8004228:	f7fe fed4 	bl	8002fd4 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 800422c:	7bbb      	ldrb	r3, [r7, #14]
 800422e:	4618      	mov	r0, r3
 8004230:	f7fe fe7e 	bl	8002f30 <mpu_configure_fifo>

    if (dmp_was_on)
 8004234:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 800423c:	2001      	movs	r0, #1
 800423e:	f000 f95b 	bl	80044f8 <mpu_set_dmp_state>

    return result;
 8004242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8004244:	4618      	mov	r0, r3
 8004246:	3738      	adds	r7, #56	@ 0x38
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	2000000c 	.word	0x2000000c

08004250 <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b088      	sub	sp, #32
 8004254:	af04      	add	r7, sp, #16
 8004256:	4603      	mov	r3, r0
 8004258:	603a      	str	r2, [r7, #0]
 800425a:	80fb      	strh	r3, [r7, #6]
 800425c:	460b      	mov	r3, r1
 800425e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d102      	bne.n	800426c <mpu_write_mem+0x1c>
        return -1;
 8004266:	f04f 33ff 	mov.w	r3, #4294967295
 800426a:	e04e      	b.n	800430a <mpu_write_mem+0xba>
    if (!st.chip_cfg.sensors)
 800426c:	4b29      	ldr	r3, [pc, #164]	@ (8004314 <mpu_write_mem+0xc4>)
 800426e:	7a9b      	ldrb	r3, [r3, #10]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d102      	bne.n	800427a <mpu_write_mem+0x2a>
        return -1;
 8004274:	f04f 33ff 	mov.w	r3, #4294967295
 8004278:	e047      	b.n	800430a <mpu_write_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	0a1b      	lsrs	r3, r3, #8
 800427e:	b29b      	uxth	r3, r3
 8004280:	b2db      	uxtb	r3, r3
 8004282:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004284:	88fb      	ldrh	r3, [r7, #6]
 8004286:	b2db      	uxtb	r3, r3
 8004288:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800428a:	7b7b      	ldrb	r3, [r7, #13]
 800428c:	461a      	mov	r2, r3
 800428e:	88bb      	ldrh	r3, [r7, #4]
 8004290:	4413      	add	r3, r2
 8004292:	4a20      	ldr	r2, [pc, #128]	@ (8004314 <mpu_write_mem+0xc4>)
 8004294:	6852      	ldr	r2, [r2, #4]
 8004296:	8952      	ldrh	r2, [r2, #10]
 8004298:	4293      	cmp	r3, r2
 800429a:	dd02      	ble.n	80042a2 <mpu_write_mem+0x52>
        return -1;
 800429c:	f04f 33ff 	mov.w	r3, #4294967295
 80042a0:	e033      	b.n	800430a <mpu_write_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80042a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004314 <mpu_write_mem+0xc4>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	4619      	mov	r1, r3
 80042aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004314 <mpu_write_mem+0xc4>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	7edb      	ldrb	r3, [r3, #27]
 80042b0:	461a      	mov	r2, r3
 80042b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042b6:	9302      	str	r3, [sp, #8]
 80042b8:	2302      	movs	r3, #2
 80042ba:	9301      	str	r3, [sp, #4]
 80042bc:	f107 030c 	add.w	r3, r7, #12
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	2301      	movs	r3, #1
 80042c4:	4814      	ldr	r0, [pc, #80]	@ (8004318 <mpu_write_mem+0xc8>)
 80042c6:	f002 fe79 	bl	8006fbc <HAL_I2C_Mem_Write>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d002      	beq.n	80042d6 <mpu_write_mem+0x86>
        return -1;
 80042d0:	f04f 33ff 	mov.w	r3, #4294967295
 80042d4:	e019      	b.n	800430a <mpu_write_mem+0xba>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 80042d6:	4b0f      	ldr	r3, [pc, #60]	@ (8004314 <mpu_write_mem+0xc4>)
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	4619      	mov	r1, r3
 80042de:	4b0d      	ldr	r3, [pc, #52]	@ (8004314 <mpu_write_mem+0xc4>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	7e1b      	ldrb	r3, [r3, #24]
 80042e4:	461a      	mov	r2, r3
 80042e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042ea:	9302      	str	r3, [sp, #8]
 80042ec:	88bb      	ldrh	r3, [r7, #4]
 80042ee:	9301      	str	r3, [sp, #4]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	2301      	movs	r3, #1
 80042f6:	4808      	ldr	r0, [pc, #32]	@ (8004318 <mpu_write_mem+0xc8>)
 80042f8:	f002 fe60 	bl	8006fbc <HAL_I2C_Mem_Write>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d002      	beq.n	8004308 <mpu_write_mem+0xb8>
        return -1;
 8004302:	f04f 33ff 	mov.w	r3, #4294967295
 8004306:	e000      	b.n	800430a <mpu_write_mem+0xba>
    return 0;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3710      	adds	r7, #16
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	2000000c 	.word	0x2000000c
 8004318:	200000c4 	.word	0x200000c4

0800431c <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b088      	sub	sp, #32
 8004320:	af04      	add	r7, sp, #16
 8004322:	4603      	mov	r3, r0
 8004324:	603a      	str	r2, [r7, #0]
 8004326:	80fb      	strh	r3, [r7, #6]
 8004328:	460b      	mov	r3, r1
 800432a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d102      	bne.n	8004338 <mpu_read_mem+0x1c>
        return -1;
 8004332:	f04f 33ff 	mov.w	r3, #4294967295
 8004336:	e04e      	b.n	80043d6 <mpu_read_mem+0xba>
    if (!st.chip_cfg.sensors)
 8004338:	4b29      	ldr	r3, [pc, #164]	@ (80043e0 <mpu_read_mem+0xc4>)
 800433a:	7a9b      	ldrb	r3, [r3, #10]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d102      	bne.n	8004346 <mpu_read_mem+0x2a>
        return -1;
 8004340:	f04f 33ff 	mov.w	r3, #4294967295
 8004344:	e047      	b.n	80043d6 <mpu_read_mem+0xba>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8004346:	88fb      	ldrh	r3, [r7, #6]
 8004348:	0a1b      	lsrs	r3, r3, #8
 800434a:	b29b      	uxth	r3, r3
 800434c:	b2db      	uxtb	r3, r3
 800434e:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8004350:	88fb      	ldrh	r3, [r7, #6]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8004356:	7b7b      	ldrb	r3, [r7, #13]
 8004358:	461a      	mov	r2, r3
 800435a:	88bb      	ldrh	r3, [r7, #4]
 800435c:	4413      	add	r3, r2
 800435e:	4a20      	ldr	r2, [pc, #128]	@ (80043e0 <mpu_read_mem+0xc4>)
 8004360:	6852      	ldr	r2, [r2, #4]
 8004362:	8952      	ldrh	r2, [r2, #10]
 8004364:	4293      	cmp	r3, r2
 8004366:	dd02      	ble.n	800436e <mpu_read_mem+0x52>
        return -1;
 8004368:	f04f 33ff 	mov.w	r3, #4294967295
 800436c:	e033      	b.n	80043d6 <mpu_read_mem+0xba>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 800436e:	4b1c      	ldr	r3, [pc, #112]	@ (80043e0 <mpu_read_mem+0xc4>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	4619      	mov	r1, r3
 8004376:	4b1a      	ldr	r3, [pc, #104]	@ (80043e0 <mpu_read_mem+0xc4>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	7edb      	ldrb	r3, [r3, #27]
 800437c:	461a      	mov	r2, r3
 800437e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004382:	9302      	str	r3, [sp, #8]
 8004384:	2302      	movs	r3, #2
 8004386:	9301      	str	r3, [sp, #4]
 8004388:	f107 030c 	add.w	r3, r7, #12
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	2301      	movs	r3, #1
 8004390:	4814      	ldr	r0, [pc, #80]	@ (80043e4 <mpu_read_mem+0xc8>)
 8004392:	f002 fe13 	bl	8006fbc <HAL_I2C_Mem_Write>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <mpu_read_mem+0x86>
        return -1;
 800439c:	f04f 33ff 	mov.w	r3, #4294967295
 80043a0:	e019      	b.n	80043d6 <mpu_read_mem+0xba>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80043a2:	4b0f      	ldr	r3, [pc, #60]	@ (80043e0 <mpu_read_mem+0xc4>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	4619      	mov	r1, r3
 80043aa:	4b0d      	ldr	r3, [pc, #52]	@ (80043e0 <mpu_read_mem+0xc4>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	7e1b      	ldrb	r3, [r3, #24]
 80043b0:	461a      	mov	r2, r3
 80043b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043b6:	9302      	str	r3, [sp, #8]
 80043b8:	88bb      	ldrh	r3, [r7, #4]
 80043ba:	9301      	str	r3, [sp, #4]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	2301      	movs	r3, #1
 80043c2:	4808      	ldr	r0, [pc, #32]	@ (80043e4 <mpu_read_mem+0xc8>)
 80043c4:	f002 fef4 	bl	80071b0 <HAL_I2C_Mem_Read>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d002      	beq.n	80043d4 <mpu_read_mem+0xb8>
        return -1;
 80043ce:	f04f 33ff 	mov.w	r3, #4294967295
 80043d2:	e000      	b.n	80043d6 <mpu_read_mem+0xba>
    return 0;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	2000000c 	.word	0x2000000c
 80043e4:	200000c4 	.word	0x200000c4

080043e8 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b08e      	sub	sp, #56	@ 0x38
 80043ec:	af04      	add	r7, sp, #16
 80043ee:	60b9      	str	r1, [r7, #8]
 80043f0:	4611      	mov	r1, r2
 80043f2:	461a      	mov	r2, r3
 80043f4:	4603      	mov	r3, r0
 80043f6:	81fb      	strh	r3, [r7, #14]
 80043f8:	460b      	mov	r3, r1
 80043fa:	81bb      	strh	r3, [r7, #12]
 80043fc:	4613      	mov	r3, r2
 80043fe:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8004400:	4b3b      	ldr	r3, [pc, #236]	@ (80044f0 <mpu_load_firmware+0x108>)
 8004402:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004406:	2b00      	cmp	r3, #0
 8004408:	d002      	beq.n	8004410 <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 800440a:	f04f 33ff 	mov.w	r3, #4294967295
 800440e:	e06b      	b.n	80044e8 <mpu_load_firmware+0x100>

    if (!firmware)
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <mpu_load_firmware+0x34>
        return -1;
 8004416:	f04f 33ff 	mov.w	r3, #4294967295
 800441a:	e065      	b.n	80044e8 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 800441c:	2300      	movs	r3, #0
 800441e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004420:	e034      	b.n	800448c <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8004422:	89fa      	ldrh	r2, [r7, #14]
 8004424:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b10      	cmp	r3, #16
 800442a:	bfa8      	it	ge
 800442c:	2310      	movge	r3, #16
 800442e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8004430:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	441a      	add	r2, r3
 8004436:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8004438:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800443a:	4618      	mov	r0, r3
 800443c:	f7ff ff08 	bl	8004250 <mpu_write_mem>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d002      	beq.n	800444c <mpu_load_firmware+0x64>
            return -1;
 8004446:	f04f 33ff 	mov.w	r3, #4294967295
 800444a:	e04d      	b.n	80044e8 <mpu_load_firmware+0x100>
        if (mpu_read_mem(ii, this_write, cur))
 800444c:	f107 0214 	add.w	r2, r7, #20
 8004450:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8004452:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004454:	4618      	mov	r0, r3
 8004456:	f7ff ff61 	bl	800431c <mpu_read_mem>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d002      	beq.n	8004466 <mpu_load_firmware+0x7e>
            return -1;
 8004460:	f04f 33ff 	mov.w	r3, #4294967295
 8004464:	e040      	b.n	80044e8 <mpu_load_firmware+0x100>
        if (memcmp(firmware+ii, cur, this_write))
 8004466:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	4413      	add	r3, r2
 800446c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800446e:	f107 0114 	add.w	r1, r7, #20
 8004472:	4618      	mov	r0, r3
 8004474:	f005 fb50 	bl	8009b18 <memcmp>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <mpu_load_firmware+0x9c>
            return -2;
 800447e:	f06f 0301 	mvn.w	r3, #1
 8004482:	e031      	b.n	80044e8 <mpu_load_firmware+0x100>
    for (ii = 0; ii < length; ii += this_write) {
 8004484:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004486:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004488:	4413      	add	r3, r2
 800448a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800448c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800448e:	89fb      	ldrh	r3, [r7, #14]
 8004490:	429a      	cmp	r2, r3
 8004492:	d3c6      	bcc.n	8004422 <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8004494:	89bb      	ldrh	r3, [r7, #12]
 8004496:	0a1b      	lsrs	r3, r3, #8
 8004498:	b29b      	uxth	r3, r3
 800449a:	b2db      	uxtb	r3, r3
 800449c:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800449e:	89bb      	ldrh	r3, [r7, #12]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 80044a4:	4b12      	ldr	r3, [pc, #72]	@ (80044f0 <mpu_load_firmware+0x108>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	4619      	mov	r1, r3
 80044ac:	4b10      	ldr	r3, [pc, #64]	@ (80044f0 <mpu_load_firmware+0x108>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	7f5b      	ldrb	r3, [r3, #29]
 80044b2:	461a      	mov	r2, r3
 80044b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044b8:	9302      	str	r3, [sp, #8]
 80044ba:	2302      	movs	r3, #2
 80044bc:	9301      	str	r3, [sp, #4]
 80044be:	f107 0310 	add.w	r3, r7, #16
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	2301      	movs	r3, #1
 80044c6:	480b      	ldr	r0, [pc, #44]	@ (80044f4 <mpu_load_firmware+0x10c>)
 80044c8:	f002 fd78 	bl	8006fbc <HAL_I2C_Mem_Write>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d002      	beq.n	80044d8 <mpu_load_firmware+0xf0>
        return -1;
 80044d2:	f04f 33ff 	mov.w	r3, #4294967295
 80044d6:	e007      	b.n	80044e8 <mpu_load_firmware+0x100>

    st.chip_cfg.dmp_loaded = 1;
 80044d8:	4b05      	ldr	r3, [pc, #20]	@ (80044f0 <mpu_load_firmware+0x108>)
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 80044e0:	4a03      	ldr	r2, [pc, #12]	@ (80044f0 <mpu_load_firmware+0x108>)
 80044e2:	88fb      	ldrh	r3, [r7, #6]
 80044e4:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3728      	adds	r7, #40	@ 0x28
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	2000000c 	.word	0x2000000c
 80044f4:	200000c4 	.word	0x200000c4

080044f8 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b088      	sub	sp, #32
 80044fc:	af04      	add	r7, sp, #16
 80044fe:	4603      	mov	r3, r0
 8004500:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8004502:	4b2e      	ldr	r3, [pc, #184]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 8004504:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004508:	79fa      	ldrb	r2, [r7, #7]
 800450a:	429a      	cmp	r2, r3
 800450c:	d101      	bne.n	8004512 <mpu_set_dmp_state+0x1a>
        return 0;
 800450e:	2300      	movs	r3, #0
 8004510:	e050      	b.n	80045b4 <mpu_set_dmp_state+0xbc>

    if (enable) {
 8004512:	79fb      	ldrb	r3, [r7, #7]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d02f      	beq.n	8004578 <mpu_set_dmp_state+0x80>
        if (!st.chip_cfg.dmp_loaded)
 8004518:	4b28      	ldr	r3, [pc, #160]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 800451a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800451e:	2b00      	cmp	r3, #0
 8004520:	d102      	bne.n	8004528 <mpu_set_dmp_state+0x30>
            return -1;
 8004522:	f04f 33ff 	mov.w	r3, #4294967295
 8004526:	e045      	b.n	80045b4 <mpu_set_dmp_state+0xbc>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8004528:	2000      	movs	r0, #0
 800452a:	f7fd fe7f 	bl	800222c <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800452e:	2000      	movs	r0, #0
 8004530:	f7fe fe84 	bl	800323c <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 8004534:	4b21      	ldr	r3, [pc, #132]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 8004536:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004538:	4618      	mov	r0, r3
 800453a:	f7fe fc01 	bl	8002d40 <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800453e:	2300      	movs	r3, #0
 8004540:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004542:	4b1e      	ldr	r3, [pc, #120]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	4619      	mov	r1, r3
 800454a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800454e:	9302      	str	r3, [sp, #8]
 8004550:	2301      	movs	r3, #1
 8004552:	9301      	str	r3, [sp, #4]
 8004554:	f107 030f 	add.w	r3, r7, #15
 8004558:	9300      	str	r3, [sp, #0]
 800455a:	2301      	movs	r3, #1
 800455c:	2223      	movs	r2, #35	@ 0x23
 800455e:	4818      	ldr	r0, [pc, #96]	@ (80045c0 <mpu_set_dmp_state+0xc8>)
 8004560:	f002 fd2c 	bl	8006fbc <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 1;
 8004564:	4b15      	ldr	r3, [pc, #84]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800456c:	2001      	movs	r0, #1
 800456e:	f7fd fe5d 	bl	800222c <set_int_enable>
        mpu_reset_fifo();
 8004572:	f7fe f887 	bl	8002684 <mpu_reset_fifo>
 8004576:	e01c      	b.n	80045b2 <mpu_set_dmp_state+0xba>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8004578:	2000      	movs	r0, #0
 800457a:	f7fd fe57 	bl	800222c <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800457e:	4b0f      	ldr	r3, [pc, #60]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 8004580:	7c1b      	ldrb	r3, [r3, #16]
 8004582:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 8004584:	4b0d      	ldr	r3, [pc, #52]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	4619      	mov	r1, r3
 800458c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004590:	9302      	str	r3, [sp, #8]
 8004592:	2301      	movs	r3, #1
 8004594:	9301      	str	r3, [sp, #4]
 8004596:	f107 030f 	add.w	r3, r7, #15
 800459a:	9300      	str	r3, [sp, #0]
 800459c:	2301      	movs	r3, #1
 800459e:	2223      	movs	r2, #35	@ 0x23
 80045a0:	4807      	ldr	r0, [pc, #28]	@ (80045c0 <mpu_set_dmp_state+0xc8>)
 80045a2:	f002 fd0b 	bl	8006fbc <HAL_I2C_Mem_Write>
        st.chip_cfg.dmp_on = 0;
 80045a6:	4b05      	ldr	r3, [pc, #20]	@ (80045bc <mpu_set_dmp_state+0xc4>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 80045ae:	f7fe f869 	bl	8002684 <mpu_reset_fifo>
    }
    return 0;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	2000000c 	.word	0x2000000c
 80045c0:	200000c4 	.word	0x200000c4

080045c4 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 80045c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045cc:	23c8      	movs	r3, #200	@ 0xc8
 80045ce:	4904      	ldr	r1, [pc, #16]	@ (80045e0 <dmp_load_motion_driver_firmware+0x1c>)
 80045d0:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 80045d4:	f7ff ff08 	bl	80043e8 <mpu_load_firmware>
 80045d8:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 80045da:	4618      	mov	r0, r3
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	0800a748 	.word	0x0800a748

080045e4 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b088      	sub	sp, #32
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	4603      	mov	r3, r0
 80045ec:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80045ee:	4a6e      	ldr	r2, [pc, #440]	@ (80047a8 <dmp_set_orientation+0x1c4>)
 80045f0:	f107 0314 	add.w	r3, r7, #20
 80045f4:	6812      	ldr	r2, [r2, #0]
 80045f6:	4611      	mov	r1, r2
 80045f8:	8019      	strh	r1, [r3, #0]
 80045fa:	3302      	adds	r3, #2
 80045fc:	0c12      	lsrs	r2, r2, #16
 80045fe:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 8004600:	4a6a      	ldr	r2, [pc, #424]	@ (80047ac <dmp_set_orientation+0x1c8>)
 8004602:	f107 0310 	add.w	r3, r7, #16
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	4611      	mov	r1, r2
 800460a:	8019      	strh	r1, [r3, #0]
 800460c:	3302      	adds	r3, #2
 800460e:	0c12      	lsrs	r2, r2, #16
 8004610:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 8004612:	4a67      	ldr	r2, [pc, #412]	@ (80047b0 <dmp_set_orientation+0x1cc>)
 8004614:	f107 030c 	add.w	r3, r7, #12
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	4611      	mov	r1, r2
 800461c:	8019      	strh	r1, [r3, #0]
 800461e:	3302      	adds	r3, #2
 8004620:	0c12      	lsrs	r2, r2, #16
 8004622:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 8004624:	4a63      	ldr	r2, [pc, #396]	@ (80047b4 <dmp_set_orientation+0x1d0>)
 8004626:	f107 0308 	add.w	r3, r7, #8
 800462a:	6812      	ldr	r2, [r2, #0]
 800462c:	4611      	mov	r1, r2
 800462e:	8019      	strh	r1, [r3, #0]
 8004630:	3302      	adds	r3, #2
 8004632:	0c12      	lsrs	r2, r2, #16
 8004634:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 8004636:	88fb      	ldrh	r3, [r7, #6]
 8004638:	f003 0303 	and.w	r3, r3, #3
 800463c:	3320      	adds	r3, #32
 800463e:	443b      	add	r3, r7
 8004640:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004644:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8004646:	88fb      	ldrh	r3, [r7, #6]
 8004648:	08db      	lsrs	r3, r3, #3
 800464a:	b29b      	uxth	r3, r3
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	3320      	adds	r3, #32
 8004652:	443b      	add	r3, r7
 8004654:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004658:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	099b      	lsrs	r3, r3, #6
 800465e:	b29b      	uxth	r3, r3
 8004660:	f003 0303 	and.w	r3, r3, #3
 8004664:	3320      	adds	r3, #32
 8004666:	443b      	add	r3, r7
 8004668:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800466c:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800466e:	88fb      	ldrh	r3, [r7, #6]
 8004670:	f003 0303 	and.w	r3, r3, #3
 8004674:	3320      	adds	r3, #32
 8004676:	443b      	add	r3, r7
 8004678:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800467c:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800467e:	88fb      	ldrh	r3, [r7, #6]
 8004680:	08db      	lsrs	r3, r3, #3
 8004682:	b29b      	uxth	r3, r3
 8004684:	f003 0303 	and.w	r3, r3, #3
 8004688:	3320      	adds	r3, #32
 800468a:	443b      	add	r3, r7
 800468c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004690:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8004692:	88fb      	ldrh	r3, [r7, #6]
 8004694:	099b      	lsrs	r3, r3, #6
 8004696:	b29b      	uxth	r3, r3
 8004698:	f003 0303 	and.w	r3, r3, #3
 800469c:	3320      	adds	r3, #32
 800469e:	443b      	add	r3, r7
 80046a0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80046a4:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 80046a6:	f107 031c 	add.w	r3, r7, #28
 80046aa:	461a      	mov	r2, r3
 80046ac:	2103      	movs	r1, #3
 80046ae:	f240 4026 	movw	r0, #1062	@ 0x426
 80046b2:	f7ff fdcd 	bl	8004250 <mpu_write_mem>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d002      	beq.n	80046c2 <dmp_set_orientation+0xde>
        return -1;
 80046bc:	f04f 33ff 	mov.w	r3, #4294967295
 80046c0:	e06e      	b.n	80047a0 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 80046c2:	f107 0318 	add.w	r3, r7, #24
 80046c6:	461a      	mov	r2, r3
 80046c8:	2103      	movs	r1, #3
 80046ca:	f240 402a 	movw	r0, #1066	@ 0x42a
 80046ce:	f7ff fdbf 	bl	8004250 <mpu_write_mem>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d002      	beq.n	80046de <dmp_set_orientation+0xfa>
        return -1;
 80046d8:	f04f 33ff 	mov.w	r3, #4294967295
 80046dc:	e060      	b.n	80047a0 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 80046de:	f107 031c 	add.w	r3, r7, #28
 80046e2:	f107 020c 	add.w	r2, r7, #12
 80046e6:	6812      	ldr	r2, [r2, #0]
 80046e8:	4611      	mov	r1, r2
 80046ea:	8019      	strh	r1, [r3, #0]
 80046ec:	3302      	adds	r3, #2
 80046ee:	0c12      	lsrs	r2, r2, #16
 80046f0:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 80046f2:	f107 0318 	add.w	r3, r7, #24
 80046f6:	f107 0208 	add.w	r2, r7, #8
 80046fa:	6812      	ldr	r2, [r2, #0]
 80046fc:	4611      	mov	r1, r2
 80046fe:	8019      	strh	r1, [r3, #0]
 8004700:	3302      	adds	r3, #2
 8004702:	0c12      	lsrs	r2, r2, #16
 8004704:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 8004706:	88fb      	ldrh	r3, [r7, #6]
 8004708:	f003 0304 	and.w	r3, r3, #4
 800470c:	2b00      	cmp	r3, #0
 800470e:	d009      	beq.n	8004724 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 8004710:	7f3b      	ldrb	r3, [r7, #28]
 8004712:	f043 0301 	orr.w	r3, r3, #1
 8004716:	b2db      	uxtb	r3, r3
 8004718:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800471a:	7e3b      	ldrb	r3, [r7, #24]
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	b2db      	uxtb	r3, r3
 8004722:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 8004724:	88fb      	ldrh	r3, [r7, #6]
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b00      	cmp	r3, #0
 800472c:	d009      	beq.n	8004742 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 800472e:	7f7b      	ldrb	r3, [r7, #29]
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	b2db      	uxtb	r3, r3
 8004736:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 8004738:	7e7b      	ldrb	r3, [r7, #25]
 800473a:	f043 0301 	orr.w	r3, r3, #1
 800473e:	b2db      	uxtb	r3, r3
 8004740:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8004742:	88fb      	ldrh	r3, [r7, #6]
 8004744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004748:	2b00      	cmp	r3, #0
 800474a:	d009      	beq.n	8004760 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 800474c:	7fbb      	ldrb	r3, [r7, #30]
 800474e:	f043 0301 	orr.w	r3, r3, #1
 8004752:	b2db      	uxtb	r3, r3
 8004754:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8004756:	7ebb      	ldrb	r3, [r7, #26]
 8004758:	f043 0301 	orr.w	r3, r3, #1
 800475c:	b2db      	uxtb	r3, r3
 800475e:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8004760:	f107 031c 	add.w	r3, r7, #28
 8004764:	461a      	mov	r2, r3
 8004766:	2103      	movs	r1, #3
 8004768:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 800476c:	f7ff fd70 	bl	8004250 <mpu_write_mem>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <dmp_set_orientation+0x198>
        return -1;
 8004776:	f04f 33ff 	mov.w	r3, #4294967295
 800477a:	e011      	b.n	80047a0 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800477c:	f107 0318 	add.w	r3, r7, #24
 8004780:	461a      	mov	r2, r3
 8004782:	2103      	movs	r1, #3
 8004784:	f240 4031 	movw	r0, #1073	@ 0x431
 8004788:	f7ff fd62 	bl	8004250 <mpu_write_mem>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d002      	beq.n	8004798 <dmp_set_orientation+0x1b4>
        return -1;
 8004792:	f04f 33ff 	mov.w	r3, #4294967295
 8004796:	e003      	b.n	80047a0 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8004798:	4a07      	ldr	r2, [pc, #28]	@ (80047b8 <dmp_set_orientation+0x1d4>)
 800479a:	88fb      	ldrh	r3, [r7, #6]
 800479c:	8113      	strh	r3, [r2, #8]
    return 0;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3720      	adds	r7, #32
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	0800a6a8 	.word	0x0800a6a8
 80047ac:	0800a6ac 	.word	0x0800a6ac
 80047b0:	0800a6b0 	.word	0x0800a6b0
 80047b4:	0800a6b4 	.word	0x0800a6b4
 80047b8:	20000118 	.word	0x20000118

080047bc <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 80047bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047c0:	b08c      	sub	sp, #48	@ 0x30
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 80047c6:	4b80      	ldr	r3, [pc, #512]	@ (80049c8 <dmp_set_gyro_bias+0x20c>)
 80047c8:	891b      	ldrh	r3, [r3, #8]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	69fa      	ldr	r2, [r7, #28]
 80047d2:	4413      	add	r3, r2
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 80047d8:	4b7b      	ldr	r3, [pc, #492]	@ (80049c8 <dmp_set_gyro_bias+0x20c>)
 80047da:	891b      	ldrh	r3, [r3, #8]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 80047e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e6:	425b      	negs	r3, r3
 80047e8:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80047ea:	4b77      	ldr	r3, [pc, #476]	@ (80049c8 <dmp_set_gyro_bias+0x20c>)
 80047ec:	891b      	ldrh	r3, [r3, #8]
 80047ee:	08db      	lsrs	r3, r3, #3
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	69fa      	ldr	r2, [r7, #28]
 80047fa:	4413      	add	r3, r2
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 8004800:	4b71      	ldr	r3, [pc, #452]	@ (80049c8 <dmp_set_gyro_bias+0x20c>)
 8004802:	891b      	ldrh	r3, [r3, #8]
 8004804:	f003 0320 	and.w	r3, r3, #32
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 800480c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800480e:	425b      	negs	r3, r3
 8004810:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8004812:	4b6d      	ldr	r3, [pc, #436]	@ (80049c8 <dmp_set_gyro_bias+0x20c>)
 8004814:	891b      	ldrh	r3, [r3, #8]
 8004816:	099b      	lsrs	r3, r3, #6
 8004818:	b29b      	uxth	r3, r3
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	69fa      	ldr	r2, [r7, #28]
 8004822:	4413      	add	r3, r2
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 8004828:	4b67      	ldr	r3, [pc, #412]	@ (80049c8 <dmp_set_gyro_bias+0x20c>)
 800482a:	891b      	ldrh	r3, [r3, #8]
 800482c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 8004834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004836:	425b      	negs	r3, r3
 8004838:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 800483a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483c:	17da      	asrs	r2, r3, #31
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	617a      	str	r2, [r7, #20]
 8004842:	4b62      	ldr	r3, [pc, #392]	@ (80049cc <dmp_set_gyro_bias+0x210>)
 8004844:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004848:	460a      	mov	r2, r1
 800484a:	fb03 f202 	mul.w	r2, r3, r2
 800484e:	2300      	movs	r3, #0
 8004850:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8004854:	4601      	mov	r1, r0
 8004856:	fb01 f303 	mul.w	r3, r1, r3
 800485a:	4413      	add	r3, r2
 800485c:	4a5b      	ldr	r2, [pc, #364]	@ (80049cc <dmp_set_gyro_bias+0x210>)
 800485e:	6939      	ldr	r1, [r7, #16]
 8004860:	fba1 ab02 	umull	sl, fp, r1, r2
 8004864:	445b      	add	r3, fp
 8004866:	469b      	mov	fp, r3
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f04f 0300 	mov.w	r3, #0
 8004870:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004874:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8004878:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800487c:	4613      	mov	r3, r2
 800487e:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8004880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004882:	17da      	asrs	r2, r3, #31
 8004884:	60bb      	str	r3, [r7, #8]
 8004886:	60fa      	str	r2, [r7, #12]
 8004888:	4b50      	ldr	r3, [pc, #320]	@ (80049cc <dmp_set_gyro_bias+0x210>)
 800488a:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800488e:	465a      	mov	r2, fp
 8004890:	fb03 f202 	mul.w	r2, r3, r2
 8004894:	2300      	movs	r3, #0
 8004896:	4651      	mov	r1, sl
 8004898:	fb01 f303 	mul.w	r3, r1, r3
 800489c:	4413      	add	r3, r2
 800489e:	4a4b      	ldr	r2, [pc, #300]	@ (80049cc <dmp_set_gyro_bias+0x210>)
 80048a0:	4651      	mov	r1, sl
 80048a2:	fba1 8902 	umull	r8, r9, r1, r2
 80048a6:	444b      	add	r3, r9
 80048a8:	4699      	mov	r9, r3
 80048aa:	f04f 0200 	mov.w	r2, #0
 80048ae:	f04f 0300 	mov.w	r3, #0
 80048b2:	ea4f 7298 	mov.w	r2, r8, lsr #30
 80048b6:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 80048ba:	ea4f 73a9 	mov.w	r3, r9, asr #30
 80048be:	4613      	mov	r3, r2
 80048c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 80048c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c4:	17da      	asrs	r2, r3, #31
 80048c6:	603b      	str	r3, [r7, #0]
 80048c8:	607a      	str	r2, [r7, #4]
 80048ca:	4b40      	ldr	r3, [pc, #256]	@ (80049cc <dmp_set_gyro_bias+0x210>)
 80048cc:	e9d7 8900 	ldrd	r8, r9, [r7]
 80048d0:	464a      	mov	r2, r9
 80048d2:	fb03 f202 	mul.w	r2, r3, r2
 80048d6:	2300      	movs	r3, #0
 80048d8:	4641      	mov	r1, r8
 80048da:	fb01 f303 	mul.w	r3, r1, r3
 80048de:	4413      	add	r3, r2
 80048e0:	4a3a      	ldr	r2, [pc, #232]	@ (80049cc <dmp_set_gyro_bias+0x210>)
 80048e2:	4641      	mov	r1, r8
 80048e4:	fba1 4502 	umull	r4, r5, r1, r2
 80048e8:	442b      	add	r3, r5
 80048ea:	461d      	mov	r5, r3
 80048ec:	f04f 0200 	mov.w	r2, #0
 80048f0:	f04f 0300 	mov.w	r3, #0
 80048f4:	0fa2      	lsrs	r2, r4, #30
 80048f6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80048fa:	17ab      	asrs	r3, r5, #30
 80048fc:	4613      	mov	r3, r2
 80048fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 8004900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004902:	161b      	asrs	r3, r3, #24
 8004904:	b2db      	uxtb	r3, r3
 8004906:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800490a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490c:	141b      	asrs	r3, r3, #16
 800490e:	b2db      	uxtb	r3, r3
 8004910:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 8004914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004916:	121b      	asrs	r3, r3, #8
 8004918:	b2db      	uxtb	r3, r3
 800491a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 800491e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004920:	b2db      	uxtb	r3, r3
 8004922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 8004926:	f107 0320 	add.w	r3, r7, #32
 800492a:	461a      	mov	r2, r3
 800492c:	2104      	movs	r1, #4
 800492e:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 8004932:	f7ff fc8d 	bl	8004250 <mpu_write_mem>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <dmp_set_gyro_bias+0x186>
        return -1;
 800493c:	f04f 33ff 	mov.w	r3, #4294967295
 8004940:	e03c      	b.n	80049bc <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8004942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004944:	161b      	asrs	r3, r3, #24
 8004946:	b2db      	uxtb	r3, r3
 8004948:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 800494c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494e:	141b      	asrs	r3, r3, #16
 8004950:	b2db      	uxtb	r3, r3
 8004952:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8004956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004958:	121b      	asrs	r3, r3, #8
 800495a:	b2db      	uxtb	r3, r3
 800495c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8004960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004962:	b2db      	uxtb	r3, r3
 8004964:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8004968:	f107 0320 	add.w	r3, r7, #32
 800496c:	461a      	mov	r2, r3
 800496e:	2104      	movs	r1, #4
 8004970:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8004974:	f7ff fc6c 	bl	8004250 <mpu_write_mem>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d002      	beq.n	8004984 <dmp_set_gyro_bias+0x1c8>
        return -1;
 800497e:	f04f 33ff 	mov.w	r3, #4294967295
 8004982:	e01b      	b.n	80049bc <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8004984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004986:	161b      	asrs	r3, r3, #24
 8004988:	b2db      	uxtb	r3, r3
 800498a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 800498e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004990:	141b      	asrs	r3, r3, #16
 8004992:	b2db      	uxtb	r3, r3
 8004994:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8004998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800499a:	121b      	asrs	r3, r3, #8
 800499c:	b2db      	uxtb	r3, r3
 800499e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 80049a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 80049aa:	f107 0320 	add.w	r3, r7, #32
 80049ae:	461a      	mov	r2, r3
 80049b0:	2104      	movs	r1, #4
 80049b2:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 80049b6:	f7ff fc4b 	bl	8004250 <mpu_write_mem>
 80049ba:	4603      	mov	r3, r0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3730      	adds	r7, #48	@ 0x30
 80049c0:	46bd      	mov	sp, r7
 80049c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049c6:	bf00      	nop
 80049c8:	20000118 	.word	0x20000118
 80049cc:	02cae309 	.word	0x02cae309

080049d0 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 80049d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d4:	b094      	sub	sp, #80	@ 0x50
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 80049da:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 80049de:	4618      	mov	r0, r3
 80049e0:	f7fe fa58 	bl	8002e94 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 80049e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	2200      	movs	r2, #0
 80049ea:	613b      	str	r3, [r7, #16]
 80049ec:	617a      	str	r2, [r7, #20]
 80049ee:	f04f 0200 	mov.w	r2, #0
 80049f2:	f04f 0300 	mov.w	r3, #0
 80049f6:	6979      	ldr	r1, [r7, #20]
 80049f8:	03cb      	lsls	r3, r1, #15
 80049fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049fe:	4684      	mov	ip, r0
 8004a00:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8004a04:	4601      	mov	r1, r0
 8004a06:	03ca      	lsls	r2, r1, #15
 8004a08:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();
    __NOP();
 8004a0c:	bf00      	nop

    accel_bias_body[0] = bias[dmp.orient & 3];
 8004a0e:	4b72      	ldr	r3, [pc, #456]	@ (8004bd8 <dmp_set_accel_bias+0x208>)
 8004a10:	891b      	ldrh	r3, [r3, #8]
 8004a12:	f003 0303 	and.w	r3, r3, #3
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a1a:	4413      	add	r3, r2
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8004a20:	4b6d      	ldr	r3, [pc, #436]	@ (8004bd8 <dmp_set_accel_bias+0x208>)
 8004a22:	891b      	ldrh	r3, [r3, #8]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d002      	beq.n	8004a32 <dmp_set_accel_bias+0x62>
        accel_bias_body[0] *= -1;
 8004a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a2e:	425b      	negs	r3, r3
 8004a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8004a32:	4b69      	ldr	r3, [pc, #420]	@ (8004bd8 <dmp_set_accel_bias+0x208>)
 8004a34:	891b      	ldrh	r3, [r3, #8]
 8004a36:	08db      	lsrs	r3, r3, #3
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	f003 0303 	and.w	r3, r3, #3
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a42:	4413      	add	r3, r2
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8004a48:	4b63      	ldr	r3, [pc, #396]	@ (8004bd8 <dmp_set_accel_bias+0x208>)
 8004a4a:	891b      	ldrh	r3, [r3, #8]
 8004a4c:	f003 0320 	and.w	r3, r3, #32
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <dmp_set_accel_bias+0x8a>
        accel_bias_body[1] *= -1;
 8004a54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a56:	425b      	negs	r3, r3
 8004a58:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8004a5a:	4b5f      	ldr	r3, [pc, #380]	@ (8004bd8 <dmp_set_accel_bias+0x208>)
 8004a5c:	891b      	ldrh	r3, [r3, #8]
 8004a5e:	099b      	lsrs	r3, r3, #6
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a6a:	4413      	add	r3, r2
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8004a70:	4b59      	ldr	r3, [pc, #356]	@ (8004bd8 <dmp_set_accel_bias+0x208>)
 8004a72:	891b      	ldrh	r3, [r3, #8]
 8004a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d002      	beq.n	8004a82 <dmp_set_accel_bias+0xb2>
        accel_bias_body[2] *= -1;
 8004a7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a7e:	425b      	negs	r3, r3
 8004a80:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8004a82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a84:	17da      	asrs	r2, r3, #31
 8004a86:	61bb      	str	r3, [r7, #24]
 8004a88:	61fa      	str	r2, [r7, #28]
 8004a8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a90:	460a      	mov	r2, r1
 8004a92:	fb02 f203 	mul.w	r2, r2, r3
 8004a96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a98:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8004a9c:	4601      	mov	r1, r0
 8004a9e:	fb01 f303 	mul.w	r3, r1, r3
 8004aa2:	4413      	add	r3, r2
 8004aa4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004aa6:	69b9      	ldr	r1, [r7, #24]
 8004aa8:	fba2 ab01 	umull	sl, fp, r2, r1
 8004aac:	445b      	add	r3, fp
 8004aae:	469b      	mov	fp, r3
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8004abc:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8004ac0:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8004ac4:	4613      	mov	r3, r2
 8004ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8004ac8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004aca:	17da      	asrs	r2, r3, #31
 8004acc:	60bb      	str	r3, [r7, #8]
 8004ace:	60fa      	str	r2, [r7, #12]
 8004ad0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ad2:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004ad6:	465a      	mov	r2, fp
 8004ad8:	fb02 f203 	mul.w	r2, r2, r3
 8004adc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ade:	4651      	mov	r1, sl
 8004ae0:	fb01 f303 	mul.w	r3, r1, r3
 8004ae4:	4413      	add	r3, r2
 8004ae6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ae8:	4651      	mov	r1, sl
 8004aea:	fba2 8901 	umull	r8, r9, r2, r1
 8004aee:	444b      	add	r3, r9
 8004af0:	4699      	mov	r9, r3
 8004af2:	f04f 0200 	mov.w	r2, #0
 8004af6:	f04f 0300 	mov.w	r3, #0
 8004afa:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8004afe:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8004b02:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8004b06:	4613      	mov	r3, r2
 8004b08:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8004b0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b0c:	17da      	asrs	r2, r3, #31
 8004b0e:	603b      	str	r3, [r7, #0]
 8004b10:	607a      	str	r2, [r7, #4]
 8004b12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b14:	e9d7 8900 	ldrd	r8, r9, [r7]
 8004b18:	464a      	mov	r2, r9
 8004b1a:	fb02 f203 	mul.w	r2, r2, r3
 8004b1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b20:	4641      	mov	r1, r8
 8004b22:	fb01 f303 	mul.w	r3, r1, r3
 8004b26:	4413      	add	r3, r2
 8004b28:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b2a:	4641      	mov	r1, r8
 8004b2c:	fba2 4501 	umull	r4, r5, r2, r1
 8004b30:	442b      	add	r3, r5
 8004b32:	461d      	mov	r5, r3
 8004b34:	f04f 0200 	mov.w	r2, #0
 8004b38:	f04f 0300 	mov.w	r3, #0
 8004b3c:	0fa2      	lsrs	r2, r4, #30
 8004b3e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004b42:	17ab      	asrs	r3, r5, #30
 8004b44:	4613      	mov	r3, r2
 8004b46:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8004b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b4a:	161b      	asrs	r3, r3, #24
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8004b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b54:	141b      	asrs	r3, r3, #16
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8004b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b5e:	121b      	asrs	r3, r3, #8
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8004b66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8004b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b70:	161b      	asrs	r3, r3, #24
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8004b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b7a:	141b      	asrs	r3, r3, #16
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8004b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b84:	121b      	asrs	r3, r3, #8
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8004b8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8004b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b96:	161b      	asrs	r3, r3, #24
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8004b9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ba0:	141b      	asrs	r3, r3, #16
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8004ba8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004baa:	121b      	asrs	r3, r3, #8
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8004bb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8004bba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	210c      	movs	r1, #12
 8004bc2:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8004bc6:	f7ff fb43 	bl	8004250 <mpu_write_mem>
 8004bca:	4603      	mov	r3, r0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3750      	adds	r7, #80	@ 0x50
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bd6:	bf00      	nop
 8004bd8:	20000118 	.word	0x20000118

08004bdc <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b088      	sub	sp, #32
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8004be6:	4a1f      	ldr	r2, [pc, #124]	@ (8004c64 <dmp_set_fifo_rate+0x88>)
 8004be8:	f107 0310 	add.w	r3, r7, #16
 8004bec:	ca07      	ldmia	r2, {r0, r1, r2}
 8004bee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8004bf2:	88fb      	ldrh	r3, [r7, #6]
 8004bf4:	2bc8      	cmp	r3, #200	@ 0xc8
 8004bf6:	d902      	bls.n	8004bfe <dmp_set_fifo_rate+0x22>
        return -1;
 8004bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bfc:	e02e      	b.n	8004c5c <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8004bfe:	88fb      	ldrh	r3, [r7, #6]
 8004c00:	22c8      	movs	r2, #200	@ 0xc8
 8004c02:	fb92 f3f3 	sdiv	r3, r2, r3
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8004c0c:	8bfb      	ldrh	r3, [r7, #30]
 8004c0e:	0a1b      	lsrs	r3, r3, #8
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8004c16:	8bfb      	ldrh	r3, [r7, #30]
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8004c1c:	f107 0308 	add.w	r3, r7, #8
 8004c20:	461a      	mov	r2, r3
 8004c22:	2102      	movs	r1, #2
 8004c24:	f240 2016 	movw	r0, #534	@ 0x216
 8004c28:	f7ff fb12 	bl	8004250 <mpu_write_mem>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d002      	beq.n	8004c38 <dmp_set_fifo_rate+0x5c>
        return -1;
 8004c32:	f04f 33ff 	mov.w	r3, #4294967295
 8004c36:	e011      	b.n	8004c5c <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8004c38:	f107 0310 	add.w	r3, r7, #16
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	210c      	movs	r1, #12
 8004c40:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8004c44:	f7ff fb04 	bl	8004250 <mpu_write_mem>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <dmp_set_fifo_rate+0x78>
        return -1;
 8004c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c52:	e003      	b.n	8004c5c <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8004c54:	4a04      	ldr	r2, [pc, #16]	@ (8004c68 <dmp_set_fifo_rate+0x8c>)
 8004c56:	88fb      	ldrh	r3, [r7, #6]
 8004c58:	8193      	strh	r3, [r2, #12]
    return 0;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3720      	adds	r7, #32
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	0800a6b8 	.word	0x0800a6b8
 8004c68:	20000118 	.word	0x20000118

08004c6c <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	4603      	mov	r3, r0
 8004c74:	460a      	mov	r2, r1
 8004c76:	71fb      	strb	r3, [r7, #7]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8004c7c:	79fb      	ldrb	r3, [r7, #7]
 8004c7e:	f003 0307 	and.w	r3, r3, #7
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d003      	beq.n	8004c8e <dmp_set_tap_thresh+0x22>
 8004c86:	88bb      	ldrh	r3, [r7, #4]
 8004c88:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8004c8c:	d902      	bls.n	8004c94 <dmp_set_tap_thresh+0x28>
        return -1;
 8004c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c92:	e107      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8004c94:	88bb      	ldrh	r3, [r7, #4]
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fc f838 	bl	8000d0c <__aeabi_ui2f>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	4983      	ldr	r1, [pc, #524]	@ (8004eac <dmp_set_tap_thresh+0x240>)
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7fc f93f 	bl	8000f24 <__aeabi_fdiv>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8004caa:	f107 030b 	add.w	r3, r7, #11
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7fd feec 	bl	8002a8c <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8004cb4:	7afb      	ldrb	r3, [r7, #11]
 8004cb6:	3b02      	subs	r3, #2
 8004cb8:	2b0e      	cmp	r3, #14
 8004cba:	d879      	bhi.n	8004db0 <dmp_set_tap_thresh+0x144>
 8004cbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc4 <dmp_set_tap_thresh+0x58>)
 8004cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc2:	bf00      	nop
 8004cc4:	08004d01 	.word	0x08004d01
 8004cc8:	08004db1 	.word	0x08004db1
 8004ccc:	08004d2d 	.word	0x08004d2d
 8004cd0:	08004db1 	.word	0x08004db1
 8004cd4:	08004db1 	.word	0x08004db1
 8004cd8:	08004db1 	.word	0x08004db1
 8004cdc:	08004d59 	.word	0x08004d59
 8004ce0:	08004db1 	.word	0x08004db1
 8004ce4:	08004db1 	.word	0x08004db1
 8004ce8:	08004db1 	.word	0x08004db1
 8004cec:	08004db1 	.word	0x08004db1
 8004cf0:	08004db1 	.word	0x08004db1
 8004cf4:	08004db1 	.word	0x08004db1
 8004cf8:	08004db1 	.word	0x08004db1
 8004cfc:	08004d85 	.word	0x08004d85
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8004d00:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8004d04:	6938      	ldr	r0, [r7, #16]
 8004d06:	f7fc f859 	bl	8000dbc <__aeabi_fmul>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fc fa41 	bl	8001194 <__aeabi_f2uiz>
 8004d12:	4603      	mov	r3, r0
 8004d14:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8004d16:	4966      	ldr	r1, [pc, #408]	@ (8004eb0 <dmp_set_tap_thresh+0x244>)
 8004d18:	6938      	ldr	r0, [r7, #16]
 8004d1a:	f7fc f84f 	bl	8000dbc <__aeabi_fmul>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fc fa37 	bl	8001194 <__aeabi_f2uiz>
 8004d26:	4603      	mov	r3, r0
 8004d28:	82bb      	strh	r3, [r7, #20]
        break;
 8004d2a:	e044      	b.n	8004db6 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8004d2c:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8004d30:	6938      	ldr	r0, [r7, #16]
 8004d32:	f7fc f843 	bl	8000dbc <__aeabi_fmul>
 8004d36:	4603      	mov	r3, r0
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f7fc fa2b 	bl	8001194 <__aeabi_f2uiz>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8004d42:	495c      	ldr	r1, [pc, #368]	@ (8004eb4 <dmp_set_tap_thresh+0x248>)
 8004d44:	6938      	ldr	r0, [r7, #16]
 8004d46:	f7fc f839 	bl	8000dbc <__aeabi_fmul>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7fc fa21 	bl	8001194 <__aeabi_f2uiz>
 8004d52:	4603      	mov	r3, r0
 8004d54:	82bb      	strh	r3, [r7, #20]
        break;
 8004d56:	e02e      	b.n	8004db6 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8004d58:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8004d5c:	6938      	ldr	r0, [r7, #16]
 8004d5e:	f7fc f82d 	bl	8000dbc <__aeabi_fmul>
 8004d62:	4603      	mov	r3, r0
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fc fa15 	bl	8001194 <__aeabi_f2uiz>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8004d6e:	4952      	ldr	r1, [pc, #328]	@ (8004eb8 <dmp_set_tap_thresh+0x24c>)
 8004d70:	6938      	ldr	r0, [r7, #16]
 8004d72:	f7fc f823 	bl	8000dbc <__aeabi_fmul>
 8004d76:	4603      	mov	r3, r0
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f7fc fa0b 	bl	8001194 <__aeabi_f2uiz>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	82bb      	strh	r3, [r7, #20]
        break;
 8004d82:	e018      	b.n	8004db6 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8004d84:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8004d88:	6938      	ldr	r0, [r7, #16]
 8004d8a:	f7fc f817 	bl	8000dbc <__aeabi_fmul>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fc f9ff 	bl	8001194 <__aeabi_f2uiz>
 8004d96:	4603      	mov	r3, r0
 8004d98:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8004d9a:	4948      	ldr	r1, [pc, #288]	@ (8004ebc <dmp_set_tap_thresh+0x250>)
 8004d9c:	6938      	ldr	r0, [r7, #16]
 8004d9e:	f7fc f80d 	bl	8000dbc <__aeabi_fmul>
 8004da2:	4603      	mov	r3, r0
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7fc f9f5 	bl	8001194 <__aeabi_f2uiz>
 8004daa:	4603      	mov	r3, r0
 8004dac:	82bb      	strh	r3, [r7, #20]
        break;
 8004dae:	e002      	b.n	8004db6 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8004db0:	f04f 33ff 	mov.w	r3, #4294967295
 8004db4:	e076      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8004db6:	8afb      	ldrh	r3, [r7, #22]
 8004db8:	0a1b      	lsrs	r3, r3, #8
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8004dc0:	8afb      	ldrh	r3, [r7, #22]
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8004dc6:	8abb      	ldrh	r3, [r7, #20]
 8004dc8:	0a1b      	lsrs	r3, r3, #8
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8004dd0:	8abb      	ldrh	r3, [r7, #20]
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8004dd6:	79fb      	ldrb	r3, [r7, #7]
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d01c      	beq.n	8004e1a <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8004de0:	f107 030c 	add.w	r3, r7, #12
 8004de4:	461a      	mov	r2, r3
 8004de6:	2102      	movs	r1, #2
 8004de8:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8004dec:	f7ff fa30 	bl	8004250 <mpu_write_mem>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d002      	beq.n	8004dfc <dmp_set_tap_thresh+0x190>
            return -1;
 8004df6:	f04f 33ff 	mov.w	r3, #4294967295
 8004dfa:	e053      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8004dfc:	f107 030c 	add.w	r3, r7, #12
 8004e00:	3302      	adds	r3, #2
 8004e02:	461a      	mov	r2, r3
 8004e04:	2102      	movs	r1, #2
 8004e06:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8004e0a:	f7ff fa21 	bl	8004250 <mpu_write_mem>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <dmp_set_tap_thresh+0x1ae>
            return -1;
 8004e14:	f04f 33ff 	mov.w	r3, #4294967295
 8004e18:	e044      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8004e1a:	79fb      	ldrb	r3, [r7, #7]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d01c      	beq.n	8004e5e <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8004e24:	f107 030c 	add.w	r3, r7, #12
 8004e28:	461a      	mov	r2, r3
 8004e2a:	2102      	movs	r1, #2
 8004e2c:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8004e30:	f7ff fa0e 	bl	8004250 <mpu_write_mem>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d002      	beq.n	8004e40 <dmp_set_tap_thresh+0x1d4>
            return -1;
 8004e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e3e:	e031      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8004e40:	f107 030c 	add.w	r3, r7, #12
 8004e44:	3302      	adds	r3, #2
 8004e46:	461a      	mov	r2, r3
 8004e48:	2102      	movs	r1, #2
 8004e4a:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8004e4e:	f7ff f9ff 	bl	8004250 <mpu_write_mem>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <dmp_set_tap_thresh+0x1f2>
            return -1;
 8004e58:	f04f 33ff 	mov.w	r3, #4294967295
 8004e5c:	e022      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8004e5e:	79fb      	ldrb	r3, [r7, #7]
 8004e60:	f003 0304 	and.w	r3, r3, #4
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d01c      	beq.n	8004ea2 <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8004e68:	f107 030c 	add.w	r3, r7, #12
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	2102      	movs	r1, #2
 8004e70:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8004e74:	f7ff f9ec 	bl	8004250 <mpu_write_mem>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d002      	beq.n	8004e84 <dmp_set_tap_thresh+0x218>
            return -1;
 8004e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e82:	e00f      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8004e84:	f107 030c 	add.w	r3, r7, #12
 8004e88:	3302      	adds	r3, #2
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	2102      	movs	r1, #2
 8004e8e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004e92:	f7ff f9dd 	bl	8004250 <mpu_write_mem>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d002      	beq.n	8004ea2 <dmp_set_tap_thresh+0x236>
            return -1;
 8004e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea0:	e000      	b.n	8004ea4 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	43480000 	.word	0x43480000
 8004eb0:	46400000 	.word	0x46400000
 8004eb4:	45c00000 	.word	0x45c00000
 8004eb8:	45400000 	.word	0x45400000
 8004ebc:	44c00000 	.word	0x44c00000

08004ec0 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d004      	beq.n	8004ee2 <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8004ed8:	7bfb      	ldrb	r3, [r7, #15]
 8004eda:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8004ee2:	79fb      	ldrb	r3, [r7, #7]
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d004      	beq.n	8004ef6 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8004eec:	7bfb      	ldrb	r3, [r7, #15]
 8004eee:	f043 030c 	orr.w	r3, r3, #12
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	f003 0304 	and.w	r3, r3, #4
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d004      	beq.n	8004f0a <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	f043 0303 	orr.w	r3, r3, #3
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8004f0a:	f107 030f 	add.w	r3, r7, #15
 8004f0e:	461a      	mov	r2, r3
 8004f10:	2101      	movs	r1, #1
 8004f12:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8004f16:	f7ff f99b 	bl	8004250 <mpu_write_mem>
 8004f1a:	4603      	mov	r3, r0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8004f2e:	79fb      	ldrb	r3, [r7, #7]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d102      	bne.n	8004f3a <dmp_set_tap_count+0x16>
        min_taps = 1;
 8004f34:	2301      	movs	r3, #1
 8004f36:	71fb      	strb	r3, [r7, #7]
 8004f38:	e004      	b.n	8004f44 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8004f3a:	79fb      	ldrb	r3, [r7, #7]
 8004f3c:	2b04      	cmp	r3, #4
 8004f3e:	d901      	bls.n	8004f44 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8004f40:	2304      	movs	r3, #4
 8004f42:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8004f44:	79fb      	ldrb	r3, [r7, #7]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	b2db      	uxtb	r3, r3
 8004f4a:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8004f4c:	f107 030f 	add.w	r3, r7, #15
 8004f50:	461a      	mov	r2, r3
 8004f52:	2101      	movs	r1, #1
 8004f54:	f240 104f 	movw	r0, #335	@ 0x14f
 8004f58:	f7ff f97a 	bl	8004250 <mpu_write_mem>
 8004f5c:	4603      	mov	r3, r0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	4603      	mov	r3, r0
 8004f70:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004f72:	88fb      	ldrh	r3, [r7, #6]
 8004f74:	4a0c      	ldr	r2, [pc, #48]	@ (8004fa8 <dmp_set_tap_time+0x40>)
 8004f76:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7a:	089b      	lsrs	r3, r3, #2
 8004f7c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004f7e:	89fb      	ldrh	r3, [r7, #14]
 8004f80:	0a1b      	lsrs	r3, r3, #8
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004f88:	89fb      	ldrh	r3, [r7, #14]
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 8004f8e:	f107 030c 	add.w	r3, r7, #12
 8004f92:	461a      	mov	r2, r3
 8004f94:	2102      	movs	r1, #2
 8004f96:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8004f9a:	f7ff f959 	bl	8004250 <mpu_write_mem>
 8004f9e:	4603      	mov	r3, r0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3710      	adds	r7, #16
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	cccccccd 	.word	0xcccccccd

08004fac <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8004fb6:	88fb      	ldrh	r3, [r7, #6]
 8004fb8:	4a0c      	ldr	r2, [pc, #48]	@ (8004fec <dmp_set_tap_time_multi+0x40>)
 8004fba:	fba2 2303 	umull	r2, r3, r2, r3
 8004fbe:	089b      	lsrs	r3, r3, #2
 8004fc0:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 8004fc2:	89fb      	ldrh	r3, [r7, #14]
 8004fc4:	0a1b      	lsrs	r3, r3, #8
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8004fcc:	89fb      	ldrh	r3, [r7, #14]
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 8004fd2:	f107 030c 	add.w	r3, r7, #12
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	2102      	movs	r1, #2
 8004fda:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 8004fde:	f7ff f937 	bl	8004250 <mpu_write_mem>
 8004fe2:	4603      	mov	r3, r0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	cccccccd 	.word	0xcccccccd

08004ff0 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a13      	ldr	r2, [pc, #76]	@ (800504c <dmp_set_shake_reject_thresh+0x5c>)
 8005000:	fb82 1203 	smull	r1, r2, r2, r3
 8005004:	1192      	asrs	r2, r2, #6
 8005006:	17db      	asrs	r3, r3, #31
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	887a      	ldrh	r2, [r7, #2]
 800500c:	fb02 f303 	mul.w	r3, r2, r3
 8005010:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	161b      	asrs	r3, r3, #24
 8005016:	b2db      	uxtb	r3, r3
 8005018:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	141b      	asrs	r3, r3, #16
 800501e:	b2db      	uxtb	r3, r3
 8005020:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	121b      	asrs	r3, r3, #8
 8005026:	b2db      	uxtb	r3, r3
 8005028:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	b2db      	uxtb	r3, r3
 800502e:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 8005030:	f107 0308 	add.w	r3, r7, #8
 8005034:	461a      	mov	r2, r3
 8005036:	2104      	movs	r1, #4
 8005038:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 800503c:	f7ff f908 	bl	8004250 <mpu_write_mem>
 8005040:	4603      	mov	r3, r0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	10624dd3 	.word	0x10624dd3

08005050 <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	4603      	mov	r3, r0
 8005058:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800505a:	88fb      	ldrh	r3, [r7, #6]
 800505c:	4a0c      	ldr	r2, [pc, #48]	@ (8005090 <dmp_set_shake_reject_time+0x40>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	089b      	lsrs	r3, r3, #2
 8005064:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8005066:	88fb      	ldrh	r3, [r7, #6]
 8005068:	0a1b      	lsrs	r3, r3, #8
 800506a:	b29b      	uxth	r3, r3
 800506c:	b2db      	uxtb	r3, r3
 800506e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8005070:	88fb      	ldrh	r3, [r7, #6]
 8005072:	b2db      	uxtb	r3, r3
 8005074:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8005076:	f107 030c 	add.w	r3, r7, #12
 800507a:	461a      	mov	r2, r3
 800507c:	2102      	movs	r1, #2
 800507e:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 8005082:	f7ff f8e5 	bl	8004250 <mpu_write_mem>
 8005086:	4603      	mov	r3, r0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	cccccccd 	.word	0xcccccccd

08005094 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	4603      	mov	r3, r0
 800509c:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800509e:	88fb      	ldrh	r3, [r7, #6]
 80050a0:	4a0c      	ldr	r2, [pc, #48]	@ (80050d4 <dmp_set_shake_reject_timeout+0x40>)
 80050a2:	fba2 2303 	umull	r2, r3, r2, r3
 80050a6:	089b      	lsrs	r3, r3, #2
 80050a8:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 80050aa:	88fb      	ldrh	r3, [r7, #6]
 80050ac:	0a1b      	lsrs	r3, r3, #8
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 80050b4:	88fb      	ldrh	r3, [r7, #6]
 80050b6:	b2db      	uxtb	r3, r3
 80050b8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 80050ba:	f107 030c 	add.w	r3, r7, #12
 80050be:	461a      	mov	r2, r3
 80050c0:	2102      	movs	r1, #2
 80050c2:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 80050c6:	f7ff f8c3 	bl	8004250 <mpu_write_mem>
 80050ca:	4603      	mov	r3, r0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	cccccccd 	.word	0xcccccccd

080050d8 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 80050e2:	2302      	movs	r3, #2
 80050e4:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80050e6:	23ca      	movs	r3, #202	@ 0xca
 80050e8:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80050ea:	23e3      	movs	r3, #227	@ 0xe3
 80050ec:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80050ee:	2309      	movs	r3, #9
 80050f0:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80050f2:	f107 030c 	add.w	r3, r7, #12
 80050f6:	461a      	mov	r2, r3
 80050f8:	2104      	movs	r1, #4
 80050fa:	2068      	movs	r0, #104	@ 0x68
 80050fc:	f7ff f8a8 	bl	8004250 <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 8005100:	23a3      	movs	r3, #163	@ 0xa3
 8005102:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8005104:	88fb      	ldrh	r3, [r7, #6]
 8005106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800510a:	2b00      	cmp	r3, #0
 800510c:	d006      	beq.n	800511c <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 800510e:	23c0      	movs	r3, #192	@ 0xc0
 8005110:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 8005112:	23c8      	movs	r3, #200	@ 0xc8
 8005114:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 8005116:	23c2      	movs	r3, #194	@ 0xc2
 8005118:	73fb      	strb	r3, [r7, #15]
 800511a:	e005      	b.n	8005128 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 800511c:	23a3      	movs	r3, #163	@ 0xa3
 800511e:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 8005120:	23a3      	movs	r3, #163	@ 0xa3
 8005122:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 8005124:	23a3      	movs	r3, #163	@ 0xa3
 8005126:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8005128:	88fb      	ldrh	r3, [r7, #6]
 800512a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800512e:	2b00      	cmp	r3, #0
 8005130:	d006      	beq.n	8005140 <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 8005132:	23c4      	movs	r3, #196	@ 0xc4
 8005134:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 8005136:	23cc      	movs	r3, #204	@ 0xcc
 8005138:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 800513a:	23c6      	movs	r3, #198	@ 0xc6
 800513c:	74bb      	strb	r3, [r7, #18]
 800513e:	e005      	b.n	800514c <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 8005140:	23a3      	movs	r3, #163	@ 0xa3
 8005142:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8005144:	23a3      	movs	r3, #163	@ 0xa3
 8005146:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8005148:	23a3      	movs	r3, #163	@ 0xa3
 800514a:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 800514c:	23a3      	movs	r3, #163	@ 0xa3
 800514e:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 8005150:	23a3      	movs	r3, #163	@ 0xa3
 8005152:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8005154:	23a3      	movs	r3, #163	@ 0xa3
 8005156:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8005158:	f107 030c 	add.w	r3, r7, #12
 800515c:	461a      	mov	r2, r3
 800515e:	210a      	movs	r1, #10
 8005160:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8005164:	f7ff f874 	bl	8004250 <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8005168:	88fb      	ldrh	r3, [r7, #6]
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d002      	beq.n	8005178 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 8005172:	2320      	movs	r3, #32
 8005174:	733b      	strb	r3, [r7, #12]
 8005176:	e001      	b.n	800517c <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8005178:	23d8      	movs	r3, #216	@ 0xd8
 800517a:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 800517c:	f107 030c 	add.w	r3, r7, #12
 8005180:	461a      	mov	r2, r3
 8005182:	2101      	movs	r1, #1
 8005184:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8005188:	f7ff f862 	bl	8004250 <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 800518c:	88fb      	ldrh	r3, [r7, #6]
 800518e:	f003 0320 	and.w	r3, r3, #32
 8005192:	2b00      	cmp	r3, #0
 8005194:	d003      	beq.n	800519e <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8005196:	2001      	movs	r0, #1
 8005198:	f000 f8c6 	bl	8005328 <dmp_enable_gyro_cal>
 800519c:	e002      	b.n	80051a4 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800519e:	2000      	movs	r0, #0
 80051a0:	f000 f8c2 	bl	8005328 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80051a4:	88fb      	ldrh	r3, [r7, #6]
 80051a6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d01d      	beq.n	80051ea <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 80051ae:	88fb      	ldrh	r3, [r7, #6]
 80051b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d008      	beq.n	80051ca <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 80051b8:	23b2      	movs	r3, #178	@ 0xb2
 80051ba:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 80051bc:	238b      	movs	r3, #139	@ 0x8b
 80051be:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 80051c0:	23b6      	movs	r3, #182	@ 0xb6
 80051c2:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 80051c4:	239b      	movs	r3, #155	@ 0x9b
 80051c6:	73fb      	strb	r3, [r7, #15]
 80051c8:	e007      	b.n	80051da <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 80051ca:	23b0      	movs	r3, #176	@ 0xb0
 80051cc:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 80051ce:	2380      	movs	r3, #128	@ 0x80
 80051d0:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 80051d2:	23b4      	movs	r3, #180	@ 0xb4
 80051d4:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 80051d6:	2390      	movs	r3, #144	@ 0x90
 80051d8:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 80051da:	f107 030c 	add.w	r3, r7, #12
 80051de:	461a      	mov	r2, r3
 80051e0:	2104      	movs	r1, #4
 80051e2:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80051e6:	f7ff f833 	bl	8004250 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80051ea:	88fb      	ldrh	r3, [r7, #6]
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d025      	beq.n	8005240 <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80051f4:	23f8      	movs	r3, #248	@ 0xf8
 80051f6:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80051f8:	f107 030c 	add.w	r3, r7, #12
 80051fc:	461a      	mov	r2, r3
 80051fe:	2101      	movs	r1, #1
 8005200:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8005204:	f7ff f824 	bl	8004250 <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 8005208:	21fa      	movs	r1, #250	@ 0xfa
 800520a:	2007      	movs	r0, #7
 800520c:	f7ff fd2e 	bl	8004c6c <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 8005210:	2007      	movs	r0, #7
 8005212:	f7ff fe55 	bl	8004ec0 <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 8005216:	2001      	movs	r0, #1
 8005218:	f7ff fe84 	bl	8004f24 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800521c:	2064      	movs	r0, #100	@ 0x64
 800521e:	f7ff fea3 	bl	8004f68 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 8005222:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005226:	f7ff fec1 	bl	8004fac <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800522a:	21c8      	movs	r1, #200	@ 0xc8
 800522c:	483c      	ldr	r0, [pc, #240]	@ (8005320 <dmp_enable_feature+0x248>)
 800522e:	f7ff fedf 	bl	8004ff0 <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 8005232:	2028      	movs	r0, #40	@ 0x28
 8005234:	f7ff ff0c 	bl	8005050 <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 8005238:	200a      	movs	r0, #10
 800523a:	f7ff ff2b 	bl	8005094 <dmp_set_shake_reject_timeout>
 800523e:	e009      	b.n	8005254 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 8005240:	23d8      	movs	r3, #216	@ 0xd8
 8005242:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8005244:	f107 030c 	add.w	r3, r7, #12
 8005248:	461a      	mov	r2, r3
 800524a:	2101      	movs	r1, #1
 800524c:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 8005250:	f7fe fffe 	bl	8004250 <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8005254:	88fb      	ldrh	r3, [r7, #6]
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b00      	cmp	r3, #0
 800525c:	d002      	beq.n	8005264 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800525e:	23d9      	movs	r3, #217	@ 0xd9
 8005260:	733b      	strb	r3, [r7, #12]
 8005262:	e001      	b.n	8005268 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8005264:	23d8      	movs	r3, #216	@ 0xd8
 8005266:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8005268:	f107 030c 	add.w	r3, r7, #12
 800526c:	461a      	mov	r2, r3
 800526e:	2101      	movs	r1, #1
 8005270:	f240 703d 	movw	r0, #1853	@ 0x73d
 8005274:	f7fe ffec 	bl	8004250 <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8005278:	88fb      	ldrh	r3, [r7, #6]
 800527a:	f003 0304 	and.w	r3, r3, #4
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 8005282:	2001      	movs	r0, #1
 8005284:	f000 f880 	bl	8005388 <dmp_enable_lp_quat>
 8005288:	e002      	b.n	8005290 <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800528a:	2000      	movs	r0, #0
 800528c:	f000 f87c 	bl	8005388 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 8005290:	88fb      	ldrh	r3, [r7, #6]
 8005292:	f003 0310 	and.w	r3, r3, #16
 8005296:	2b00      	cmp	r3, #0
 8005298:	d003      	beq.n	80052a2 <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800529a:	2001      	movs	r0, #1
 800529c:	f000 f89b 	bl	80053d6 <dmp_enable_6x_lp_quat>
 80052a0:	e002      	b.n	80052a8 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 80052a2:	2000      	movs	r0, #0
 80052a4:	f000 f897 	bl	80053d6 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	f043 0308 	orr.w	r3, r3, #8
 80052ae:	b29a      	uxth	r2, r3
 80052b0:	4b1c      	ldr	r3, [pc, #112]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052b2:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 80052b4:	f7fd f9e6 	bl	8002684 <mpu_reset_fifo>

    dmp.packet_length = 0;
 80052b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 80052be:	88fb      	ldrh	r3, [r7, #6]
 80052c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 80052c8:	4b16      	ldr	r3, [pc, #88]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052ca:	7b9b      	ldrb	r3, [r3, #14]
 80052cc:	3306      	adds	r3, #6
 80052ce:	b2da      	uxtb	r2, r3
 80052d0:	4b14      	ldr	r3, [pc, #80]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052d2:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 80052d4:	88fb      	ldrh	r3, [r7, #6]
 80052d6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d005      	beq.n	80052ea <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 80052de:	4b11      	ldr	r3, [pc, #68]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052e0:	7b9b      	ldrb	r3, [r3, #14]
 80052e2:	3306      	adds	r3, #6
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052e8:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80052ea:	88fb      	ldrh	r3, [r7, #6]
 80052ec:	f003 0314 	and.w	r3, r3, #20
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d005      	beq.n	8005300 <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80052f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052f6:	7b9b      	ldrb	r3, [r3, #14]
 80052f8:	3310      	adds	r3, #16
 80052fa:	b2da      	uxtb	r2, r3
 80052fc:	4b09      	ldr	r3, [pc, #36]	@ (8005324 <dmp_enable_feature+0x24c>)
 80052fe:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8005300:	88fb      	ldrh	r3, [r7, #6]
 8005302:	f003 0303 	and.w	r3, r3, #3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d005      	beq.n	8005316 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800530a:	4b06      	ldr	r3, [pc, #24]	@ (8005324 <dmp_enable_feature+0x24c>)
 800530c:	7b9b      	ldrb	r3, [r3, #14]
 800530e:	3304      	adds	r3, #4
 8005310:	b2da      	uxtb	r2, r3
 8005312:	4b04      	ldr	r3, [pc, #16]	@ (8005324 <dmp_enable_feature+0x24c>)
 8005314:	739a      	strb	r2, [r3, #14]

    return 0;
 8005316:	2300      	movs	r3, #0
}
 8005318:	4618      	mov	r0, r3
 800531a:	3718      	adds	r7, #24
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	02cae309 	.word	0x02cae309
 8005324:	20000118 	.word	0x20000118

08005328 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b088      	sub	sp, #32
 800532c:	af00      	add	r7, sp, #0
 800532e:	4603      	mov	r3, r0
 8005330:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 8005332:	79fb      	ldrb	r3, [r7, #7]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00f      	beq.n	8005358 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 8005338:	4a11      	ldr	r2, [pc, #68]	@ (8005380 <dmp_enable_gyro_cal+0x58>)
 800533a:	f107 0314 	add.w	r3, r7, #20
 800533e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005340:	c303      	stmia	r3!, {r0, r1}
 8005342:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8005344:	f107 0314 	add.w	r3, r7, #20
 8005348:	461a      	mov	r2, r3
 800534a:	2109      	movs	r1, #9
 800534c:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8005350:	f7fe ff7e 	bl	8004250 <mpu_write_mem>
 8005354:	4603      	mov	r3, r0
 8005356:	e00e      	b.n	8005376 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8005358:	4a0a      	ldr	r2, [pc, #40]	@ (8005384 <dmp_enable_gyro_cal+0x5c>)
 800535a:	f107 0308 	add.w	r3, r7, #8
 800535e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005360:	c303      	stmia	r3!, {r0, r1}
 8005362:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8005364:	f107 0308 	add.w	r3, r7, #8
 8005368:	461a      	mov	r2, r3
 800536a:	2109      	movs	r1, #9
 800536c:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 8005370:	f7fe ff6e 	bl	8004250 <mpu_write_mem>
 8005374:	4603      	mov	r3, r0
    }
}
 8005376:	4618      	mov	r0, r3
 8005378:	3720      	adds	r7, #32
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	0800a6c4 	.word	0x0800a6c4
 8005384:	0800a6d0 	.word	0x0800a6d0

08005388 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	4603      	mov	r3, r0
 8005390:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 8005392:	79fb      	ldrb	r3, [r7, #7]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d008      	beq.n	80053aa <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8005398:	23c0      	movs	r3, #192	@ 0xc0
 800539a:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800539c:	23c2      	movs	r3, #194	@ 0xc2
 800539e:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 80053a0:	23c4      	movs	r3, #196	@ 0xc4
 80053a2:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 80053a4:	23c6      	movs	r3, #198	@ 0xc6
 80053a6:	73fb      	strb	r3, [r7, #15]
 80053a8:	e006      	b.n	80053b8 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 80053aa:	f107 030c 	add.w	r3, r7, #12
 80053ae:	2204      	movs	r2, #4
 80053b0:	218b      	movs	r1, #139	@ 0x8b
 80053b2:	4618      	mov	r0, r3
 80053b4:	f004 fbc0 	bl	8009b38 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 80053b8:	f107 030c 	add.w	r3, r7, #12
 80053bc:	461a      	mov	r2, r3
 80053be:	2104      	movs	r1, #4
 80053c0:	f640 2098 	movw	r0, #2712	@ 0xa98
 80053c4:	f7fe ff44 	bl	8004250 <mpu_write_mem>

    return mpu_reset_fifo();
 80053c8:	f7fd f95c 	bl	8002684 <mpu_reset_fifo>
 80053cc:	4603      	mov	r3, r0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b084      	sub	sp, #16
 80053da:	af00      	add	r7, sp, #0
 80053dc:	4603      	mov	r3, r0
 80053de:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 80053e0:	79fb      	ldrb	r3, [r7, #7]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d008      	beq.n	80053f8 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80053e6:	2320      	movs	r3, #32
 80053e8:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80053ea:	2328      	movs	r3, #40	@ 0x28
 80053ec:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80053ee:	2330      	movs	r3, #48	@ 0x30
 80053f0:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80053f2:	2338      	movs	r3, #56	@ 0x38
 80053f4:	73fb      	strb	r3, [r7, #15]
 80053f6:	e006      	b.n	8005406 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80053f8:	f107 030c 	add.w	r3, r7, #12
 80053fc:	2204      	movs	r2, #4
 80053fe:	21a3      	movs	r1, #163	@ 0xa3
 8005400:	4618      	mov	r0, r3
 8005402:	f004 fb99 	bl	8009b38 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 8005406:	f107 030c 	add.w	r3, r7, #12
 800540a:	461a      	mov	r2, r3
 800540c:	2104      	movs	r1, #4
 800540e:	f640 209e 	movw	r0, #2718	@ 0xa9e
 8005412:	f7fe ff1d 	bl	8004250 <mpu_write_mem>

    return mpu_reset_fifo();
 8005416:	f7fd f935 	bl	8002684 <mpu_reset_fifo>
 800541a:	4603      	mov	r3, r0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	3303      	adds	r3, #3
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005436:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	3303      	adds	r3, #3
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005442:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	3301      	adds	r3, #1
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d012      	beq.n	8005478 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 8005452:	7bbb      	ldrb	r3, [r7, #14]
 8005454:	08db      	lsrs	r3, r3, #3
 8005456:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8005458:	7bbb      	ldrb	r3, [r7, #14]
 800545a:	f003 0307 	and.w	r3, r3, #7
 800545e:	b2db      	uxtb	r3, r3
 8005460:	3301      	adds	r3, #1
 8005462:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8005464:	4b10      	ldr	r3, [pc, #64]	@ (80054a8 <decode_gesture+0x84>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d005      	beq.n	8005478 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 800546c:	4b0e      	ldr	r3, [pc, #56]	@ (80054a8 <decode_gesture+0x84>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	7b39      	ldrb	r1, [r7, #12]
 8005472:	7b7a      	ldrb	r2, [r7, #13]
 8005474:	4610      	mov	r0, r2
 8005476:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	3301      	adds	r3, #1
 800547c:	781b      	ldrb	r3, [r3, #0]
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00a      	beq.n	800549c <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8005486:	4b08      	ldr	r3, [pc, #32]	@ (80054a8 <decode_gesture+0x84>)
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d006      	beq.n	800549c <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800548e:	4b06      	ldr	r3, [pc, #24]	@ (80054a8 <decode_gesture+0x84>)
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	7bfa      	ldrb	r2, [r7, #15]
 8005494:	0992      	lsrs	r2, r2, #6
 8005496:	b2d2      	uxtb	r2, r2
 8005498:	4610      	mov	r0, r2
 800549a:	4798      	blx	r3
    }

    return 0;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20000118 	.word	0x20000118

080054ac <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b092      	sub	sp, #72	@ 0x48
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
 80054b8:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 80054ba:	2300      	movs	r3, #0
 80054bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 80054c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054c2:	2200      	movs	r2, #0
 80054c4:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 80054c6:	4baf      	ldr	r3, [pc, #700]	@ (8005784 <dmp_read_fifo+0x2d8>)
 80054c8:	7b9b      	ldrb	r3, [r3, #14]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f107 0320 	add.w	r3, r7, #32
 80054d0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80054d2:	4619      	mov	r1, r3
 80054d4:	f7fd fe18 	bl	8003108 <mpu_read_fifo_stream>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d002      	beq.n	80054e4 <dmp_read_fifo+0x38>
        return -1;
 80054de:	f04f 33ff 	mov.w	r3, #4294967295
 80054e2:	e14a      	b.n	800577a <dmp_read_fifo+0x2ce>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80054e4:	4ba7      	ldr	r3, [pc, #668]	@ (8005784 <dmp_read_fifo+0x2d8>)
 80054e6:	895b      	ldrh	r3, [r3, #10]
 80054e8:	f003 0314 	and.w	r3, r3, #20
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f000 808a 	beq.w	8005606 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80054f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80054f6:	061a      	lsls	r2, r3, #24
 80054f8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80054fc:	041b      	lsls	r3, r3, #16
 80054fe:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8005500:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8005504:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 8005506:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 8005508:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800550c:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8005512:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005516:	061a      	lsls	r2, r3, #24
 8005518:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800551c:	041b      	lsls	r3, r3, #16
 800551e:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005520:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005524:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8005526:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800552c:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 8005532:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 8005534:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005536:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800553a:	061a      	lsls	r2, r3, #24
 800553c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005540:	041b      	lsls	r3, r3, #16
 8005542:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8005544:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005548:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800554a:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800554c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005550:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8005556:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8005558:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800555a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800555e:	061a      	lsls	r2, r3, #24
 8005560:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005564:	041b      	lsls	r3, r3, #16
 8005566:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8005568:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800556c:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800556e:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8005570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005574:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800557a:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800557c:	601a      	str	r2, [r3, #0]
        ii += 16;
 800557e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005582:	3310      	adds	r3, #16
 8005584:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	141b      	asrs	r3, r3, #16
 800558e:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	3304      	adds	r3, #4
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	141b      	asrs	r3, r3, #16
 8005598:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	3308      	adds	r3, #8
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	141b      	asrs	r3, r3, #16
 80055a2:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	330c      	adds	r3, #12
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	141b      	asrs	r3, r3, #16
 80055ac:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	fb03 f202 	mul.w	r2, r3, r2
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	6979      	ldr	r1, [r7, #20]
 80055ba:	fb01 f303 	mul.w	r3, r1, r3
 80055be:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	69b9      	ldr	r1, [r7, #24]
 80055c4:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 80055c8:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	69f9      	ldr	r1, [r7, #28]
 80055ce:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 80055d2:	4413      	add	r3, r2
 80055d4:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 80055d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055dc:	db03      	blt.n	80055e6 <dmp_read_fifo+0x13a>
 80055de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055e0:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 80055e4:	dd07      	ble.n	80055f6 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 80055e6:	f7fd f84d 	bl	8002684 <mpu_reset_fifo>
            sensors[0] = 0;
 80055ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055ec:	2200      	movs	r2, #0
 80055ee:	801a      	strh	r2, [r3, #0]
            return -1;
 80055f0:	f04f 33ff 	mov.w	r3, #4294967295
 80055f4:	e0c1      	b.n	800577a <dmp_read_fifo+0x2ce>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 80055f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005600:	b21a      	sxth	r2, r3
 8005602:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005604:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 8005606:	4b5f      	ldr	r3, [pc, #380]	@ (8005784 <dmp_read_fifo+0x2d8>)
 8005608:	895b      	ldrh	r3, [r3, #10]
 800560a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800560e:	2b00      	cmp	r3, #0
 8005610:	d04c      	beq.n	80056ac <dmp_read_fifo+0x200>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 8005612:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005616:	3348      	adds	r3, #72	@ 0x48
 8005618:	443b      	add	r3, r7
 800561a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800561e:	021b      	lsls	r3, r3, #8
 8005620:	b21a      	sxth	r2, r3
 8005622:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005626:	3301      	adds	r3, #1
 8005628:	3348      	adds	r3, #72	@ 0x48
 800562a:	443b      	add	r3, r7
 800562c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005630:	b21b      	sxth	r3, r3
 8005632:	4313      	orrs	r3, r2
 8005634:	b21a      	sxth	r2, r3
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800563a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800563e:	3302      	adds	r3, #2
 8005640:	3348      	adds	r3, #72	@ 0x48
 8005642:	443b      	add	r3, r7
 8005644:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005648:	021b      	lsls	r3, r3, #8
 800564a:	b219      	sxth	r1, r3
 800564c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005650:	3303      	adds	r3, #3
 8005652:	3348      	adds	r3, #72	@ 0x48
 8005654:	443b      	add	r3, r7
 8005656:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800565a:	b21a      	sxth	r2, r3
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	3302      	adds	r3, #2
 8005660:	430a      	orrs	r2, r1
 8005662:	b212      	sxth	r2, r2
 8005664:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8005666:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800566a:	3304      	adds	r3, #4
 800566c:	3348      	adds	r3, #72	@ 0x48
 800566e:	443b      	add	r3, r7
 8005670:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005674:	021b      	lsls	r3, r3, #8
 8005676:	b219      	sxth	r1, r3
 8005678:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800567c:	3305      	adds	r3, #5
 800567e:	3348      	adds	r3, #72	@ 0x48
 8005680:	443b      	add	r3, r7
 8005682:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005686:	b21a      	sxth	r2, r3
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	3304      	adds	r3, #4
 800568c:	430a      	orrs	r2, r1
 800568e:	b212      	sxth	r2, r2
 8005690:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8005692:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005696:	3306      	adds	r3, #6
 8005698:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800569c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800569e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80056a2:	f043 0308 	orr.w	r3, r3, #8
 80056a6:	b21a      	sxth	r2, r3
 80056a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056aa:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80056ac:	4b35      	ldr	r3, [pc, #212]	@ (8005784 <dmp_read_fifo+0x2d8>)
 80056ae:	895b      	ldrh	r3, [r3, #10]
 80056b0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d04c      	beq.n	8005752 <dmp_read_fifo+0x2a6>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80056b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056bc:	3348      	adds	r3, #72	@ 0x48
 80056be:	443b      	add	r3, r7
 80056c0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056c4:	021b      	lsls	r3, r3, #8
 80056c6:	b21a      	sxth	r2, r3
 80056c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056cc:	3301      	adds	r3, #1
 80056ce:	3348      	adds	r3, #72	@ 0x48
 80056d0:	443b      	add	r3, r7
 80056d2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056d6:	b21b      	sxth	r3, r3
 80056d8:	4313      	orrs	r3, r2
 80056da:	b21a      	sxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80056e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056e4:	3302      	adds	r3, #2
 80056e6:	3348      	adds	r3, #72	@ 0x48
 80056e8:	443b      	add	r3, r7
 80056ea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80056ee:	021b      	lsls	r3, r3, #8
 80056f0:	b219      	sxth	r1, r3
 80056f2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056f6:	3303      	adds	r3, #3
 80056f8:	3348      	adds	r3, #72	@ 0x48
 80056fa:	443b      	add	r3, r7
 80056fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005700:	b21a      	sxth	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	3302      	adds	r3, #2
 8005706:	430a      	orrs	r2, r1
 8005708:	b212      	sxth	r2, r2
 800570a:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800570c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005710:	3304      	adds	r3, #4
 8005712:	3348      	adds	r3, #72	@ 0x48
 8005714:	443b      	add	r3, r7
 8005716:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800571a:	021b      	lsls	r3, r3, #8
 800571c:	b219      	sxth	r1, r3
 800571e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005722:	3305      	adds	r3, #5
 8005724:	3348      	adds	r3, #72	@ 0x48
 8005726:	443b      	add	r3, r7
 8005728:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800572c:	b21a      	sxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	3304      	adds	r3, #4
 8005732:	430a      	orrs	r2, r1
 8005734:	b212      	sxth	r2, r2
 8005736:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8005738:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800573c:	3306      	adds	r3, #6
 800573e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 8005742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005744:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005748:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800574c:	b21a      	sxth	r2, r3
 800574e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005750:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8005752:	4b0c      	ldr	r3, [pc, #48]	@ (8005784 <dmp_read_fifo+0x2d8>)
 8005754:	895b      	ldrh	r3, [r3, #10]
 8005756:	f003 0303 	and.w	r3, r3, #3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d007      	beq.n	800576e <dmp_read_fifo+0x2c2>
        decode_gesture(fifo_data + ii);
 800575e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005762:	f107 0220 	add.w	r2, r7, #32
 8005766:	4413      	add	r3, r2
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff fe5b 	bl	8005424 <decode_gesture>

    get_ms(timestamp);
 800576e:	f000 fe87 	bl	8006480 <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	601a      	str	r2, [r3, #0]
    return 0;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3748      	adds	r7, #72	@ 0x48
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	20000118 	.word	0x20000118

08005788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800578e:	f000 fe1f 	bl	80063d0 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005792:	f7fc fc39 	bl	8002008 <MX_GPIO_Init>
  MX_TIM4_Init();
 8005796:	f000 f9ef 	bl	8005b78 <MX_TIM4_Init>
  MX_TIM2_Init();
 800579a:	f000 f9a1 	bl	8005ae0 <MX_TIM2_Init>
  MX_TIM5_Init();
 800579e:	f000 fa85 	bl	8005cac <MX_TIM5_Init>
  MX_USART2_UART_Init();
 80057a2:	f000 fb9b 	bl	8005edc <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80057a6:	f7fc fcd3 	bl	8002150 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80057aa:	2100      	movs	r1, #0
 80057ac:	4812      	ldr	r0, [pc, #72]	@ (80057f8 <main+0x70>)
 80057ae:	f002 fc7f 	bl	80080b0 <HAL_TIM_PWM_Start>
  motorInit();
 80057b2:	f000 fc35 	bl	8006020 <motorInit>
  motorBreak();
 80057b6:	f000 fc49 	bl	800604c <motorBreak>
  int ret = 0;
 80057ba:	2300      	movs	r3, #0
 80057bc:	607b      	str	r3, [r7, #4]
  do{
	  ret = MPU6050_DMP_init();
 80057be:	f7fb ff89 	bl	80016d4 <MPU6050_DMP_init>
 80057c2:	6078      	str	r0, [r7, #4]
  } while(ret);	//mpu ?
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1f9      	bne.n	80057be <main+0x36>
  HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // Start interrupt receive
 80057ca:	2201      	movs	r2, #1
 80057cc:	490b      	ldr	r1, [pc, #44]	@ (80057fc <main+0x74>)
 80057ce:	480c      	ldr	r0, [pc, #48]	@ (8005800 <main+0x78>)
 80057d0:	f003 fc13 	bl	8008ffa <HAL_UART_Receive_IT>

    /* USER CODE BEGIN 3 */
//	  MPU6050_DMP_Get_Date(&pitch, &roll, &yaw);

//	  SearchRun();
	  TurnRight_angle(&htim4, 90);
 80057d4:	215a      	movs	r1, #90	@ 0x5a
 80057d6:	480b      	ldr	r0, [pc, #44]	@ (8005804 <main+0x7c>)
 80057d8:	f000 fda2 	bl	8006320 <TurnRight_angle>
	  HAL_Delay(5000);
 80057dc:	f241 3088 	movw	r0, #5000	@ 0x1388
 80057e0:	f000 fe58 	bl	8006494 <HAL_Delay>
	  TurnRight_angle(&htim4, 30);
 80057e4:	211e      	movs	r1, #30
 80057e6:	4807      	ldr	r0, [pc, #28]	@ (8005804 <main+0x7c>)
 80057e8:	f000 fd9a 	bl	8006320 <TurnRight_angle>
	  HAL_Delay(5000);
 80057ec:	f241 3088 	movw	r0, #5000	@ 0x1388
 80057f0:	f000 fe50 	bl	8006494 <HAL_Delay>
	  TurnRight_angle(&htim4, 90);
 80057f4:	bf00      	nop
 80057f6:	e7ed      	b.n	80057d4 <main+0x4c>
 80057f8:	20000208 	.word	0x20000208
 80057fc:	20000128 	.word	0x20000128
 8005800:	20000250 	.word	0x20000250
 8005804:	200001c0 	.word	0x200001c0

08005808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005808:	b480      	push	{r7}
 800580a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800580c:	b672      	cpsid	i
}
 800580e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005810:	bf00      	nop
 8005812:	e7fd      	b.n	8005810 <Error_Handler+0x8>

08005814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800581a:	4b16      	ldr	r3, [pc, #88]	@ (8005874 <HAL_MspInit+0x60>)
 800581c:	699b      	ldr	r3, [r3, #24]
 800581e:	4a15      	ldr	r2, [pc, #84]	@ (8005874 <HAL_MspInit+0x60>)
 8005820:	f043 0301 	orr.w	r3, r3, #1
 8005824:	6193      	str	r3, [r2, #24]
 8005826:	4b13      	ldr	r3, [pc, #76]	@ (8005874 <HAL_MspInit+0x60>)
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	60bb      	str	r3, [r7, #8]
 8005830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005832:	4b10      	ldr	r3, [pc, #64]	@ (8005874 <HAL_MspInit+0x60>)
 8005834:	69db      	ldr	r3, [r3, #28]
 8005836:	4a0f      	ldr	r2, [pc, #60]	@ (8005874 <HAL_MspInit+0x60>)
 8005838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800583c:	61d3      	str	r3, [r2, #28]
 800583e:	4b0d      	ldr	r3, [pc, #52]	@ (8005874 <HAL_MspInit+0x60>)
 8005840:	69db      	ldr	r3, [r3, #28]
 8005842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005846:	607b      	str	r3, [r7, #4]
 8005848:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800584a:	2005      	movs	r0, #5
 800584c:	f000 ff12 	bl	8006674 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005850:	4b09      	ldr	r3, [pc, #36]	@ (8005878 <HAL_MspInit+0x64>)
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800585c:	60fb      	str	r3, [r7, #12]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005864:	60fb      	str	r3, [r7, #12]
 8005866:	4a04      	ldr	r2, [pc, #16]	@ (8005878 <HAL_MspInit+0x64>)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800586c:	bf00      	nop
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40021000 	.word	0x40021000
 8005878:	40010000 	.word	0x40010000

0800587c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800587c:	b480      	push	{r7}
 800587e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005880:	bf00      	nop
 8005882:	e7fd      	b.n	8005880 <NMI_Handler+0x4>

08005884 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005888:	bf00      	nop
 800588a:	e7fd      	b.n	8005888 <HardFault_Handler+0x4>

0800588c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005890:	bf00      	nop
 8005892:	e7fd      	b.n	8005890 <MemManage_Handler+0x4>

08005894 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005894:	b480      	push	{r7}
 8005896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005898:	bf00      	nop
 800589a:	e7fd      	b.n	8005898 <BusFault_Handler+0x4>

0800589c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80058a0:	bf00      	nop
 80058a2:	e7fd      	b.n	80058a0 <UsageFault_Handler+0x4>

080058a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80058a4:	b480      	push	{r7}
 80058a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80058a8:	bf00      	nop
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bc80      	pop	{r7}
 80058ae:	4770      	bx	lr

080058b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80058b0:	b480      	push	{r7}
 80058b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80058b4:	bf00      	nop
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bc80      	pop	{r7}
 80058ba:	4770      	bx	lr

080058bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80058bc:	b480      	push	{r7}
 80058be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80058c0:	bf00      	nop
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bc80      	pop	{r7}
 80058c6:	4770      	bx	lr

080058c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80058cc:	f000 fdc6 	bl	800645c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80058d0:	bf00      	nop
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ECHO_Pin);
 80058d8:	2002      	movs	r0, #2
 80058da:	f001 fa13 	bl	8006d04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80058de:	bf00      	nop
 80058e0:	bd80      	pop	{r7, pc}
	...

080058e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80058e8:	4802      	ldr	r0, [pc, #8]	@ (80058f4 <TIM4_IRQHandler+0x10>)
 80058ea:	f002 fc9b 	bl	8008224 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80058ee:	bf00      	nop
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	200001c0 	.word	0x200001c0

080058f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80058fc:	4802      	ldr	r0, [pc, #8]	@ (8005908 <USART2_IRQHandler+0x10>)
 80058fe:	f003 fba1 	bl	8009044 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005902:	bf00      	nop
 8005904:	bd80      	pop	{r7, pc}
 8005906:	bf00      	nop
 8005908:	20000250 	.word	0x20000250

0800590c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	4603      	mov	r3, r0
 8005914:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(10);
 8005916:	200a      	movs	r0, #10
 8005918:	f000 fdbc 	bl	8006494 <HAL_Delay>
	switch(GPIO_Pin) {
 800591c:	88fb      	ldrh	r3, [r7, #6]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d127      	bne.n	8005972 <HAL_GPIO_EXTI_Callback+0x66>

	case ECHO_Pin:
			TIM2->CNT = 0;
 8005922:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005926:	2200      	movs	r2, #0
 8005928:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start(&htim2);  // 2
 800592a:	4814      	ldr	r0, [pc, #80]	@ (800597c <HAL_GPIO_EXTI_Callback+0x70>)
 800592c:	f002 faea 	bl	8007f04 <HAL_TIM_Base_Start>

			//  ECHO_PIN 
			while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin));
 8005930:	bf00      	nop
 8005932:	2102      	movs	r1, #2
 8005934:	4812      	ldr	r0, [pc, #72]	@ (8005980 <HAL_GPIO_EXTI_Callback+0x74>)
 8005936:	f001 f9b5 	bl	8006ca4 <HAL_GPIO_ReadPin>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1f8      	bne.n	8005932 <HAL_GPIO_EXTI_Callback+0x26>

			HAL_TIM_Base_Stop(&htim2);  // 2
 8005940:	480e      	ldr	r0, [pc, #56]	@ (800597c <HAL_GPIO_EXTI_Callback+0x70>)
 8005942:	f002 fb37 	bl	8007fb4 <HAL_TIM_Base_Stop>

			// 
			ultrasonicWaveDist = (int)(TIM2->CNT) * 0.034f / 2.0f;
 8005946:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800594a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594c:	4618      	mov	r0, r3
 800594e:	f7fb f9e1 	bl	8000d14 <__aeabi_i2f>
 8005952:	4603      	mov	r3, r0
 8005954:	490b      	ldr	r1, [pc, #44]	@ (8005984 <HAL_GPIO_EXTI_Callback+0x78>)
 8005956:	4618      	mov	r0, r3
 8005958:	f7fb fa30 	bl	8000dbc <__aeabi_fmul>
 800595c:	4603      	mov	r3, r0
 800595e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005962:	4618      	mov	r0, r3
 8005964:	f7fb fade 	bl	8000f24 <__aeabi_fdiv>
 8005968:	4603      	mov	r3, r0
 800596a:	461a      	mov	r2, r3
 800596c:	4b06      	ldr	r3, [pc, #24]	@ (8005988 <HAL_GPIO_EXTI_Callback+0x7c>)
 800596e:	601a      	str	r2, [r3, #0]

			break;
 8005970:	e000      	b.n	8005974 <HAL_GPIO_EXTI_Callback+0x68>
	default: break;
 8005972:	bf00      	nop
	}
}
 8005974:	bf00      	nop
 8005976:	3708      	adds	r7, #8
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	20000178 	.word	0x20000178
 8005980:	40011000 	.word	0x40011000
 8005984:	3d0b4396 	.word	0x3d0b4396
 8005988:	20000298 	.word	0x20000298

0800598c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
    static UART_Package_t receivedPackage;
    static uint8_t receiveState = 0;
    static uint8_t dataCount = 0;
    
    if(huart->Instance == USART2)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a48      	ldr	r2, [pc, #288]	@ (8005abc <HAL_UART_RxCpltCallback+0x130>)
 800599a:	4293      	cmp	r3, r2
 800599c:	f040 8089 	bne.w	8005ab2 <HAL_UART_RxCpltCallback+0x126>
    {
        switch(receiveState) {
 80059a0:	4b47      	ldr	r3, [pc, #284]	@ (8005ac0 <HAL_UART_RxCpltCallback+0x134>)
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	f200 8084 	bhi.w	8005ab2 <HAL_UART_RxCpltCallback+0x126>
 80059aa:	a201      	add	r2, pc, #4	@ (adr r2, 80059b0 <HAL_UART_RxCpltCallback+0x24>)
 80059ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b0:	080059c5 	.word	0x080059c5
 80059b4:	080059f3 	.word	0x080059f3
 80059b8:	08005a0d 	.word	0x08005a0d
 80059bc:	08005a4f 	.word	0x08005a4f
 80059c0:	08005a91 	.word	0x08005a91
            case 0:  // 
                if(rxBuffer[0] == FRAME_HEADER) {
 80059c4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	2baa      	cmp	r3, #170	@ 0xaa
 80059ca:	d10c      	bne.n	80059e6 <HAL_UART_RxCpltCallback+0x5a>
                    receivedPackage.header = rxBuffer[0];
 80059cc:	4b3d      	ldr	r3, [pc, #244]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 80059ce:	781a      	ldrb	r2, [r3, #0]
 80059d0:	4b3d      	ldr	r3, [pc, #244]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 80059d2:	701a      	strb	r2, [r3, #0]
                    receiveState = 1;
 80059d4:	4b3a      	ldr	r3, [pc, #232]	@ (8005ac0 <HAL_UART_RxCpltCallback+0x134>)
 80059d6:	2201      	movs	r2, #1
 80059d8:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 80059da:	2201      	movs	r2, #1
 80059dc:	4939      	ldr	r1, [pc, #228]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 80059de:	483b      	ldr	r0, [pc, #236]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 80059e0:	f003 fb0b 	bl	8008ffa <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
                }
                break;
 80059e4:	e065      	b.n	8005ab2 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 80059e6:	2201      	movs	r2, #1
 80059e8:	4936      	ldr	r1, [pc, #216]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 80059ea:	4838      	ldr	r0, [pc, #224]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 80059ec:	f003 fb05 	bl	8008ffa <HAL_UART_Receive_IT>
                break;
 80059f0:	e05f      	b.n	8005ab2 <HAL_UART_RxCpltCallback+0x126>
                
            case 1:  // 
                receivedPackage.cmd_type = rxBuffer[0];
 80059f2:	4b34      	ldr	r3, [pc, #208]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 80059f4:	781a      	ldrb	r2, [r3, #0]
 80059f6:	4b34      	ldr	r3, [pc, #208]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 80059f8:	705a      	strb	r2, [r3, #1]
                receiveState = 2;
 80059fa:	4b31      	ldr	r3, [pc, #196]	@ (8005ac0 <HAL_UART_RxCpltCallback+0x134>)
 80059fc:	2202      	movs	r2, #2
 80059fe:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 8005a00:	2201      	movs	r2, #1
 8005a02:	4930      	ldr	r1, [pc, #192]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a04:	4831      	ldr	r0, [pc, #196]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 8005a06:	f003 faf8 	bl	8008ffa <HAL_UART_Receive_IT>
                break;
 8005a0a:	e052      	b.n	8005ab2 <HAL_UART_RxCpltCallback+0x126>
                
            case 2:  // 
                receivedPackage.data_len = rxBuffer[0];
 8005a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a0e:	781a      	ldrb	r2, [r3, #0]
 8005a10:	4b2d      	ldr	r3, [pc, #180]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 8005a12:	709a      	strb	r2, [r3, #2]
                if(receivedPackage.data_len > 0 && receivedPackage.data_len <= 32) {
 8005a14:	4b2c      	ldr	r3, [pc, #176]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 8005a16:	789b      	ldrb	r3, [r3, #2]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00f      	beq.n	8005a3c <HAL_UART_RxCpltCallback+0xb0>
 8005a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 8005a1e:	789b      	ldrb	r3, [r3, #2]
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d80b      	bhi.n	8005a3c <HAL_UART_RxCpltCallback+0xb0>
                    receiveState = 3;
 8005a24:	4b26      	ldr	r3, [pc, #152]	@ (8005ac0 <HAL_UART_RxCpltCallback+0x134>)
 8005a26:	2203      	movs	r2, #3
 8005a28:	701a      	strb	r2, [r3, #0]
                    dataCount = 0;
 8005a2a:	4b29      	ldr	r3, [pc, #164]	@ (8005ad0 <HAL_UART_RxCpltCallback+0x144>)
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ????
 8005a30:	2201      	movs	r2, #1
 8005a32:	4924      	ldr	r1, [pc, #144]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a34:	4825      	ldr	r0, [pc, #148]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 8005a36:	f003 fae0 	bl	8008ffa <HAL_UART_Receive_IT>
                }
                else {
                    receiveState = 0;  // ??
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
                }
                break;
 8005a3a:	e03a      	b.n	8005ab2 <HAL_UART_RxCpltCallback+0x126>
                    receiveState = 0;  // ??
 8005a3c:	4b20      	ldr	r3, [pc, #128]	@ (8005ac0 <HAL_UART_RxCpltCallback+0x134>)
 8005a3e:	2200      	movs	r2, #0
 8005a40:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8005a42:	2201      	movs	r2, #1
 8005a44:	491f      	ldr	r1, [pc, #124]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a46:	4821      	ldr	r0, [pc, #132]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 8005a48:	f003 fad7 	bl	8008ffa <HAL_UART_Receive_IT>
                break;
 8005a4c:	e031      	b.n	8005ab2 <HAL_UART_RxCpltCallback+0x126>
                
            case 3:  // 
                receivedPackage.data[dataCount++] = rxBuffer[0];
 8005a4e:	4b20      	ldr	r3, [pc, #128]	@ (8005ad0 <HAL_UART_RxCpltCallback+0x144>)
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	b2d1      	uxtb	r1, r2
 8005a56:	4a1e      	ldr	r2, [pc, #120]	@ (8005ad0 <HAL_UART_RxCpltCallback+0x144>)
 8005a58:	7011      	strb	r1, [r2, #0]
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	4b19      	ldr	r3, [pc, #100]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a5e:	781a      	ldrb	r2, [r3, #0]
 8005a60:	4b19      	ldr	r3, [pc, #100]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 8005a62:	440b      	add	r3, r1
 8005a64:	70da      	strb	r2, [r3, #3]
                if(dataCount >= receivedPackage.data_len) {
 8005a66:	4b18      	ldr	r3, [pc, #96]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 8005a68:	789a      	ldrb	r2, [r3, #2]
 8005a6a:	4b19      	ldr	r3, [pc, #100]	@ (8005ad0 <HAL_UART_RxCpltCallback+0x144>)
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d808      	bhi.n	8005a84 <HAL_UART_RxCpltCallback+0xf8>
                    receiveState = 4;
 8005a72:	4b13      	ldr	r3, [pc, #76]	@ (8005ac0 <HAL_UART_RxCpltCallback+0x134>)
 8005a74:	2204      	movs	r2, #4
 8005a76:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // ??
 8005a78:	2201      	movs	r2, #1
 8005a7a:	4912      	ldr	r1, [pc, #72]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a7c:	4813      	ldr	r0, [pc, #76]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 8005a7e:	f003 fabc 	bl	8008ffa <HAL_UART_Receive_IT>
                }
                else {
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
                }
                break;
 8005a82:	e016      	b.n	8005ab2 <HAL_UART_RxCpltCallback+0x126>
                    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);  // 
 8005a84:	2201      	movs	r2, #1
 8005a86:	490f      	ldr	r1, [pc, #60]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a88:	4810      	ldr	r0, [pc, #64]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 8005a8a:	f003 fab6 	bl	8008ffa <HAL_UART_Receive_IT>
                break;
 8005a8e:	e010      	b.n	8005ab2 <HAL_UART_RxCpltCallback+0x126>
                
            case 4:  // ??
                receivedPackage.checksum = rxBuffer[0];
 8005a90:	4b0c      	ldr	r3, [pc, #48]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005a92:	781a      	ldrb	r2, [r3, #0]
 8005a94:	4b0c      	ldr	r3, [pc, #48]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 8005a96:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
                ProcessReceivedPackage(&receivedPackage);  // ??
 8005a9a:	480b      	ldr	r0, [pc, #44]	@ (8005ac8 <HAL_UART_RxCpltCallback+0x13c>)
 8005a9c:	f7fc f828 	bl	8001af0 <ProcessReceivedPackage>
                receiveState = 0;  // ?
 8005aa0:	4b07      	ldr	r3, [pc, #28]	@ (8005ac0 <HAL_UART_RxCpltCallback+0x134>)
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	4906      	ldr	r1, [pc, #24]	@ (8005ac4 <HAL_UART_RxCpltCallback+0x138>)
 8005aaa:	4808      	ldr	r0, [pc, #32]	@ (8005acc <HAL_UART_RxCpltCallback+0x140>)
 8005aac:	f003 faa5 	bl	8008ffa <HAL_UART_Receive_IT>
                break;
 8005ab0:	bf00      	nop
        }
    }
}
 8005ab2:	bf00      	nop
 8005ab4:	3708      	adds	r7, #8
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	40004400 	.word	0x40004400
 8005ac0:	2000014e 	.word	0x2000014e
 8005ac4:	20000128 	.word	0x20000128
 8005ac8:	20000150 	.word	0x20000150
 8005acc:	20000250 	.word	0x20000250
 8005ad0:	20000174 	.word	0x20000174

08005ad4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005ad8:	bf00      	nop
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bc80      	pop	{r7}
 8005ade:	4770      	bx	lr

08005ae0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005ae6:	f107 0308 	add.w	r3, r7, #8
 8005aea:	2200      	movs	r2, #0
 8005aec:	601a      	str	r2, [r3, #0]
 8005aee:	605a      	str	r2, [r3, #4]
 8005af0:	609a      	str	r2, [r3, #8]
 8005af2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005af4:	463b      	mov	r3, r7
 8005af6:	2200      	movs	r2, #0
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005afc:	4b1d      	ldr	r3, [pc, #116]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005afe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005b02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8005b04:	4b1b      	ldr	r3, [pc, #108]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b06:	2247      	movs	r2, #71	@ 0x47
 8005b08:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b0a:	4b1a      	ldr	r3, [pc, #104]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8005b10:	4b18      	ldr	r3, [pc, #96]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005b16:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b18:	4b16      	ldr	r3, [pc, #88]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b1e:	4b15      	ldr	r3, [pc, #84]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b20:	2280      	movs	r2, #128	@ 0x80
 8005b22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005b24:	4813      	ldr	r0, [pc, #76]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b26:	f002 f99d 	bl	8007e64 <HAL_TIM_Base_Init>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005b30:	f7ff fe6a 	bl	8005808 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005b3a:	f107 0308 	add.w	r3, r7, #8
 8005b3e:	4619      	mov	r1, r3
 8005b40:	480c      	ldr	r0, [pc, #48]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b42:	f002 fd21 	bl	8008588 <HAL_TIM_ConfigClockSource>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005b4c:	f7ff fe5c 	bl	8005808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b50:	2300      	movs	r3, #0
 8005b52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b54:	2300      	movs	r3, #0
 8005b56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b58:	463b      	mov	r3, r7
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	4805      	ldr	r0, [pc, #20]	@ (8005b74 <MX_TIM2_Init+0x94>)
 8005b5e:	f003 f8f3 	bl	8008d48 <HAL_TIMEx_MasterConfigSynchronization>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005b68:	f7ff fe4e 	bl	8005808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005b6c:	bf00      	nop
 8005b6e:	3718      	adds	r7, #24
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	20000178 	.word	0x20000178

08005b78 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b08e      	sub	sp, #56	@ 0x38
 8005b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005b82:	2200      	movs	r2, #0
 8005b84:	601a      	str	r2, [r3, #0]
 8005b86:	605a      	str	r2, [r3, #4]
 8005b88:	609a      	str	r2, [r3, #8]
 8005b8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b8c:	f107 0320 	add.w	r3, r7, #32
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]
 8005b94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b96:	1d3b      	adds	r3, r7, #4
 8005b98:	2200      	movs	r2, #0
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	605a      	str	r2, [r3, #4]
 8005b9e:	609a      	str	r2, [r3, #8]
 8005ba0:	60da      	str	r2, [r3, #12]
 8005ba2:	611a      	str	r2, [r3, #16]
 8005ba4:	615a      	str	r2, [r3, #20]
 8005ba6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005baa:	4a3f      	ldr	r2, [pc, #252]	@ (8005ca8 <MX_TIM4_Init+0x130>)
 8005bac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005bae:	4b3d      	ldr	r3, [pc, #244]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bb4:	4b3b      	ldr	r3, [pc, #236]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8005bba:	4b3a      	ldr	r3, [pc, #232]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bbc:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8005bc0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bc2:	4b38      	ldr	r3, [pc, #224]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005bc8:	4b36      	ldr	r3, [pc, #216]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bca:	2280      	movs	r2, #128	@ 0x80
 8005bcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005bce:	4835      	ldr	r0, [pc, #212]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bd0:	f002 f948 	bl	8007e64 <HAL_TIM_Base_Init>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d001      	beq.n	8005bde <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8005bda:	f7ff fe15 	bl	8005808 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005bde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005be4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005be8:	4619      	mov	r1, r3
 8005bea:	482e      	ldr	r0, [pc, #184]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bec:	f002 fccc 	bl	8008588 <HAL_TIM_ConfigClockSource>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8005bf6:	f7ff fe07 	bl	8005808 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005bfa:	482a      	ldr	r0, [pc, #168]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005bfc:	f002 fa00 	bl	8008000 <HAL_TIM_PWM_Init>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d001      	beq.n	8005c0a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8005c06:	f7ff fdff 	bl	8005808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005c12:	f107 0320 	add.w	r3, r7, #32
 8005c16:	4619      	mov	r1, r3
 8005c18:	4822      	ldr	r0, [pc, #136]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005c1a:	f003 f895 	bl	8008d48 <HAL_TIMEx_MasterConfigSynchronization>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d001      	beq.n	8005c28 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8005c24:	f7ff fdf0 	bl	8005808 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005c28:	2370      	movs	r3, #112	@ 0x70
 8005c2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005c30:	2300      	movs	r3, #0
 8005c32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005c38:	1d3b      	adds	r3, r7, #4
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	4619      	mov	r1, r3
 8005c3e:	4819      	ldr	r0, [pc, #100]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005c40:	f002 fbe0 	bl	8008404 <HAL_TIM_PWM_ConfigChannel>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d001      	beq.n	8005c4e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8005c4a:	f7ff fddd 	bl	8005808 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005c4e:	1d3b      	adds	r3, r7, #4
 8005c50:	2204      	movs	r2, #4
 8005c52:	4619      	mov	r1, r3
 8005c54:	4813      	ldr	r0, [pc, #76]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005c56:	f002 fbd5 	bl	8008404 <HAL_TIM_PWM_ConfigChannel>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d001      	beq.n	8005c64 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8005c60:	f7ff fdd2 	bl	8005808 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005c64:	2360      	movs	r3, #96	@ 0x60
 8005c66:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005c68:	1d3b      	adds	r3, r7, #4
 8005c6a:	2208      	movs	r2, #8
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	480d      	ldr	r0, [pc, #52]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005c70:	f002 fbc8 	bl	8008404 <HAL_TIM_PWM_ConfigChannel>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d001      	beq.n	8005c7e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8005c7a:	f7ff fdc5 	bl	8005808 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005c7e:	1d3b      	adds	r3, r7, #4
 8005c80:	220c      	movs	r2, #12
 8005c82:	4619      	mov	r1, r3
 8005c84:	4807      	ldr	r0, [pc, #28]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005c86:	f002 fbbd 	bl	8008404 <HAL_TIM_PWM_ConfigChannel>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d001      	beq.n	8005c94 <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8005c90:	f7ff fdba 	bl	8005808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005c94:	4803      	ldr	r0, [pc, #12]	@ (8005ca4 <MX_TIM4_Init+0x12c>)
 8005c96:	f000 f8cb 	bl	8005e30 <HAL_TIM_MspPostInit>

}
 8005c9a:	bf00      	nop
 8005c9c:	3738      	adds	r7, #56	@ 0x38
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	200001c0 	.word	0x200001c0
 8005ca8:	40000800 	.word	0x40000800

08005cac <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b08e      	sub	sp, #56	@ 0x38
 8005cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005cb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	601a      	str	r2, [r3, #0]
 8005cba:	605a      	str	r2, [r3, #4]
 8005cbc:	609a      	str	r2, [r3, #8]
 8005cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005cc0:	f107 0320 	add.w	r3, r7, #32
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	601a      	str	r2, [r3, #0]
 8005cc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005cca:	1d3b      	adds	r3, r7, #4
 8005ccc:	2200      	movs	r2, #0
 8005cce:	601a      	str	r2, [r3, #0]
 8005cd0:	605a      	str	r2, [r3, #4]
 8005cd2:	609a      	str	r2, [r3, #8]
 8005cd4:	60da      	str	r2, [r3, #12]
 8005cd6:	611a      	str	r2, [r3, #16]
 8005cd8:	615a      	str	r2, [r3, #20]
 8005cda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005cdc:	4b2c      	ldr	r3, [pc, #176]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005cde:	4a2d      	ldr	r2, [pc, #180]	@ (8005d94 <MX_TIM5_Init+0xe8>)
 8005ce0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 143;
 8005ce2:	4b2b      	ldr	r3, [pc, #172]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005ce4:	228f      	movs	r2, #143	@ 0x8f
 8005ce6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ce8:	4b29      	ldr	r3, [pc, #164]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8005cee:	4b28      	ldr	r3, [pc, #160]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005cf0:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005cf4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005cf6:	4b26      	ldr	r3, [pc, #152]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005cfc:	4b24      	ldr	r3, [pc, #144]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005cfe:	2280      	movs	r2, #128	@ 0x80
 8005d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005d02:	4823      	ldr	r0, [pc, #140]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005d04:	f002 f8ae 	bl	8007e64 <HAL_TIM_Base_Init>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8005d0e:	f7ff fd7b 	bl	8005808 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d16:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005d18:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	481c      	ldr	r0, [pc, #112]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005d20:	f002 fc32 	bl	8008588 <HAL_TIM_ConfigClockSource>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8005d2a:	f7ff fd6d 	bl	8005808 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005d2e:	4818      	ldr	r0, [pc, #96]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005d30:	f002 f966 	bl	8008000 <HAL_TIM_PWM_Init>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8005d3a:	f7ff fd65 	bl	8005808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d42:	2300      	movs	r3, #0
 8005d44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005d46:	f107 0320 	add.w	r3, r7, #32
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	4810      	ldr	r0, [pc, #64]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005d4e:	f002 fffb 	bl	8008d48 <HAL_TIMEx_MasterConfigSynchronization>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d001      	beq.n	8005d5c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8005d58:	f7ff fd56 	bl	8005808 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005d5c:	2360      	movs	r3, #96	@ 0x60
 8005d5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005d60:	2300      	movs	r3, #0
 8005d62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005d64:	2300      	movs	r3, #0
 8005d66:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005d6c:	1d3b      	adds	r3, r7, #4
 8005d6e:	2200      	movs	r2, #0
 8005d70:	4619      	mov	r1, r3
 8005d72:	4807      	ldr	r0, [pc, #28]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005d74:	f002 fb46 	bl	8008404 <HAL_TIM_PWM_ConfigChannel>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8005d7e:	f7ff fd43 	bl	8005808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8005d82:	4803      	ldr	r0, [pc, #12]	@ (8005d90 <MX_TIM5_Init+0xe4>)
 8005d84:	f000 f854 	bl	8005e30 <HAL_TIM_MspPostInit>

}
 8005d88:	bf00      	nop
 8005d8a:	3738      	adds	r7, #56	@ 0x38
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20000208 	.word	0x20000208
 8005d94:	40000c00 	.word	0x40000c00

08005d98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da8:	d10c      	bne.n	8005dc4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005daa:	4b1e      	ldr	r3, [pc, #120]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005dac:	69db      	ldr	r3, [r3, #28]
 8005dae:	4a1d      	ldr	r2, [pc, #116]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005db0:	f043 0301 	orr.w	r3, r3, #1
 8005db4:	61d3      	str	r3, [r2, #28]
 8005db6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	617b      	str	r3, [r7, #20]
 8005dc0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8005dc2:	e02a      	b.n	8005e1a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM4)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a17      	ldr	r2, [pc, #92]	@ (8005e28 <HAL_TIM_Base_MspInit+0x90>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d114      	bne.n	8005df8 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005dce:	4b15      	ldr	r3, [pc, #84]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	4a14      	ldr	r2, [pc, #80]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005dd4:	f043 0304 	orr.w	r3, r3, #4
 8005dd8:	61d3      	str	r3, [r2, #28]
 8005dda:	4b12      	ldr	r3, [pc, #72]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005ddc:	69db      	ldr	r3, [r3, #28]
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	613b      	str	r3, [r7, #16]
 8005de4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8005de6:	2200      	movs	r2, #0
 8005de8:	2101      	movs	r1, #1
 8005dea:	201e      	movs	r0, #30
 8005dec:	f000 fc4d 	bl	800668a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005df0:	201e      	movs	r0, #30
 8005df2:	f000 fc66 	bl	80066c2 <HAL_NVIC_EnableIRQ>
}
 8005df6:	e010      	b.n	8005e1a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM5)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8005e2c <HAL_TIM_Base_MspInit+0x94>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d10b      	bne.n	8005e1a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005e02:	4b08      	ldr	r3, [pc, #32]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	4a07      	ldr	r2, [pc, #28]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005e08:	f043 0308 	orr.w	r3, r3, #8
 8005e0c:	61d3      	str	r3, [r2, #28]
 8005e0e:	4b05      	ldr	r3, [pc, #20]	@ (8005e24 <HAL_TIM_Base_MspInit+0x8c>)
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	f003 0308 	and.w	r3, r3, #8
 8005e16:	60fb      	str	r3, [r7, #12]
 8005e18:	68fb      	ldr	r3, [r7, #12]
}
 8005e1a:	bf00      	nop
 8005e1c:	3718      	adds	r7, #24
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	40021000 	.word	0x40021000
 8005e28:	40000800 	.word	0x40000800
 8005e2c:	40000c00 	.word	0x40000c00

08005e30 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e38:	f107 0310 	add.w	r3, r7, #16
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	605a      	str	r2, [r3, #4]
 8005e42:	609a      	str	r2, [r3, #8]
 8005e44:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ec8 <HAL_TIM_MspPostInit+0x98>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d119      	bne.n	8005e84 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e50:	4b1e      	ldr	r3, [pc, #120]	@ (8005ecc <HAL_TIM_MspPostInit+0x9c>)
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	4a1d      	ldr	r2, [pc, #116]	@ (8005ecc <HAL_TIM_MspPostInit+0x9c>)
 8005e56:	f043 0308 	orr.w	r3, r3, #8
 8005e5a:	6193      	str	r3, [r2, #24]
 8005e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005ecc <HAL_TIM_MspPostInit+0x9c>)
 8005e5e:	699b      	ldr	r3, [r3, #24]
 8005e60:	f003 0308 	and.w	r3, r3, #8
 8005e64:	60fb      	str	r3, [r7, #12]
 8005e66:	68fb      	ldr	r3, [r7, #12]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_PWM_Pin|LEFT2_MOTOR_PWM_Pin|RIGHT_MOTOR_PWM_Pin|RIGHT2_MOTOR_PWM_Pin;
 8005e68:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8005e6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e6e:	2302      	movs	r3, #2
 8005e70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005e72:	2303      	movs	r3, #3
 8005e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e76:	f107 0310 	add.w	r3, r7, #16
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	4814      	ldr	r0, [pc, #80]	@ (8005ed0 <HAL_TIM_MspPostInit+0xa0>)
 8005e7e:	f000 fd7d 	bl	800697c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005e82:	e01c      	b.n	8005ebe <HAL_TIM_MspPostInit+0x8e>
  else if(timHandle->Instance==TIM5)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a12      	ldr	r2, [pc, #72]	@ (8005ed4 <HAL_TIM_MspPostInit+0xa4>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d117      	bne.n	8005ebe <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8005ecc <HAL_TIM_MspPostInit+0x9c>)
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	4a0e      	ldr	r2, [pc, #56]	@ (8005ecc <HAL_TIM_MspPostInit+0x9c>)
 8005e94:	f043 0304 	orr.w	r3, r3, #4
 8005e98:	6193      	str	r3, [r2, #24]
 8005e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005ecc <HAL_TIM_MspPostInit+0x9c>)
 8005e9c:	699b      	ldr	r3, [r3, #24]
 8005e9e:	f003 0304 	and.w	r3, r3, #4
 8005ea2:	60bb      	str	r3, [r7, #8]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eaa:	2302      	movs	r3, #2
 8005eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005eae:	2302      	movs	r3, #2
 8005eb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005eb2:	f107 0310 	add.w	r3, r7, #16
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	4807      	ldr	r0, [pc, #28]	@ (8005ed8 <HAL_TIM_MspPostInit+0xa8>)
 8005eba:	f000 fd5f 	bl	800697c <HAL_GPIO_Init>
}
 8005ebe:	bf00      	nop
 8005ec0:	3720      	adds	r7, #32
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	40000800 	.word	0x40000800
 8005ecc:	40021000 	.word	0x40021000
 8005ed0:	40010c00 	.word	0x40010c00
 8005ed4:	40000c00 	.word	0x40000c00
 8005ed8:	40010800 	.word	0x40010800

08005edc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005ee0:	4b11      	ldr	r3, [pc, #68]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005ee2:	4a12      	ldr	r2, [pc, #72]	@ (8005f2c <MX_USART2_UART_Init+0x50>)
 8005ee4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8005ee6:	4b10      	ldr	r3, [pc, #64]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005ee8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005eec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005eee:	4b0e      	ldr	r3, [pc, #56]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005efa:	4b0b      	ldr	r3, [pc, #44]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005efc:	2200      	movs	r2, #0
 8005efe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005f00:	4b09      	ldr	r3, [pc, #36]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005f02:	220c      	movs	r2, #12
 8005f04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f06:	4b08      	ldr	r3, [pc, #32]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005f08:	2200      	movs	r2, #0
 8005f0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f0c:	4b06      	ldr	r3, [pc, #24]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005f12:	4805      	ldr	r0, [pc, #20]	@ (8005f28 <MX_USART2_UART_Init+0x4c>)
 8005f14:	f002 ff96 	bl	8008e44 <HAL_UART_Init>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005f1e:	f7ff fc73 	bl	8005808 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005f22:	bf00      	nop
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20000250 	.word	0x20000250
 8005f2c:	40004400 	.word	0x40004400

08005f30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b088      	sub	sp, #32
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f38:	f107 0310 	add.w	r3, r7, #16
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	605a      	str	r2, [r3, #4]
 8005f42:	609a      	str	r2, [r3, #8]
 8005f44:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a1f      	ldr	r2, [pc, #124]	@ (8005fc8 <HAL_UART_MspInit+0x98>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d137      	bne.n	8005fc0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005f50:	4b1e      	ldr	r3, [pc, #120]	@ (8005fcc <HAL_UART_MspInit+0x9c>)
 8005f52:	69db      	ldr	r3, [r3, #28]
 8005f54:	4a1d      	ldr	r2, [pc, #116]	@ (8005fcc <HAL_UART_MspInit+0x9c>)
 8005f56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f5a:	61d3      	str	r3, [r2, #28]
 8005f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005fcc <HAL_UART_MspInit+0x9c>)
 8005f5e:	69db      	ldr	r3, [r3, #28]
 8005f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f68:	4b18      	ldr	r3, [pc, #96]	@ (8005fcc <HAL_UART_MspInit+0x9c>)
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	4a17      	ldr	r2, [pc, #92]	@ (8005fcc <HAL_UART_MspInit+0x9c>)
 8005f6e:	f043 0304 	orr.w	r3, r3, #4
 8005f72:	6193      	str	r3, [r2, #24]
 8005f74:	4b15      	ldr	r3, [pc, #84]	@ (8005fcc <HAL_UART_MspInit+0x9c>)
 8005f76:	699b      	ldr	r3, [r3, #24]
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	60bb      	str	r3, [r7, #8]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005f80:	2304      	movs	r3, #4
 8005f82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f84:	2302      	movs	r3, #2
 8005f86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f8c:	f107 0310 	add.w	r3, r7, #16
 8005f90:	4619      	mov	r1, r3
 8005f92:	480f      	ldr	r0, [pc, #60]	@ (8005fd0 <HAL_UART_MspInit+0xa0>)
 8005f94:	f000 fcf2 	bl	800697c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005f98:	2308      	movs	r3, #8
 8005f9a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fa4:	f107 0310 	add.w	r3, r7, #16
 8005fa8:	4619      	mov	r1, r3
 8005faa:	4809      	ldr	r0, [pc, #36]	@ (8005fd0 <HAL_UART_MspInit+0xa0>)
 8005fac:	f000 fce6 	bl	800697c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	2101      	movs	r1, #1
 8005fb4:	2026      	movs	r0, #38	@ 0x26
 8005fb6:	f000 fb68 	bl	800668a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005fba:	2026      	movs	r0, #38	@ 0x26
 8005fbc:	f000 fb81 	bl	80066c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005fc0:	bf00      	nop
 8005fc2:	3720      	adds	r7, #32
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	40004400 	.word	0x40004400
 8005fcc:	40021000 	.word	0x40021000
 8005fd0:	40010800 	.word	0x40010800

08005fd4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005fd4:	f7ff fd7e 	bl	8005ad4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005fd8:	480b      	ldr	r0, [pc, #44]	@ (8006008 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8005fda:	490c      	ldr	r1, [pc, #48]	@ (800600c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8005fdc:	4a0c      	ldr	r2, [pc, #48]	@ (8006010 <LoopFillZerobss+0x16>)
  movs r3, #0
 8005fde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005fe0:	e002      	b.n	8005fe8 <LoopCopyDataInit>

08005fe2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005fe2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005fe4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005fe6:	3304      	adds	r3, #4

08005fe8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005fe8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005fea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005fec:	d3f9      	bcc.n	8005fe2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005fee:	4a09      	ldr	r2, [pc, #36]	@ (8006014 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8005ff0:	4c09      	ldr	r4, [pc, #36]	@ (8006018 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005ff2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ff4:	e001      	b.n	8005ffa <LoopFillZerobss>

08005ff6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ff6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ff8:	3204      	adds	r2, #4

08005ffa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ffa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005ffc:	d3fb      	bcc.n	8005ff6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005ffe:	f003 fda9 	bl	8009b54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006002:	f7ff fbc1 	bl	8005788 <main>
  bx lr
 8006006:	4770      	bx	lr
  ldr r0, =_sdata
 8006008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800600c:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8006010:	0800b3d0 	.word	0x0800b3d0
  ldr r2, =_sbss
 8006014:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8006018:	200003d8 	.word	0x200003d8

0800601c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800601c:	e7fe      	b.n	800601c <ADC1_2_IRQHandler>
	...

08006020 <motorInit>:

extern TIM_HandleTypeDef htim4;

//start PWM timer
void motorInit()
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8006024:	2100      	movs	r1, #0
 8006026:	4808      	ldr	r0, [pc, #32]	@ (8006048 <motorInit+0x28>)
 8006028:	f002 f842 	bl	80080b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800602c:	2104      	movs	r1, #4
 800602e:	4806      	ldr	r0, [pc, #24]	@ (8006048 <motorInit+0x28>)
 8006030:	f002 f83e 	bl	80080b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8006034:	2108      	movs	r1, #8
 8006036:	4804      	ldr	r0, [pc, #16]	@ (8006048 <motorInit+0x28>)
 8006038:	f002 f83a 	bl	80080b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800603c:	210c      	movs	r1, #12
 800603e:	4802      	ldr	r0, [pc, #8]	@ (8006048 <motorInit+0x28>)
 8006040:	f002 f836 	bl	80080b0 <HAL_TIM_PWM_Start>
}
 8006044:	bf00      	nop
 8006046:	bd80      	pop	{r7, pc}
 8006048:	200001c0 	.word	0x200001c0

0800604c <motorBreak>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, speed);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, speed);
//}

void motorBreak()
{
 800604c:	b580      	push	{r7, lr}
 800604e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006050:	2200      	movs	r2, #0
 8006052:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006056:	4814      	ldr	r0, [pc, #80]	@ (80060a8 <motorBreak+0x5c>)
 8006058:	f000 fe3b 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800605c:	2200      	movs	r2, #0
 800605e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006062:	4811      	ldr	r0, [pc, #68]	@ (80060a8 <motorBreak+0x5c>)
 8006064:	f000 fe35 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006068:	2200      	movs	r2, #0
 800606a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800606e:	480e      	ldr	r0, [pc, #56]	@ (80060a8 <motorBreak+0x5c>)
 8006070:	f000 fe2f 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006074:	2200      	movs	r2, #0
 8006076:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800607a:	480b      	ldr	r0, [pc, #44]	@ (80060a8 <motorBreak+0x5c>)
 800607c:	f000 fe29 	bl	8006cd2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 7200);
 8006080:	4b0a      	ldr	r3, [pc, #40]	@ (80060ac <motorBreak+0x60>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006088:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 7200);
 800608a:	4b08      	ldr	r3, [pc, #32]	@ (80060ac <motorBreak+0x60>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006092:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8006094:	4b05      	ldr	r3, [pc, #20]	@ (80060ac <motorBreak+0x60>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2200      	movs	r2, #0
 800609a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 800609c:	4b03      	ldr	r3, [pc, #12]	@ (80060ac <motorBreak+0x60>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2200      	movs	r2, #0
 80060a2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80060a4:	bf00      	nop
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	40010c00 	.word	0x40010c00
 80060ac:	200001c0 	.word	0x200001c0

080060b0 <moveForward>:
//	setMotorSpeed(&htim4, TIM_CHANNEL_2, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_3, 0);
//	setMotorSpeed(&htim4, TIM_CHANNEL_4, 0);
//}
void moveForward(TIM_HandleTypeDef *htim)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80060b8:	2200      	movs	r2, #0
 80060ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80060be:	4815      	ldr	r0, [pc, #84]	@ (8006114 <moveForward+0x64>)
 80060c0:	f000 fe07 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80060c4:	2200      	movs	r2, #0
 80060c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80060ca:	4812      	ldr	r0, [pc, #72]	@ (8006114 <moveForward+0x64>)
 80060cc:	f000 fe01 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80060d0:	2200      	movs	r2, #0
 80060d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80060d6:	480f      	ldr	r0, [pc, #60]	@ (8006114 <moveForward+0x64>)
 80060d8:	f000 fdfb 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80060dc:	2200      	movs	r2, #0
 80060de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80060e2:	480c      	ldr	r0, [pc, #48]	@ (8006114 <moveForward+0x64>)
 80060e4:	f000 fdf5 	bl	8006cd2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2200      	movs	r2, #0
 80060ee:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2200      	movs	r2, #0
 80060f6:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);//R1
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006100:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);//L1
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800610a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800610c:	bf00      	nop
 800610e:	3708      	adds	r7, #8
 8006110:	46bd      	mov	sp, r7
 8006112:	bd80      	pop	{r7, pc}
 8006114:	40010c00 	.word	0x40010c00

08006118 <moveBackward>:
void moveBackward(TIM_HandleTypeDef *htim)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006120:	2201      	movs	r2, #1
 8006122:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006126:	4815      	ldr	r0, [pc, #84]	@ (800617c <moveBackward+0x64>)
 8006128:	f000 fdd3 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 800612c:	2201      	movs	r2, #1
 800612e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006132:	4812      	ldr	r0, [pc, #72]	@ (800617c <moveBackward+0x64>)
 8006134:	f000 fdcd 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006138:	2201      	movs	r2, #1
 800613a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800613e:	480f      	ldr	r0, [pc, #60]	@ (800617c <moveBackward+0x64>)
 8006140:	f000 fdc7 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006144:	2201      	movs	r2, #1
 8006146:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800614a:	480c      	ldr	r0, [pc, #48]	@ (800617c <moveBackward+0x64>)
 800614c:	f000 fdc1 	bl	8006cd2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006158:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006162:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2200      	movs	r2, #0
 800616a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2200      	movs	r2, #0
 8006172:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006174:	bf00      	nop
 8006176:	3708      	adds	r7, #8
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	40010c00 	.word	0x40010c00

08006180 <moveLeft>:
void moveLeft(TIM_HandleTypeDef *htim)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006188:	2201      	movs	r2, #1
 800618a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800618e:	4815      	ldr	r0, [pc, #84]	@ (80061e4 <moveLeft+0x64>)
 8006190:	f000 fd9f 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006194:	2200      	movs	r2, #0
 8006196:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800619a:	4812      	ldr	r0, [pc, #72]	@ (80061e4 <moveLeft+0x64>)
 800619c:	f000 fd99 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80061a0:	2200      	movs	r2, #0
 80061a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80061a6:	480f      	ldr	r0, [pc, #60]	@ (80061e4 <moveLeft+0x64>)
 80061a8:	f000 fd93 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80061ac:	2201      	movs	r2, #1
 80061ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80061b2:	480c      	ldr	r0, [pc, #48]	@ (80061e4 <moveLeft+0x64>)
 80061b4:	f000 fd8d 	bl	8006cd2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80061c0:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2200      	movs	r2, #0
 80061c8:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80061d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2200      	movs	r2, #0
 80061da:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80061dc:	bf00      	nop
 80061de:	3708      	adds	r7, #8
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}
 80061e4:	40010c00 	.word	0x40010c00

080061e8 <moveRight>:
void moveRight(TIM_HandleTypeDef *htim)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b082      	sub	sp, #8
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80061f0:	2200      	movs	r2, #0
 80061f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80061f6:	4815      	ldr	r0, [pc, #84]	@ (800624c <moveRight+0x64>)
 80061f8:	f000 fd6b 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80061fc:	2201      	movs	r2, #1
 80061fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8006202:	4812      	ldr	r0, [pc, #72]	@ (800624c <moveRight+0x64>)
 8006204:	f000 fd65 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006208:	2201      	movs	r2, #1
 800620a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800620e:	480f      	ldr	r0, [pc, #60]	@ (800624c <moveRight+0x64>)
 8006210:	f000 fd5f 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006214:	2200      	movs	r2, #0
 8006216:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800621a:	480c      	ldr	r0, [pc, #48]	@ (800624c <moveRight+0x64>)
 800621c:	f000 fd59 	bl	8006cd2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2200      	movs	r2, #0
 8006226:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006230:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2200      	movs	r2, #0
 8006238:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006242:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006244:	bf00      	nop
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	40010c00 	.word	0x40010c00

08006250 <moveTurnLeft>:
void moveTurnLeft(TIM_HandleTypeDef *htim)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006258:	2201      	movs	r2, #1
 800625a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800625e:	4816      	ldr	r0, [pc, #88]	@ (80062b8 <moveTurnLeft+0x68>)
 8006260:	f000 fd37 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 8006264:	2201      	movs	r2, #1
 8006266:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800626a:	4813      	ldr	r0, [pc, #76]	@ (80062b8 <moveTurnLeft+0x68>)
 800626c:	f000 fd31 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 8006270:	2200      	movs	r2, #0
 8006272:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8006276:	4810      	ldr	r0, [pc, #64]	@ (80062b8 <moveTurnLeft+0x68>)
 8006278:	f000 fd2b 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 800627c:	2200      	movs	r2, #0
 800627e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006282:	480d      	ldr	r0, [pc, #52]	@ (80062b8 <moveTurnLeft+0x68>)
 8006284:	f000 fd25 	bl	8006cd2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 7200);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8006290:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 7200);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 800629a:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 7200);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80062a4:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 7200);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 80062ae:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80062b0:	bf00      	nop
 80062b2:	3708      	adds	r7, #8
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	40010c00 	.word	0x40010c00

080062bc <moveTurnRight>:
void moveTurnRight(TIM_HandleTypeDef *htim)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LEFT_MOTOR_GO_GPIO_Port, LEFT_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80062c4:	2200      	movs	r2, #0
 80062c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80062ca:	4814      	ldr	r0, [pc, #80]	@ (800631c <moveTurnRight+0x60>)
 80062cc:	f000 fd01 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEFT2_MOTOR_GO_GPIO_Port, LEFT2_MOTOR_GO_Pin, GPIO_PIN_RESET);
 80062d0:	2200      	movs	r2, #0
 80062d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80062d6:	4811      	ldr	r0, [pc, #68]	@ (800631c <moveTurnRight+0x60>)
 80062d8:	f000 fcfb 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT_MOTOR_GO_GPIO_Port, RIGHT_MOTOR_GO_Pin, GPIO_PIN_SET);
 80062dc:	2201      	movs	r2, #1
 80062de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80062e2:	480e      	ldr	r0, [pc, #56]	@ (800631c <moveTurnRight+0x60>)
 80062e4:	f000 fcf5 	bl	8006cd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RIGHT2_MOTOR_GO_GPIO_Port, RIGHT2_MOTOR_GO_Pin, GPIO_PIN_SET);
 80062e8:	2201      	movs	r2, #1
 80062ea:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80062ee:	480b      	ldr	r0, [pc, #44]	@ (800631c <moveTurnRight+0x60>)
 80062f0:	f000 fcef 	bl	8006cd2 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);//L1
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2200      	movs	r2, #0
 80062fa:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);//L2
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2200      	movs	r2, #0
 8006302:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, 0);//R1
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2200      	movs	r2, #0
 800630a:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, 0);//L1
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2200      	movs	r2, #0
 8006312:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006314:	bf00      	nop
 8006316:	3708      	adds	r7, #8
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40010c00 	.word	0x40010c00

08006320 <TurnRight_angle>:
	motorBreak();

}

void TurnRight_angle(TIM_HandleTypeDef *htim, int angle)
{
 8006320:	b590      	push	{r4, r7, lr}
 8006322:	b08b      	sub	sp, #44	@ 0x2c
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
	float roll_start, pitch_start, yaw_start;
	float roll_current, pitch_current, yaw_current;
	MPU6050_DMP_Get_Date(&pitch_start, &roll_start, &yaw_start);
 800632a:	f107 0214 	add.w	r2, r7, #20
 800632e:	f107 011c 	add.w	r1, r7, #28
 8006332:	f107 0318 	add.w	r3, r7, #24
 8006336:	4618      	mov	r0, r3
 8006338:	f7fb fa3e 	bl	80017b8 <MPU6050_DMP_Get_Date>

	float yaw_target = yaw_start - angle;
 800633c:	697c      	ldr	r4, [r7, #20]
 800633e:	6838      	ldr	r0, [r7, #0]
 8006340:	f7fa fce8 	bl	8000d14 <__aeabi_i2f>
 8006344:	4603      	mov	r3, r0
 8006346:	4619      	mov	r1, r3
 8006348:	4620      	mov	r0, r4
 800634a:	f7fa fc2d 	bl	8000ba8 <__aeabi_fsub>
 800634e:	4603      	mov	r3, r0
 8006350:	627b      	str	r3, [r7, #36]	@ 0x24
	if (yaw_target < -180.0f) yaw_target += 360.0f;
 8006352:	491b      	ldr	r1, [pc, #108]	@ (80063c0 <TurnRight_angle+0xa0>)
 8006354:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006356:	f7fa fecf 	bl	80010f8 <__aeabi_fcmplt>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	d005      	beq.n	800636c <TurnRight_angle+0x4c>
 8006360:	4918      	ldr	r1, [pc, #96]	@ (80063c4 <TurnRight_angle+0xa4>)
 8006362:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006364:	f7fa fc22 	bl	8000bac <__addsf3>
 8006368:	4603      	mov	r3, r0
 800636a:	627b      	str	r3, [r7, #36]	@ 0x24

	moveTurnRight(&htim);
 800636c:	1d3b      	adds	r3, r7, #4
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff ffa4 	bl	80062bc <moveTurnRight>

	while(1)
	{
		MPU6050_DMP_Get_Date(&pitch_current, &roll_current, &yaw_current);
 8006374:	f107 0208 	add.w	r2, r7, #8
 8006378:	f107 0110 	add.w	r1, r7, #16
 800637c:	f107 030c 	add.w	r3, r7, #12
 8006380:	4618      	mov	r0, r3
 8006382:	f7fb fa19 	bl	80017b8 <MPU6050_DMP_Get_Date>

		float angleDiff = yaw_target - yaw_current;
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	4619      	mov	r1, r3
 800638a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800638c:	f7fa fc0c 	bl	8000ba8 <__aeabi_fsub>
 8006390:	4603      	mov	r3, r0
 8006392:	623b      	str	r3, [r7, #32]
		if(angleDiff > -15 && angleDiff < 5){
 8006394:	490c      	ldr	r1, [pc, #48]	@ (80063c8 <TurnRight_angle+0xa8>)
 8006396:	6a38      	ldr	r0, [r7, #32]
 8006398:	f7fa fecc 	bl	8001134 <__aeabi_fcmpgt>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d006      	beq.n	80063b0 <TurnRight_angle+0x90>
 80063a2:	490a      	ldr	r1, [pc, #40]	@ (80063cc <TurnRight_angle+0xac>)
 80063a4:	6a38      	ldr	r0, [r7, #32]
 80063a6:	f7fa fea7 	bl	80010f8 <__aeabi_fcmplt>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d100      	bne.n	80063b2 <TurnRight_angle+0x92>
	{
 80063b0:	e7e0      	b.n	8006374 <TurnRight_angle+0x54>
			break;
 80063b2:	bf00      	nop
		}
	}

	motorBreak();
 80063b4:	f7ff fe4a 	bl	800604c <motorBreak>

}
 80063b8:	bf00      	nop
 80063ba:	372c      	adds	r7, #44	@ 0x2c
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd90      	pop	{r4, r7, pc}
 80063c0:	c3340000 	.word	0xc3340000
 80063c4:	43b40000 	.word	0x43b40000
 80063c8:	c1700000 	.word	0xc1700000
 80063cc:	40a00000 	.word	0x40a00000

080063d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80063d4:	4b08      	ldr	r3, [pc, #32]	@ (80063f8 <HAL_Init+0x28>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a07      	ldr	r2, [pc, #28]	@ (80063f8 <HAL_Init+0x28>)
 80063da:	f043 0310 	orr.w	r3, r3, #16
 80063de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80063e0:	2003      	movs	r0, #3
 80063e2:	f000 f947 	bl	8006674 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80063e6:	2000      	movs	r0, #0
 80063e8:	f000 f808 	bl	80063fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80063ec:	f7ff fa12 	bl	8005814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	40022000 	.word	0x40022000

080063fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006404:	4b12      	ldr	r3, [pc, #72]	@ (8006450 <HAL_InitTick+0x54>)
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	4b12      	ldr	r3, [pc, #72]	@ (8006454 <HAL_InitTick+0x58>)
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	4619      	mov	r1, r3
 800640e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006412:	fbb3 f3f1 	udiv	r3, r3, r1
 8006416:	fbb2 f3f3 	udiv	r3, r2, r3
 800641a:	4618      	mov	r0, r3
 800641c:	f000 f95f 	bl	80066de <HAL_SYSTICK_Config>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d001      	beq.n	800642a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e00e      	b.n	8006448 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b0f      	cmp	r3, #15
 800642e:	d80a      	bhi.n	8006446 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006430:	2200      	movs	r2, #0
 8006432:	6879      	ldr	r1, [r7, #4]
 8006434:	f04f 30ff 	mov.w	r0, #4294967295
 8006438:	f000 f927 	bl	800668a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800643c:	4a06      	ldr	r2, [pc, #24]	@ (8006458 <HAL_InitTick+0x5c>)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006442:	2300      	movs	r3, #0
 8006444:	e000      	b.n	8006448 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
}
 8006448:	4618      	mov	r0, r3
 800644a:	3708      	adds	r7, #8
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	20000038 	.word	0x20000038
 8006454:	20000040 	.word	0x20000040
 8006458:	2000003c 	.word	0x2000003c

0800645c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006460:	4b05      	ldr	r3, [pc, #20]	@ (8006478 <HAL_IncTick+0x1c>)
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	461a      	mov	r2, r3
 8006466:	4b05      	ldr	r3, [pc, #20]	@ (800647c <HAL_IncTick+0x20>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4413      	add	r3, r2
 800646c:	4a03      	ldr	r2, [pc, #12]	@ (800647c <HAL_IncTick+0x20>)
 800646e:	6013      	str	r3, [r2, #0]
}
 8006470:	bf00      	nop
 8006472:	46bd      	mov	sp, r7
 8006474:	bc80      	pop	{r7}
 8006476:	4770      	bx	lr
 8006478:	20000040 	.word	0x20000040
 800647c:	2000029c 	.word	0x2000029c

08006480 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006480:	b480      	push	{r7}
 8006482:	af00      	add	r7, sp, #0
  return uwTick;
 8006484:	4b02      	ldr	r3, [pc, #8]	@ (8006490 <HAL_GetTick+0x10>)
 8006486:	681b      	ldr	r3, [r3, #0]
}
 8006488:	4618      	mov	r0, r3
 800648a:	46bd      	mov	sp, r7
 800648c:	bc80      	pop	{r7}
 800648e:	4770      	bx	lr
 8006490:	2000029c 	.word	0x2000029c

08006494 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800649c:	f7ff fff0 	bl	8006480 <HAL_GetTick>
 80064a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ac:	d005      	beq.n	80064ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80064ae:	4b0a      	ldr	r3, [pc, #40]	@ (80064d8 <HAL_Delay+0x44>)
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	461a      	mov	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	4413      	add	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80064ba:	bf00      	nop
 80064bc:	f7ff ffe0 	bl	8006480 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d8f7      	bhi.n	80064bc <HAL_Delay+0x28>
  {
  }
}
 80064cc:	bf00      	nop
 80064ce:	bf00      	nop
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	20000040 	.word	0x20000040

080064dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f003 0307 	and.w	r3, r3, #7
 80064ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80064ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006520 <__NVIC_SetPriorityGrouping+0x44>)
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80064f8:	4013      	ands	r3, r2
 80064fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800650c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800650e:	4a04      	ldr	r2, [pc, #16]	@ (8006520 <__NVIC_SetPriorityGrouping+0x44>)
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	60d3      	str	r3, [r2, #12]
}
 8006514:	bf00      	nop
 8006516:	3714      	adds	r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	bc80      	pop	{r7}
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	e000ed00 	.word	0xe000ed00

08006524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006528:	4b04      	ldr	r3, [pc, #16]	@ (800653c <__NVIC_GetPriorityGrouping+0x18>)
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	0a1b      	lsrs	r3, r3, #8
 800652e:	f003 0307 	and.w	r3, r3, #7
}
 8006532:	4618      	mov	r0, r3
 8006534:	46bd      	mov	sp, r7
 8006536:	bc80      	pop	{r7}
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	e000ed00 	.word	0xe000ed00

08006540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	4603      	mov	r3, r0
 8006548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800654a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800654e:	2b00      	cmp	r3, #0
 8006550:	db0b      	blt.n	800656a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006552:	79fb      	ldrb	r3, [r7, #7]
 8006554:	f003 021f 	and.w	r2, r3, #31
 8006558:	4906      	ldr	r1, [pc, #24]	@ (8006574 <__NVIC_EnableIRQ+0x34>)
 800655a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800655e:	095b      	lsrs	r3, r3, #5
 8006560:	2001      	movs	r0, #1
 8006562:	fa00 f202 	lsl.w	r2, r0, r2
 8006566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800656a:	bf00      	nop
 800656c:	370c      	adds	r7, #12
 800656e:	46bd      	mov	sp, r7
 8006570:	bc80      	pop	{r7}
 8006572:	4770      	bx	lr
 8006574:	e000e100 	.word	0xe000e100

08006578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006578:	b480      	push	{r7}
 800657a:	b083      	sub	sp, #12
 800657c:	af00      	add	r7, sp, #0
 800657e:	4603      	mov	r3, r0
 8006580:	6039      	str	r1, [r7, #0]
 8006582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006588:	2b00      	cmp	r3, #0
 800658a:	db0a      	blt.n	80065a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	b2da      	uxtb	r2, r3
 8006590:	490c      	ldr	r1, [pc, #48]	@ (80065c4 <__NVIC_SetPriority+0x4c>)
 8006592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006596:	0112      	lsls	r2, r2, #4
 8006598:	b2d2      	uxtb	r2, r2
 800659a:	440b      	add	r3, r1
 800659c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80065a0:	e00a      	b.n	80065b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	4908      	ldr	r1, [pc, #32]	@ (80065c8 <__NVIC_SetPriority+0x50>)
 80065a8:	79fb      	ldrb	r3, [r7, #7]
 80065aa:	f003 030f 	and.w	r3, r3, #15
 80065ae:	3b04      	subs	r3, #4
 80065b0:	0112      	lsls	r2, r2, #4
 80065b2:	b2d2      	uxtb	r2, r2
 80065b4:	440b      	add	r3, r1
 80065b6:	761a      	strb	r2, [r3, #24]
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	bc80      	pop	{r7}
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	e000e100 	.word	0xe000e100
 80065c8:	e000ed00 	.word	0xe000ed00

080065cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b089      	sub	sp, #36	@ 0x24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f003 0307 	and.w	r3, r3, #7
 80065de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	f1c3 0307 	rsb	r3, r3, #7
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	bf28      	it	cs
 80065ea:	2304      	movcs	r3, #4
 80065ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	3304      	adds	r3, #4
 80065f2:	2b06      	cmp	r3, #6
 80065f4:	d902      	bls.n	80065fc <NVIC_EncodePriority+0x30>
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	3b03      	subs	r3, #3
 80065fa:	e000      	b.n	80065fe <NVIC_EncodePriority+0x32>
 80065fc:	2300      	movs	r3, #0
 80065fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006600:	f04f 32ff 	mov.w	r2, #4294967295
 8006604:	69bb      	ldr	r3, [r7, #24]
 8006606:	fa02 f303 	lsl.w	r3, r2, r3
 800660a:	43da      	mvns	r2, r3
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	401a      	ands	r2, r3
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006614:	f04f 31ff 	mov.w	r1, #4294967295
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	fa01 f303 	lsl.w	r3, r1, r3
 800661e:	43d9      	mvns	r1, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006624:	4313      	orrs	r3, r2
         );
}
 8006626:	4618      	mov	r0, r3
 8006628:	3724      	adds	r7, #36	@ 0x24
 800662a:	46bd      	mov	sp, r7
 800662c:	bc80      	pop	{r7}
 800662e:	4770      	bx	lr

08006630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	3b01      	subs	r3, #1
 800663c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006640:	d301      	bcc.n	8006646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006642:	2301      	movs	r3, #1
 8006644:	e00f      	b.n	8006666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006646:	4a0a      	ldr	r2, [pc, #40]	@ (8006670 <SysTick_Config+0x40>)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	3b01      	subs	r3, #1
 800664c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800664e:	210f      	movs	r1, #15
 8006650:	f04f 30ff 	mov.w	r0, #4294967295
 8006654:	f7ff ff90 	bl	8006578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006658:	4b05      	ldr	r3, [pc, #20]	@ (8006670 <SysTick_Config+0x40>)
 800665a:	2200      	movs	r2, #0
 800665c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800665e:	4b04      	ldr	r3, [pc, #16]	@ (8006670 <SysTick_Config+0x40>)
 8006660:	2207      	movs	r2, #7
 8006662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006664:	2300      	movs	r3, #0
}
 8006666:	4618      	mov	r0, r3
 8006668:	3708      	adds	r7, #8
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	e000e010 	.word	0xe000e010

08006674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f7ff ff2d 	bl	80064dc <__NVIC_SetPriorityGrouping>
}
 8006682:	bf00      	nop
 8006684:	3708      	adds	r7, #8
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800668a:	b580      	push	{r7, lr}
 800668c:	b086      	sub	sp, #24
 800668e:	af00      	add	r7, sp, #0
 8006690:	4603      	mov	r3, r0
 8006692:	60b9      	str	r1, [r7, #8]
 8006694:	607a      	str	r2, [r7, #4]
 8006696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006698:	2300      	movs	r3, #0
 800669a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800669c:	f7ff ff42 	bl	8006524 <__NVIC_GetPriorityGrouping>
 80066a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	68b9      	ldr	r1, [r7, #8]
 80066a6:	6978      	ldr	r0, [r7, #20]
 80066a8:	f7ff ff90 	bl	80065cc <NVIC_EncodePriority>
 80066ac:	4602      	mov	r2, r0
 80066ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066b2:	4611      	mov	r1, r2
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff ff5f 	bl	8006578 <__NVIC_SetPriority>
}
 80066ba:	bf00      	nop
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066c2:	b580      	push	{r7, lr}
 80066c4:	b082      	sub	sp, #8
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	4603      	mov	r3, r0
 80066ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7ff ff35 	bl	8006540 <__NVIC_EnableIRQ>
}
 80066d6:	bf00      	nop
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80066de:	b580      	push	{r7, lr}
 80066e0:	b082      	sub	sp, #8
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7ff ffa2 	bl	8006630 <SysTick_Config>
 80066ec:	4603      	mov	r3, r0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b085      	sub	sp, #20
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066fe:	2300      	movs	r3, #0
 8006700:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b02      	cmp	r3, #2
 800670c:	d008      	beq.n	8006720 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2204      	movs	r2, #4
 8006712:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e020      	b.n	8006762 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 020e 	bic.w	r2, r2, #14
 800672e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f022 0201 	bic.w	r2, r2, #1
 800673e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006748:	2101      	movs	r1, #1
 800674a:	fa01 f202 	lsl.w	r2, r1, r2
 800674e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006760:	7bfb      	ldrb	r3, [r7, #15]
}
 8006762:	4618      	mov	r0, r3
 8006764:	3714      	adds	r7, #20
 8006766:	46bd      	mov	sp, r7
 8006768:	bc80      	pop	{r7}
 800676a:	4770      	bx	lr

0800676c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006774:	2300      	movs	r3, #0
 8006776:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b02      	cmp	r3, #2
 8006782:	d005      	beq.n	8006790 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2204      	movs	r2, #4
 8006788:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	73fb      	strb	r3, [r7, #15]
 800678e:	e0d6      	b.n	800693e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f022 020e 	bic.w	r2, r2, #14
 800679e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 0201 	bic.w	r2, r2, #1
 80067ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	461a      	mov	r2, r3
 80067b6:	4b64      	ldr	r3, [pc, #400]	@ (8006948 <HAL_DMA_Abort_IT+0x1dc>)
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d958      	bls.n	800686e <HAL_DMA_Abort_IT+0x102>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a62      	ldr	r2, [pc, #392]	@ (800694c <HAL_DMA_Abort_IT+0x1e0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d04f      	beq.n	8006866 <HAL_DMA_Abort_IT+0xfa>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a61      	ldr	r2, [pc, #388]	@ (8006950 <HAL_DMA_Abort_IT+0x1e4>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d048      	beq.n	8006862 <HAL_DMA_Abort_IT+0xf6>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a5f      	ldr	r2, [pc, #380]	@ (8006954 <HAL_DMA_Abort_IT+0x1e8>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d040      	beq.n	800685c <HAL_DMA_Abort_IT+0xf0>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a5e      	ldr	r2, [pc, #376]	@ (8006958 <HAL_DMA_Abort_IT+0x1ec>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d038      	beq.n	8006856 <HAL_DMA_Abort_IT+0xea>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a5c      	ldr	r2, [pc, #368]	@ (800695c <HAL_DMA_Abort_IT+0x1f0>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d030      	beq.n	8006850 <HAL_DMA_Abort_IT+0xe4>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006960 <HAL_DMA_Abort_IT+0x1f4>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d028      	beq.n	800684a <HAL_DMA_Abort_IT+0xde>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a52      	ldr	r2, [pc, #328]	@ (8006948 <HAL_DMA_Abort_IT+0x1dc>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d020      	beq.n	8006844 <HAL_DMA_Abort_IT+0xd8>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a57      	ldr	r2, [pc, #348]	@ (8006964 <HAL_DMA_Abort_IT+0x1f8>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d019      	beq.n	8006840 <HAL_DMA_Abort_IT+0xd4>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a55      	ldr	r2, [pc, #340]	@ (8006968 <HAL_DMA_Abort_IT+0x1fc>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d012      	beq.n	800683c <HAL_DMA_Abort_IT+0xd0>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a54      	ldr	r2, [pc, #336]	@ (800696c <HAL_DMA_Abort_IT+0x200>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d00a      	beq.n	8006836 <HAL_DMA_Abort_IT+0xca>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a52      	ldr	r2, [pc, #328]	@ (8006970 <HAL_DMA_Abort_IT+0x204>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d102      	bne.n	8006830 <HAL_DMA_Abort_IT+0xc4>
 800682a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800682e:	e01b      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006830:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006834:	e018      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006836:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800683a:	e015      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 800683c:	2310      	movs	r3, #16
 800683e:	e013      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006840:	2301      	movs	r3, #1
 8006842:	e011      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006844:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006848:	e00e      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 800684a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800684e:	e00b      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006850:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006854:	e008      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006856:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800685a:	e005      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 800685c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006860:	e002      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006862:	2310      	movs	r3, #16
 8006864:	e000      	b.n	8006868 <HAL_DMA_Abort_IT+0xfc>
 8006866:	2301      	movs	r3, #1
 8006868:	4a42      	ldr	r2, [pc, #264]	@ (8006974 <HAL_DMA_Abort_IT+0x208>)
 800686a:	6053      	str	r3, [r2, #4]
 800686c:	e057      	b.n	800691e <HAL_DMA_Abort_IT+0x1b2>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a36      	ldr	r2, [pc, #216]	@ (800694c <HAL_DMA_Abort_IT+0x1e0>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d04f      	beq.n	8006918 <HAL_DMA_Abort_IT+0x1ac>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a34      	ldr	r2, [pc, #208]	@ (8006950 <HAL_DMA_Abort_IT+0x1e4>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d048      	beq.n	8006914 <HAL_DMA_Abort_IT+0x1a8>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a33      	ldr	r2, [pc, #204]	@ (8006954 <HAL_DMA_Abort_IT+0x1e8>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d040      	beq.n	800690e <HAL_DMA_Abort_IT+0x1a2>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a31      	ldr	r2, [pc, #196]	@ (8006958 <HAL_DMA_Abort_IT+0x1ec>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d038      	beq.n	8006908 <HAL_DMA_Abort_IT+0x19c>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a30      	ldr	r2, [pc, #192]	@ (800695c <HAL_DMA_Abort_IT+0x1f0>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d030      	beq.n	8006902 <HAL_DMA_Abort_IT+0x196>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a2e      	ldr	r2, [pc, #184]	@ (8006960 <HAL_DMA_Abort_IT+0x1f4>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d028      	beq.n	80068fc <HAL_DMA_Abort_IT+0x190>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a26      	ldr	r2, [pc, #152]	@ (8006948 <HAL_DMA_Abort_IT+0x1dc>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d020      	beq.n	80068f6 <HAL_DMA_Abort_IT+0x18a>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a2a      	ldr	r2, [pc, #168]	@ (8006964 <HAL_DMA_Abort_IT+0x1f8>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d019      	beq.n	80068f2 <HAL_DMA_Abort_IT+0x186>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a29      	ldr	r2, [pc, #164]	@ (8006968 <HAL_DMA_Abort_IT+0x1fc>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d012      	beq.n	80068ee <HAL_DMA_Abort_IT+0x182>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a27      	ldr	r2, [pc, #156]	@ (800696c <HAL_DMA_Abort_IT+0x200>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d00a      	beq.n	80068e8 <HAL_DMA_Abort_IT+0x17c>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a26      	ldr	r2, [pc, #152]	@ (8006970 <HAL_DMA_Abort_IT+0x204>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d102      	bne.n	80068e2 <HAL_DMA_Abort_IT+0x176>
 80068dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068e0:	e01b      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 80068e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80068e6:	e018      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 80068e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80068ec:	e015      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 80068ee:	2310      	movs	r3, #16
 80068f0:	e013      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 80068f2:	2301      	movs	r3, #1
 80068f4:	e011      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 80068f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80068fa:	e00e      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 80068fc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006900:	e00b      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 8006902:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006906:	e008      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 8006908:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800690c:	e005      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 800690e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006912:	e002      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 8006914:	2310      	movs	r3, #16
 8006916:	e000      	b.n	800691a <HAL_DMA_Abort_IT+0x1ae>
 8006918:	2301      	movs	r3, #1
 800691a:	4a17      	ldr	r2, [pc, #92]	@ (8006978 <HAL_DMA_Abort_IT+0x20c>)
 800691c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006932:	2b00      	cmp	r3, #0
 8006934:	d003      	beq.n	800693e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	4798      	blx	r3
    } 
  }
  return status;
 800693e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	40020080 	.word	0x40020080
 800694c:	40020008 	.word	0x40020008
 8006950:	4002001c 	.word	0x4002001c
 8006954:	40020030 	.word	0x40020030
 8006958:	40020044 	.word	0x40020044
 800695c:	40020058 	.word	0x40020058
 8006960:	4002006c 	.word	0x4002006c
 8006964:	40020408 	.word	0x40020408
 8006968:	4002041c 	.word	0x4002041c
 800696c:	40020430 	.word	0x40020430
 8006970:	40020444 	.word	0x40020444
 8006974:	40020400 	.word	0x40020400
 8006978:	40020000 	.word	0x40020000

0800697c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800697c:	b480      	push	{r7}
 800697e:	b08b      	sub	sp, #44	@ 0x2c
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006986:	2300      	movs	r3, #0
 8006988:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800698a:	2300      	movs	r3, #0
 800698c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800698e:	e179      	b.n	8006c84 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006990:	2201      	movs	r2, #1
 8006992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006994:	fa02 f303 	lsl.w	r3, r2, r3
 8006998:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	69fa      	ldr	r2, [r7, #28]
 80069a0:	4013      	ands	r3, r2
 80069a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	f040 8168 	bne.w	8006c7e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	4a96      	ldr	r2, [pc, #600]	@ (8006c0c <HAL_GPIO_Init+0x290>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d05e      	beq.n	8006a76 <HAL_GPIO_Init+0xfa>
 80069b8:	4a94      	ldr	r2, [pc, #592]	@ (8006c0c <HAL_GPIO_Init+0x290>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d875      	bhi.n	8006aaa <HAL_GPIO_Init+0x12e>
 80069be:	4a94      	ldr	r2, [pc, #592]	@ (8006c10 <HAL_GPIO_Init+0x294>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d058      	beq.n	8006a76 <HAL_GPIO_Init+0xfa>
 80069c4:	4a92      	ldr	r2, [pc, #584]	@ (8006c10 <HAL_GPIO_Init+0x294>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d86f      	bhi.n	8006aaa <HAL_GPIO_Init+0x12e>
 80069ca:	4a92      	ldr	r2, [pc, #584]	@ (8006c14 <HAL_GPIO_Init+0x298>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d052      	beq.n	8006a76 <HAL_GPIO_Init+0xfa>
 80069d0:	4a90      	ldr	r2, [pc, #576]	@ (8006c14 <HAL_GPIO_Init+0x298>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d869      	bhi.n	8006aaa <HAL_GPIO_Init+0x12e>
 80069d6:	4a90      	ldr	r2, [pc, #576]	@ (8006c18 <HAL_GPIO_Init+0x29c>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d04c      	beq.n	8006a76 <HAL_GPIO_Init+0xfa>
 80069dc:	4a8e      	ldr	r2, [pc, #568]	@ (8006c18 <HAL_GPIO_Init+0x29c>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d863      	bhi.n	8006aaa <HAL_GPIO_Init+0x12e>
 80069e2:	4a8e      	ldr	r2, [pc, #568]	@ (8006c1c <HAL_GPIO_Init+0x2a0>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d046      	beq.n	8006a76 <HAL_GPIO_Init+0xfa>
 80069e8:	4a8c      	ldr	r2, [pc, #560]	@ (8006c1c <HAL_GPIO_Init+0x2a0>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d85d      	bhi.n	8006aaa <HAL_GPIO_Init+0x12e>
 80069ee:	2b12      	cmp	r3, #18
 80069f0:	d82a      	bhi.n	8006a48 <HAL_GPIO_Init+0xcc>
 80069f2:	2b12      	cmp	r3, #18
 80069f4:	d859      	bhi.n	8006aaa <HAL_GPIO_Init+0x12e>
 80069f6:	a201      	add	r2, pc, #4	@ (adr r2, 80069fc <HAL_GPIO_Init+0x80>)
 80069f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069fc:	08006a77 	.word	0x08006a77
 8006a00:	08006a51 	.word	0x08006a51
 8006a04:	08006a63 	.word	0x08006a63
 8006a08:	08006aa5 	.word	0x08006aa5
 8006a0c:	08006aab 	.word	0x08006aab
 8006a10:	08006aab 	.word	0x08006aab
 8006a14:	08006aab 	.word	0x08006aab
 8006a18:	08006aab 	.word	0x08006aab
 8006a1c:	08006aab 	.word	0x08006aab
 8006a20:	08006aab 	.word	0x08006aab
 8006a24:	08006aab 	.word	0x08006aab
 8006a28:	08006aab 	.word	0x08006aab
 8006a2c:	08006aab 	.word	0x08006aab
 8006a30:	08006aab 	.word	0x08006aab
 8006a34:	08006aab 	.word	0x08006aab
 8006a38:	08006aab 	.word	0x08006aab
 8006a3c:	08006aab 	.word	0x08006aab
 8006a40:	08006a59 	.word	0x08006a59
 8006a44:	08006a6d 	.word	0x08006a6d
 8006a48:	4a75      	ldr	r2, [pc, #468]	@ (8006c20 <HAL_GPIO_Init+0x2a4>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d013      	beq.n	8006a76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006a4e:	e02c      	b.n	8006aaa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	623b      	str	r3, [r7, #32]
          break;
 8006a56:	e029      	b.n	8006aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	623b      	str	r3, [r7, #32]
          break;
 8006a60:	e024      	b.n	8006aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	68db      	ldr	r3, [r3, #12]
 8006a66:	3308      	adds	r3, #8
 8006a68:	623b      	str	r3, [r7, #32]
          break;
 8006a6a:	e01f      	b.n	8006aac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	330c      	adds	r3, #12
 8006a72:	623b      	str	r3, [r7, #32]
          break;
 8006a74:	e01a      	b.n	8006aac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d102      	bne.n	8006a84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006a7e:	2304      	movs	r3, #4
 8006a80:	623b      	str	r3, [r7, #32]
          break;
 8006a82:	e013      	b.n	8006aac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d105      	bne.n	8006a98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006a8c:	2308      	movs	r3, #8
 8006a8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	69fa      	ldr	r2, [r7, #28]
 8006a94:	611a      	str	r2, [r3, #16]
          break;
 8006a96:	e009      	b.n	8006aac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006a98:	2308      	movs	r3, #8
 8006a9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	69fa      	ldr	r2, [r7, #28]
 8006aa0:	615a      	str	r2, [r3, #20]
          break;
 8006aa2:	e003      	b.n	8006aac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	623b      	str	r3, [r7, #32]
          break;
 8006aa8:	e000      	b.n	8006aac <HAL_GPIO_Init+0x130>
          break;
 8006aaa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	2bff      	cmp	r3, #255	@ 0xff
 8006ab0:	d801      	bhi.n	8006ab6 <HAL_GPIO_Init+0x13a>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	e001      	b.n	8006aba <HAL_GPIO_Init+0x13e>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	3304      	adds	r3, #4
 8006aba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	2bff      	cmp	r3, #255	@ 0xff
 8006ac0:	d802      	bhi.n	8006ac8 <HAL_GPIO_Init+0x14c>
 8006ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	e002      	b.n	8006ace <HAL_GPIO_Init+0x152>
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	3b08      	subs	r3, #8
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	681a      	ldr	r2, [r3, #0]
 8006ad4:	210f      	movs	r1, #15
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8006adc:	43db      	mvns	r3, r3
 8006ade:	401a      	ands	r2, r3
 8006ae0:	6a39      	ldr	r1, [r7, #32]
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ae8:	431a      	orrs	r2, r3
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	f000 80c1 	beq.w	8006c7e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006afc:	4b49      	ldr	r3, [pc, #292]	@ (8006c24 <HAL_GPIO_Init+0x2a8>)
 8006afe:	699b      	ldr	r3, [r3, #24]
 8006b00:	4a48      	ldr	r2, [pc, #288]	@ (8006c24 <HAL_GPIO_Init+0x2a8>)
 8006b02:	f043 0301 	orr.w	r3, r3, #1
 8006b06:	6193      	str	r3, [r2, #24]
 8006b08:	4b46      	ldr	r3, [pc, #280]	@ (8006c24 <HAL_GPIO_Init+0x2a8>)
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	f003 0301 	and.w	r3, r3, #1
 8006b10:	60bb      	str	r3, [r7, #8]
 8006b12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006b14:	4a44      	ldr	r2, [pc, #272]	@ (8006c28 <HAL_GPIO_Init+0x2ac>)
 8006b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b18:	089b      	lsrs	r3, r3, #2
 8006b1a:	3302      	adds	r3, #2
 8006b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b24:	f003 0303 	and.w	r3, r3, #3
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	220f      	movs	r2, #15
 8006b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b30:	43db      	mvns	r3, r3
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	4013      	ands	r3, r2
 8006b36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a3c      	ldr	r2, [pc, #240]	@ (8006c2c <HAL_GPIO_Init+0x2b0>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d01f      	beq.n	8006b80 <HAL_GPIO_Init+0x204>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a3b      	ldr	r2, [pc, #236]	@ (8006c30 <HAL_GPIO_Init+0x2b4>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d019      	beq.n	8006b7c <HAL_GPIO_Init+0x200>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a3a      	ldr	r2, [pc, #232]	@ (8006c34 <HAL_GPIO_Init+0x2b8>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d013      	beq.n	8006b78 <HAL_GPIO_Init+0x1fc>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a39      	ldr	r2, [pc, #228]	@ (8006c38 <HAL_GPIO_Init+0x2bc>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d00d      	beq.n	8006b74 <HAL_GPIO_Init+0x1f8>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a38      	ldr	r2, [pc, #224]	@ (8006c3c <HAL_GPIO_Init+0x2c0>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d007      	beq.n	8006b70 <HAL_GPIO_Init+0x1f4>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a37      	ldr	r2, [pc, #220]	@ (8006c40 <HAL_GPIO_Init+0x2c4>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d101      	bne.n	8006b6c <HAL_GPIO_Init+0x1f0>
 8006b68:	2305      	movs	r3, #5
 8006b6a:	e00a      	b.n	8006b82 <HAL_GPIO_Init+0x206>
 8006b6c:	2306      	movs	r3, #6
 8006b6e:	e008      	b.n	8006b82 <HAL_GPIO_Init+0x206>
 8006b70:	2304      	movs	r3, #4
 8006b72:	e006      	b.n	8006b82 <HAL_GPIO_Init+0x206>
 8006b74:	2303      	movs	r3, #3
 8006b76:	e004      	b.n	8006b82 <HAL_GPIO_Init+0x206>
 8006b78:	2302      	movs	r3, #2
 8006b7a:	e002      	b.n	8006b82 <HAL_GPIO_Init+0x206>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e000      	b.n	8006b82 <HAL_GPIO_Init+0x206>
 8006b80:	2300      	movs	r3, #0
 8006b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b84:	f002 0203 	and.w	r2, r2, #3
 8006b88:	0092      	lsls	r2, r2, #2
 8006b8a:	4093      	lsls	r3, r2
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006b92:	4925      	ldr	r1, [pc, #148]	@ (8006c28 <HAL_GPIO_Init+0x2ac>)
 8006b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b96:	089b      	lsrs	r3, r3, #2
 8006b98:	3302      	adds	r3, #2
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d006      	beq.n	8006bba <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006bac:	4b25      	ldr	r3, [pc, #148]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bae:	689a      	ldr	r2, [r3, #8]
 8006bb0:	4924      	ldr	r1, [pc, #144]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	608b      	str	r3, [r1, #8]
 8006bb8:	e006      	b.n	8006bc8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006bba:	4b22      	ldr	r3, [pc, #136]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	43db      	mvns	r3, r3
 8006bc2:	4920      	ldr	r1, [pc, #128]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d006      	beq.n	8006be2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bd6:	68da      	ldr	r2, [r3, #12]
 8006bd8:	491a      	ldr	r1, [pc, #104]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bda:	69bb      	ldr	r3, [r7, #24]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	60cb      	str	r3, [r1, #12]
 8006be0:	e006      	b.n	8006bf0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006be2:	4b18      	ldr	r3, [pc, #96]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006be4:	68da      	ldr	r2, [r3, #12]
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	43db      	mvns	r3, r3
 8006bea:	4916      	ldr	r1, [pc, #88]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bec:	4013      	ands	r3, r2
 8006bee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d025      	beq.n	8006c48 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006bfc:	4b11      	ldr	r3, [pc, #68]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006bfe:	685a      	ldr	r2, [r3, #4]
 8006c00:	4910      	ldr	r1, [pc, #64]	@ (8006c44 <HAL_GPIO_Init+0x2c8>)
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	604b      	str	r3, [r1, #4]
 8006c08:	e025      	b.n	8006c56 <HAL_GPIO_Init+0x2da>
 8006c0a:	bf00      	nop
 8006c0c:	10320000 	.word	0x10320000
 8006c10:	10310000 	.word	0x10310000
 8006c14:	10220000 	.word	0x10220000
 8006c18:	10210000 	.word	0x10210000
 8006c1c:	10120000 	.word	0x10120000
 8006c20:	10110000 	.word	0x10110000
 8006c24:	40021000 	.word	0x40021000
 8006c28:	40010000 	.word	0x40010000
 8006c2c:	40010800 	.word	0x40010800
 8006c30:	40010c00 	.word	0x40010c00
 8006c34:	40011000 	.word	0x40011000
 8006c38:	40011400 	.word	0x40011400
 8006c3c:	40011800 	.word	0x40011800
 8006c40:	40011c00 	.word	0x40011c00
 8006c44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006c48:	4b15      	ldr	r3, [pc, #84]	@ (8006ca0 <HAL_GPIO_Init+0x324>)
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	43db      	mvns	r3, r3
 8006c50:	4913      	ldr	r1, [pc, #76]	@ (8006ca0 <HAL_GPIO_Init+0x324>)
 8006c52:	4013      	ands	r3, r2
 8006c54:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d006      	beq.n	8006c70 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006c62:	4b0f      	ldr	r3, [pc, #60]	@ (8006ca0 <HAL_GPIO_Init+0x324>)
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	490e      	ldr	r1, [pc, #56]	@ (8006ca0 <HAL_GPIO_Init+0x324>)
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	600b      	str	r3, [r1, #0]
 8006c6e:	e006      	b.n	8006c7e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006c70:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca0 <HAL_GPIO_Init+0x324>)
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	43db      	mvns	r3, r3
 8006c78:	4909      	ldr	r1, [pc, #36]	@ (8006ca0 <HAL_GPIO_Init+0x324>)
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c80:	3301      	adds	r3, #1
 8006c82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	681a      	ldr	r2, [r3, #0]
 8006c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f47f ae7e 	bne.w	8006990 <HAL_GPIO_Init+0x14>
  }
}
 8006c94:	bf00      	nop
 8006c96:	bf00      	nop
 8006c98:	372c      	adds	r7, #44	@ 0x2c
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bc80      	pop	{r7}
 8006c9e:	4770      	bx	lr
 8006ca0:	40010400 	.word	0x40010400

08006ca4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	460b      	mov	r3, r1
 8006cae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689a      	ldr	r2, [r3, #8]
 8006cb4:	887b      	ldrh	r3, [r7, #2]
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d002      	beq.n	8006cc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	73fb      	strb	r3, [r7, #15]
 8006cc0:	e001      	b.n	8006cc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3714      	adds	r7, #20
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bc80      	pop	{r7}
 8006cd0:	4770      	bx	lr

08006cd2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cd2:	b480      	push	{r7}
 8006cd4:	b083      	sub	sp, #12
 8006cd6:	af00      	add	r7, sp, #0
 8006cd8:	6078      	str	r0, [r7, #4]
 8006cda:	460b      	mov	r3, r1
 8006cdc:	807b      	strh	r3, [r7, #2]
 8006cde:	4613      	mov	r3, r2
 8006ce0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ce2:	787b      	ldrb	r3, [r7, #1]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d003      	beq.n	8006cf0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ce8:	887a      	ldrh	r2, [r7, #2]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006cee:	e003      	b.n	8006cf8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006cf0:	887b      	ldrh	r3, [r7, #2]
 8006cf2:	041a      	lsls	r2, r3, #16
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	611a      	str	r2, [r3, #16]
}
 8006cf8:	bf00      	nop
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bc80      	pop	{r7}
 8006d00:	4770      	bx	lr
	...

08006d04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b082      	sub	sp, #8
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006d0e:	4b08      	ldr	r3, [pc, #32]	@ (8006d30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d10:	695a      	ldr	r2, [r3, #20]
 8006d12:	88fb      	ldrh	r3, [r7, #6]
 8006d14:	4013      	ands	r3, r2
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d006      	beq.n	8006d28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006d1a:	4a05      	ldr	r2, [pc, #20]	@ (8006d30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d1c:	88fb      	ldrh	r3, [r7, #6]
 8006d1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006d20:	88fb      	ldrh	r3, [r7, #6]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7fe fdf2 	bl	800590c <HAL_GPIO_EXTI_Callback>
  }
}
 8006d28:	bf00      	nop
 8006d2a:	3708      	adds	r7, #8
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	40010400 	.word	0x40010400

08006d34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d101      	bne.n	8006d46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e12b      	b.n	8006f9e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d106      	bne.n	8006d60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f7fb fa26 	bl	80021ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2224      	movs	r2, #36	@ 0x24
 8006d64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0201 	bic.w	r2, r2, #1
 8006d76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006d86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006d96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006d98:	f001 f83c 	bl	8007e14 <HAL_RCC_GetPCLK1Freq>
 8006d9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	4a81      	ldr	r2, [pc, #516]	@ (8006fa8 <HAL_I2C_Init+0x274>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d807      	bhi.n	8006db8 <HAL_I2C_Init+0x84>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	4a80      	ldr	r2, [pc, #512]	@ (8006fac <HAL_I2C_Init+0x278>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	bf94      	ite	ls
 8006db0:	2301      	movls	r3, #1
 8006db2:	2300      	movhi	r3, #0
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	e006      	b.n	8006dc6 <HAL_I2C_Init+0x92>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4a7d      	ldr	r2, [pc, #500]	@ (8006fb0 <HAL_I2C_Init+0x27c>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	bf94      	ite	ls
 8006dc0:	2301      	movls	r3, #1
 8006dc2:	2300      	movhi	r3, #0
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e0e7      	b.n	8006f9e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	4a78      	ldr	r2, [pc, #480]	@ (8006fb4 <HAL_I2C_Init+0x280>)
 8006dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd6:	0c9b      	lsrs	r3, r3, #18
 8006dd8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	430a      	orrs	r2, r1
 8006dec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6a1b      	ldr	r3, [r3, #32]
 8006df4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	4a6a      	ldr	r2, [pc, #424]	@ (8006fa8 <HAL_I2C_Init+0x274>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d802      	bhi.n	8006e08 <HAL_I2C_Init+0xd4>
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	3301      	adds	r3, #1
 8006e06:	e009      	b.n	8006e1c <HAL_I2C_Init+0xe8>
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006e0e:	fb02 f303 	mul.w	r3, r2, r3
 8006e12:	4a69      	ldr	r2, [pc, #420]	@ (8006fb8 <HAL_I2C_Init+0x284>)
 8006e14:	fba2 2303 	umull	r2, r3, r2, r3
 8006e18:	099b      	lsrs	r3, r3, #6
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6812      	ldr	r2, [r2, #0]
 8006e20:	430b      	orrs	r3, r1
 8006e22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006e2e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	495c      	ldr	r1, [pc, #368]	@ (8006fa8 <HAL_I2C_Init+0x274>)
 8006e38:	428b      	cmp	r3, r1
 8006e3a:	d819      	bhi.n	8006e70 <HAL_I2C_Init+0x13c>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	1e59      	subs	r1, r3, #1
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	005b      	lsls	r3, r3, #1
 8006e46:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e4a:	1c59      	adds	r1, r3, #1
 8006e4c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006e50:	400b      	ands	r3, r1
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00a      	beq.n	8006e6c <HAL_I2C_Init+0x138>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	1e59      	subs	r1, r3, #1
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	005b      	lsls	r3, r3, #1
 8006e60:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e64:	3301      	adds	r3, #1
 8006e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e6a:	e051      	b.n	8006f10 <HAL_I2C_Init+0x1dc>
 8006e6c:	2304      	movs	r3, #4
 8006e6e:	e04f      	b.n	8006f10 <HAL_I2C_Init+0x1dc>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d111      	bne.n	8006e9c <HAL_I2C_Init+0x168>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	1e58      	subs	r0, r3, #1
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6859      	ldr	r1, [r3, #4]
 8006e80:	460b      	mov	r3, r1
 8006e82:	005b      	lsls	r3, r3, #1
 8006e84:	440b      	add	r3, r1
 8006e86:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	bf0c      	ite	eq
 8006e94:	2301      	moveq	r3, #1
 8006e96:	2300      	movne	r3, #0
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	e012      	b.n	8006ec2 <HAL_I2C_Init+0x18e>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	1e58      	subs	r0, r3, #1
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6859      	ldr	r1, [r3, #4]
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	440b      	add	r3, r1
 8006eaa:	0099      	lsls	r1, r3, #2
 8006eac:	440b      	add	r3, r1
 8006eae:	fbb0 f3f3 	udiv	r3, r0, r3
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	bf0c      	ite	eq
 8006ebc:	2301      	moveq	r3, #1
 8006ebe:	2300      	movne	r3, #0
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <HAL_I2C_Init+0x196>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e022      	b.n	8006f10 <HAL_I2C_Init+0x1dc>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d10e      	bne.n	8006ef0 <HAL_I2C_Init+0x1bc>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	1e58      	subs	r0, r3, #1
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6859      	ldr	r1, [r3, #4]
 8006eda:	460b      	mov	r3, r1
 8006edc:	005b      	lsls	r3, r3, #1
 8006ede:	440b      	add	r3, r1
 8006ee0:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006eea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006eee:	e00f      	b.n	8006f10 <HAL_I2C_Init+0x1dc>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	1e58      	subs	r0, r3, #1
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6859      	ldr	r1, [r3, #4]
 8006ef8:	460b      	mov	r3, r1
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	440b      	add	r3, r1
 8006efe:	0099      	lsls	r1, r3, #2
 8006f00:	440b      	add	r3, r1
 8006f02:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f06:	3301      	adds	r3, #1
 8006f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f0c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f10:	6879      	ldr	r1, [r7, #4]
 8006f12:	6809      	ldr	r1, [r1, #0]
 8006f14:	4313      	orrs	r3, r2
 8006f16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	69da      	ldr	r2, [r3, #28]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	431a      	orrs	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	430a      	orrs	r2, r1
 8006f32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006f3e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	6911      	ldr	r1, [r2, #16]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	68d2      	ldr	r2, [r2, #12]
 8006f4a:	4311      	orrs	r1, r2
 8006f4c:	687a      	ldr	r2, [r7, #4]
 8006f4e:	6812      	ldr	r2, [r2, #0]
 8006f50:	430b      	orrs	r3, r1
 8006f52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	695a      	ldr	r2, [r3, #20]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	431a      	orrs	r2, r3
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	430a      	orrs	r2, r1
 8006f6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f042 0201 	orr.w	r2, r2, #1
 8006f7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2220      	movs	r2, #32
 8006f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	000186a0 	.word	0x000186a0
 8006fac:	001e847f 	.word	0x001e847f
 8006fb0:	003d08ff 	.word	0x003d08ff
 8006fb4:	431bde83 	.word	0x431bde83
 8006fb8:	10624dd3 	.word	0x10624dd3

08006fbc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b088      	sub	sp, #32
 8006fc0:	af02      	add	r7, sp, #8
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	4608      	mov	r0, r1
 8006fc6:	4611      	mov	r1, r2
 8006fc8:	461a      	mov	r2, r3
 8006fca:	4603      	mov	r3, r0
 8006fcc:	817b      	strh	r3, [r7, #10]
 8006fce:	460b      	mov	r3, r1
 8006fd0:	813b      	strh	r3, [r7, #8]
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006fd6:	f7ff fa53 	bl	8006480 <HAL_GetTick>
 8006fda:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b20      	cmp	r3, #32
 8006fe6:	f040 80d9 	bne.w	800719c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	2319      	movs	r3, #25
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	496d      	ldr	r1, [pc, #436]	@ (80071a8 <HAL_I2C_Mem_Write+0x1ec>)
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f000 fccd 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007000:	2302      	movs	r3, #2
 8007002:	e0cc      	b.n	800719e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800700a:	2b01      	cmp	r3, #1
 800700c:	d101      	bne.n	8007012 <HAL_I2C_Mem_Write+0x56>
 800700e:	2302      	movs	r3, #2
 8007010:	e0c5      	b.n	800719e <HAL_I2C_Mem_Write+0x1e2>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2201      	movs	r2, #1
 8007016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0301 	and.w	r3, r3, #1
 8007024:	2b01      	cmp	r3, #1
 8007026:	d007      	beq.n	8007038 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f042 0201 	orr.w	r2, r2, #1
 8007036:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007046:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2221      	movs	r2, #33	@ 0x21
 800704c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2240      	movs	r2, #64	@ 0x40
 8007054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6a3a      	ldr	r2, [r7, #32]
 8007062:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007068:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800706e:	b29a      	uxth	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	4a4d      	ldr	r2, [pc, #308]	@ (80071ac <HAL_I2C_Mem_Write+0x1f0>)
 8007078:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800707a:	88f8      	ldrh	r0, [r7, #6]
 800707c:	893a      	ldrh	r2, [r7, #8]
 800707e:	8979      	ldrh	r1, [r7, #10]
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	9301      	str	r3, [sp, #4]
 8007084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007086:	9300      	str	r3, [sp, #0]
 8007088:	4603      	mov	r3, r0
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f000 fb04 	bl	8007698 <I2C_RequestMemoryWrite>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d052      	beq.n	800713c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e081      	b.n	800719e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800709e:	68f8      	ldr	r0, [r7, #12]
 80070a0:	f000 fd92 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00d      	beq.n	80070c6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ae:	2b04      	cmp	r3, #4
 80070b0:	d107      	bne.n	80070c2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e06b      	b.n	800719e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ca:	781a      	ldrb	r2, [r3, #0]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070e0:	3b01      	subs	r3, #1
 80070e2:	b29a      	uxth	r2, r3
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	3b01      	subs	r3, #1
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	695b      	ldr	r3, [r3, #20]
 80070fc:	f003 0304 	and.w	r3, r3, #4
 8007100:	2b04      	cmp	r3, #4
 8007102:	d11b      	bne.n	800713c <HAL_I2C_Mem_Write+0x180>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007108:	2b00      	cmp	r3, #0
 800710a:	d017      	beq.n	800713c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007110:	781a      	ldrb	r2, [r3, #0]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007126:	3b01      	subs	r3, #1
 8007128:	b29a      	uxth	r2, r3
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007132:	b29b      	uxth	r3, r3
 8007134:	3b01      	subs	r3, #1
 8007136:	b29a      	uxth	r2, r3
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007140:	2b00      	cmp	r3, #0
 8007142:	d1aa      	bne.n	800709a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007148:	68f8      	ldr	r0, [r7, #12]
 800714a:	f000 fd85 	bl	8007c58 <I2C_WaitOnBTFFlagUntilTimeout>
 800714e:	4603      	mov	r3, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00d      	beq.n	8007170 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007158:	2b04      	cmp	r3, #4
 800715a:	d107      	bne.n	800716c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800716a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e016      	b.n	800719e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800717e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2220      	movs	r2, #32
 8007184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007198:	2300      	movs	r3, #0
 800719a:	e000      	b.n	800719e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800719c:	2302      	movs	r3, #2
  }
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3718      	adds	r7, #24
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	00100002 	.word	0x00100002
 80071ac:	ffff0000 	.word	0xffff0000

080071b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b08c      	sub	sp, #48	@ 0x30
 80071b4:	af02      	add	r7, sp, #8
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	4608      	mov	r0, r1
 80071ba:	4611      	mov	r1, r2
 80071bc:	461a      	mov	r2, r3
 80071be:	4603      	mov	r3, r0
 80071c0:	817b      	strh	r3, [r7, #10]
 80071c2:	460b      	mov	r3, r1
 80071c4:	813b      	strh	r3, [r7, #8]
 80071c6:	4613      	mov	r3, r2
 80071c8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80071ca:	2300      	movs	r3, #0
 80071cc:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80071ce:	f7ff f957 	bl	8006480 <HAL_GetTick>
 80071d2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	2b20      	cmp	r3, #32
 80071de:	f040 8250 	bne.w	8007682 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	2319      	movs	r3, #25
 80071e8:	2201      	movs	r2, #1
 80071ea:	4982      	ldr	r1, [pc, #520]	@ (80073f4 <HAL_I2C_Mem_Read+0x244>)
 80071ec:	68f8      	ldr	r0, [r7, #12]
 80071ee:	f000 fbd1 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 80071f2:	4603      	mov	r3, r0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d001      	beq.n	80071fc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80071f8:	2302      	movs	r3, #2
 80071fa:	e243      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007202:	2b01      	cmp	r3, #1
 8007204:	d101      	bne.n	800720a <HAL_I2C_Mem_Read+0x5a>
 8007206:	2302      	movs	r3, #2
 8007208:	e23c      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2201      	movs	r2, #1
 800720e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f003 0301 	and.w	r3, r3, #1
 800721c:	2b01      	cmp	r3, #1
 800721e:	d007      	beq.n	8007230 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f042 0201 	orr.w	r2, r2, #1
 800722e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800723e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2222      	movs	r2, #34	@ 0x22
 8007244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2240      	movs	r2, #64	@ 0x40
 800724c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2200      	movs	r2, #0
 8007254:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800725a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007260:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007266:	b29a      	uxth	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	4a62      	ldr	r2, [pc, #392]	@ (80073f8 <HAL_I2C_Mem_Read+0x248>)
 8007270:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007272:	88f8      	ldrh	r0, [r7, #6]
 8007274:	893a      	ldrh	r2, [r7, #8]
 8007276:	8979      	ldrh	r1, [r7, #10]
 8007278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800727a:	9301      	str	r3, [sp, #4]
 800727c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	4603      	mov	r3, r0
 8007282:	68f8      	ldr	r0, [r7, #12]
 8007284:	f000 fa9e 	bl	80077c4 <I2C_RequestMemoryRead>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e1f8      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007296:	2b00      	cmp	r3, #0
 8007298:	d113      	bne.n	80072c2 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800729a:	2300      	movs	r3, #0
 800729c:	61fb      	str	r3, [r7, #28]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	695b      	ldr	r3, [r3, #20]
 80072a4:	61fb      	str	r3, [r7, #28]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	699b      	ldr	r3, [r3, #24]
 80072ac:	61fb      	str	r3, [r7, #28]
 80072ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681a      	ldr	r2, [r3, #0]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072be:	601a      	str	r2, [r3, #0]
 80072c0:	e1cc      	b.n	800765c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d11e      	bne.n	8007308 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80072da:	b672      	cpsid	i
}
 80072dc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072de:	2300      	movs	r3, #0
 80072e0:	61bb      	str	r3, [r7, #24]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	61bb      	str	r3, [r7, #24]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	61bb      	str	r3, [r7, #24]
 80072f2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007302:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007304:	b662      	cpsie	i
}
 8007306:	e035      	b.n	8007374 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800730c:	2b02      	cmp	r3, #2
 800730e:	d11e      	bne.n	800734e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800731e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007320:	b672      	cpsid	i
}
 8007322:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007324:	2300      	movs	r3, #0
 8007326:	617b      	str	r3, [r7, #20]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	617b      	str	r3, [r7, #20]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	699b      	ldr	r3, [r3, #24]
 8007336:	617b      	str	r3, [r7, #20]
 8007338:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007348:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800734a:	b662      	cpsie	i
}
 800734c:	e012      	b.n	8007374 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800735c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800735e:	2300      	movs	r3, #0
 8007360:	613b      	str	r3, [r7, #16]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	695b      	ldr	r3, [r3, #20]
 8007368:	613b      	str	r3, [r7, #16]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	699b      	ldr	r3, [r3, #24]
 8007370:	613b      	str	r3, [r7, #16]
 8007372:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007374:	e172      	b.n	800765c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800737a:	2b03      	cmp	r3, #3
 800737c:	f200 811f 	bhi.w	80075be <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007384:	2b01      	cmp	r3, #1
 8007386:	d123      	bne.n	80073d0 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800738a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 fcab 	bl	8007ce8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e173      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	691a      	ldr	r2, [r3, #16]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a6:	b2d2      	uxtb	r2, r2
 80073a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ae:	1c5a      	adds	r2, r3, #1
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073b8:	3b01      	subs	r3, #1
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	3b01      	subs	r3, #1
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80073ce:	e145      	b.n	800765c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073d4:	2b02      	cmp	r3, #2
 80073d6:	d152      	bne.n	800747e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80073d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073de:	2200      	movs	r2, #0
 80073e0:	4906      	ldr	r1, [pc, #24]	@ (80073fc <HAL_I2C_Mem_Read+0x24c>)
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 fad6 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d008      	beq.n	8007400 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
 80073f0:	e148      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
 80073f2:	bf00      	nop
 80073f4:	00100002 	.word	0x00100002
 80073f8:	ffff0000 	.word	0xffff0000
 80073fc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007400:	b672      	cpsid	i
}
 8007402:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007412:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	691a      	ldr	r2, [r3, #16]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800741e:	b2d2      	uxtb	r2, r2
 8007420:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007426:	1c5a      	adds	r2, r3, #1
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007430:	3b01      	subs	r3, #1
 8007432:	b29a      	uxth	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800743c:	b29b      	uxth	r3, r3
 800743e:	3b01      	subs	r3, #1
 8007440:	b29a      	uxth	r2, r3
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007446:	b662      	cpsie	i
}
 8007448:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007454:	b2d2      	uxtb	r2, r2
 8007456:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800745c:	1c5a      	adds	r2, r3, #1
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007466:	3b01      	subs	r3, #1
 8007468:	b29a      	uxth	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007472:	b29b      	uxth	r3, r3
 8007474:	3b01      	subs	r3, #1
 8007476:	b29a      	uxth	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800747c:	e0ee      	b.n	800765c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800747e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007484:	2200      	movs	r2, #0
 8007486:	4981      	ldr	r1, [pc, #516]	@ (800768c <HAL_I2C_Mem_Read+0x4dc>)
 8007488:	68f8      	ldr	r0, [r7, #12]
 800748a:	f000 fa83 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e0f5      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074a6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80074a8:	b672      	cpsid	i
}
 80074aa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	691a      	ldr	r2, [r3, #16]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b6:	b2d2      	uxtb	r2, r2
 80074b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074be:	1c5a      	adds	r2, r3, #1
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	3b01      	subs	r3, #1
 80074d8:	b29a      	uxth	r2, r3
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80074de:	4b6c      	ldr	r3, [pc, #432]	@ (8007690 <HAL_I2C_Mem_Read+0x4e0>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	08db      	lsrs	r3, r3, #3
 80074e4:	4a6b      	ldr	r2, [pc, #428]	@ (8007694 <HAL_I2C_Mem_Read+0x4e4>)
 80074e6:	fba2 2303 	umull	r2, r3, r2, r3
 80074ea:	0a1a      	lsrs	r2, r3, #8
 80074ec:	4613      	mov	r3, r2
 80074ee:	009b      	lsls	r3, r3, #2
 80074f0:	4413      	add	r3, r2
 80074f2:	00da      	lsls	r2, r3, #3
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80074f8:	6a3b      	ldr	r3, [r7, #32]
 80074fa:	3b01      	subs	r3, #1
 80074fc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80074fe:	6a3b      	ldr	r3, [r7, #32]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d118      	bne.n	8007536 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2200      	movs	r2, #0
 8007508:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2220      	movs	r2, #32
 800750e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800751e:	f043 0220 	orr.w	r2, r3, #32
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007526:	b662      	cpsie	i
}
 8007528:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e0a6      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	f003 0304 	and.w	r3, r3, #4
 8007540:	2b04      	cmp	r3, #4
 8007542:	d1d9      	bne.n	80074f8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007552:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	691a      	ldr	r2, [r3, #16]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755e:	b2d2      	uxtb	r2, r2
 8007560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007570:	3b01      	subs	r3, #1
 8007572:	b29a      	uxth	r2, r3
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800757c:	b29b      	uxth	r3, r3
 800757e:	3b01      	subs	r3, #1
 8007580:	b29a      	uxth	r2, r3
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007586:	b662      	cpsie	i
}
 8007588:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	691a      	ldr	r2, [r3, #16]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007594:	b2d2      	uxtb	r2, r2
 8007596:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075a6:	3b01      	subs	r3, #1
 80075a8:	b29a      	uxth	r2, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	3b01      	subs	r3, #1
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80075bc:	e04e      	b.n	800765c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075c0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80075c2:	68f8      	ldr	r0, [r7, #12]
 80075c4:	f000 fb90 	bl	8007ce8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d001      	beq.n	80075d2 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	e058      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	691a      	ldr	r2, [r3, #16]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075dc:	b2d2      	uxtb	r2, r2
 80075de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075ee:	3b01      	subs	r3, #1
 80075f0:	b29a      	uxth	r2, r3
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	3b01      	subs	r3, #1
 80075fe:	b29a      	uxth	r2, r3
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	f003 0304 	and.w	r3, r3, #4
 800760e:	2b04      	cmp	r3, #4
 8007610:	d124      	bne.n	800765c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007616:	2b03      	cmp	r3, #3
 8007618:	d107      	bne.n	800762a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007628:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	691a      	ldr	r2, [r3, #16]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007634:	b2d2      	uxtb	r2, r2
 8007636:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763c:	1c5a      	adds	r2, r3, #1
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007646:	3b01      	subs	r3, #1
 8007648:	b29a      	uxth	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007652:	b29b      	uxth	r3, r3
 8007654:	3b01      	subs	r3, #1
 8007656:	b29a      	uxth	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007660:	2b00      	cmp	r3, #0
 8007662:	f47f ae88 	bne.w	8007376 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2220      	movs	r2, #32
 800766a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800767e:	2300      	movs	r3, #0
 8007680:	e000      	b.n	8007684 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8007682:	2302      	movs	r3, #2
  }
}
 8007684:	4618      	mov	r0, r3
 8007686:	3728      	adds	r7, #40	@ 0x28
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	00010004 	.word	0x00010004
 8007690:	20000038 	.word	0x20000038
 8007694:	14f8b589 	.word	0x14f8b589

08007698 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b088      	sub	sp, #32
 800769c:	af02      	add	r7, sp, #8
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	4608      	mov	r0, r1
 80076a2:	4611      	mov	r1, r2
 80076a4:	461a      	mov	r2, r3
 80076a6:	4603      	mov	r3, r0
 80076a8:	817b      	strh	r3, [r7, #10]
 80076aa:	460b      	mov	r3, r1
 80076ac:	813b      	strh	r3, [r7, #8]
 80076ae:	4613      	mov	r3, r2
 80076b0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80076c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c4:	9300      	str	r3, [sp, #0]
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80076ce:	68f8      	ldr	r0, [r7, #12]
 80076d0:	f000 f960 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00d      	beq.n	80076f6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076e8:	d103      	bne.n	80076f2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80076f2:	2303      	movs	r3, #3
 80076f4:	e05f      	b.n	80077b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80076f6:	897b      	ldrh	r3, [r7, #10]
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	461a      	mov	r2, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007704:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007708:	6a3a      	ldr	r2, [r7, #32]
 800770a:	492d      	ldr	r1, [pc, #180]	@ (80077c0 <I2C_RequestMemoryWrite+0x128>)
 800770c:	68f8      	ldr	r0, [r7, #12]
 800770e:	f000 f9bb 	bl	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d001      	beq.n	800771c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e04c      	b.n	80077b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800771c:	2300      	movs	r3, #0
 800771e:	617b      	str	r3, [r7, #20]
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	617b      	str	r3, [r7, #20]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	617b      	str	r3, [r7, #20]
 8007730:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007734:	6a39      	ldr	r1, [r7, #32]
 8007736:	68f8      	ldr	r0, [r7, #12]
 8007738:	f000 fa46 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00d      	beq.n	800775e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007746:	2b04      	cmp	r3, #4
 8007748:	d107      	bne.n	800775a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007758:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e02b      	b.n	80077b6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800775e:	88fb      	ldrh	r3, [r7, #6]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d105      	bne.n	8007770 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007764:	893b      	ldrh	r3, [r7, #8]
 8007766:	b2da      	uxtb	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	611a      	str	r2, [r3, #16]
 800776e:	e021      	b.n	80077b4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007770:	893b      	ldrh	r3, [r7, #8]
 8007772:	0a1b      	lsrs	r3, r3, #8
 8007774:	b29b      	uxth	r3, r3
 8007776:	b2da      	uxtb	r2, r3
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800777e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007780:	6a39      	ldr	r1, [r7, #32]
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f000 fa20 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d00d      	beq.n	80077aa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007792:	2b04      	cmp	r3, #4
 8007794:	d107      	bne.n	80077a6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80077a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e005      	b.n	80077b6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80077aa:	893b      	ldrh	r3, [r7, #8]
 80077ac:	b2da      	uxtb	r2, r3
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3718      	adds	r7, #24
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	00010002 	.word	0x00010002

080077c4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b088      	sub	sp, #32
 80077c8:	af02      	add	r7, sp, #8
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	4608      	mov	r0, r1
 80077ce:	4611      	mov	r1, r2
 80077d0:	461a      	mov	r2, r3
 80077d2:	4603      	mov	r3, r0
 80077d4:	817b      	strh	r3, [r7, #10]
 80077d6:	460b      	mov	r3, r1
 80077d8:	813b      	strh	r3, [r7, #8]
 80077da:	4613      	mov	r3, r2
 80077dc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077ec:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	2200      	movs	r2, #0
 8007806:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800780a:	68f8      	ldr	r0, [r7, #12]
 800780c:	f000 f8c2 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00d      	beq.n	8007832 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007824:	d103      	bne.n	800782e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800782c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e0aa      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007832:	897b      	ldrh	r3, [r7, #10]
 8007834:	b2db      	uxtb	r3, r3
 8007836:	461a      	mov	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007840:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007844:	6a3a      	ldr	r2, [r7, #32]
 8007846:	4952      	ldr	r1, [pc, #328]	@ (8007990 <I2C_RequestMemoryRead+0x1cc>)
 8007848:	68f8      	ldr	r0, [r7, #12]
 800784a:	f000 f91d 	bl	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d001      	beq.n	8007858 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e097      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007858:	2300      	movs	r3, #0
 800785a:	617b      	str	r3, [r7, #20]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	617b      	str	r3, [r7, #20]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	617b      	str	r3, [r7, #20]
 800786c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800786e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007870:	6a39      	ldr	r1, [r7, #32]
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 f9a8 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00d      	beq.n	800789a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	2b04      	cmp	r3, #4
 8007884:	d107      	bne.n	8007896 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007894:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e076      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800789a:	88fb      	ldrh	r3, [r7, #6]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d105      	bne.n	80078ac <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80078a0:	893b      	ldrh	r3, [r7, #8]
 80078a2:	b2da      	uxtb	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	611a      	str	r2, [r3, #16]
 80078aa:	e021      	b.n	80078f0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80078ac:	893b      	ldrh	r3, [r7, #8]
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078bc:	6a39      	ldr	r1, [r7, #32]
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 f982 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00d      	beq.n	80078e6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	d107      	bne.n	80078e2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80078e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e050      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80078e6:	893b      	ldrh	r3, [r7, #8]
 80078e8:	b2da      	uxtb	r2, r3
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078f2:	6a39      	ldr	r1, [r7, #32]
 80078f4:	68f8      	ldr	r0, [r7, #12]
 80078f6:	f000 f967 	bl	8007bc8 <I2C_WaitOnTXEFlagUntilTimeout>
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d00d      	beq.n	800791c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007904:	2b04      	cmp	r3, #4
 8007906:	d107      	bne.n	8007918 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007916:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e035      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800792a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800792c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	6a3b      	ldr	r3, [r7, #32]
 8007932:	2200      	movs	r2, #0
 8007934:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007938:	68f8      	ldr	r0, [r7, #12]
 800793a:	f000 f82b 	bl	8007994 <I2C_WaitOnFlagUntilTimeout>
 800793e:	4603      	mov	r3, r0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00d      	beq.n	8007960 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800794e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007952:	d103      	bne.n	800795c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800795a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e013      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007960:	897b      	ldrh	r3, [r7, #10]
 8007962:	b2db      	uxtb	r3, r3
 8007964:	f043 0301 	orr.w	r3, r3, #1
 8007968:	b2da      	uxtb	r2, r3
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007972:	6a3a      	ldr	r2, [r7, #32]
 8007974:	4906      	ldr	r1, [pc, #24]	@ (8007990 <I2C_RequestMemoryRead+0x1cc>)
 8007976:	68f8      	ldr	r0, [r7, #12]
 8007978:	f000 f886 	bl	8007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800797c:	4603      	mov	r3, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	d001      	beq.n	8007986 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e000      	b.n	8007988 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3718      	adds	r7, #24
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}
 8007990:	00010002 	.word	0x00010002

08007994 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	60f8      	str	r0, [r7, #12]
 800799c:	60b9      	str	r1, [r7, #8]
 800799e:	603b      	str	r3, [r7, #0]
 80079a0:	4613      	mov	r3, r2
 80079a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079a4:	e048      	b.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ac:	d044      	beq.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079ae:	f7fe fd67 	bl	8006480 <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	69bb      	ldr	r3, [r7, #24]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d302      	bcc.n	80079c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d139      	bne.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	0c1b      	lsrs	r3, r3, #16
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d10d      	bne.n	80079ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	43da      	mvns	r2, r3
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	4013      	ands	r3, r2
 80079da:	b29b      	uxth	r3, r3
 80079dc:	2b00      	cmp	r3, #0
 80079de:	bf0c      	ite	eq
 80079e0:	2301      	moveq	r3, #1
 80079e2:	2300      	movne	r3, #0
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	461a      	mov	r2, r3
 80079e8:	e00c      	b.n	8007a04 <I2C_WaitOnFlagUntilTimeout+0x70>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	699b      	ldr	r3, [r3, #24]
 80079f0:	43da      	mvns	r2, r3
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	4013      	ands	r3, r2
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	bf0c      	ite	eq
 80079fc:	2301      	moveq	r3, #1
 80079fe:	2300      	movne	r3, #0
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	461a      	mov	r2, r3
 8007a04:	79fb      	ldrb	r3, [r7, #7]
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d116      	bne.n	8007a38 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2220      	movs	r2, #32
 8007a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a24:	f043 0220 	orr.w	r2, r3, #32
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007a34:	2301      	movs	r3, #1
 8007a36:	e023      	b.n	8007a80 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	0c1b      	lsrs	r3, r3, #16
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d10d      	bne.n	8007a5e <I2C_WaitOnFlagUntilTimeout+0xca>
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	695b      	ldr	r3, [r3, #20]
 8007a48:	43da      	mvns	r2, r3
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	bf0c      	ite	eq
 8007a54:	2301      	moveq	r3, #1
 8007a56:	2300      	movne	r3, #0
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	e00c      	b.n	8007a78 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	43da      	mvns	r2, r3
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	4013      	ands	r3, r2
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	bf0c      	ite	eq
 8007a70:	2301      	moveq	r3, #1
 8007a72:	2300      	movne	r3, #0
 8007a74:	b2db      	uxtb	r3, r3
 8007a76:	461a      	mov	r2, r3
 8007a78:	79fb      	ldrb	r3, [r7, #7]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d093      	beq.n	80079a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a7e:	2300      	movs	r3, #0
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	607a      	str	r2, [r7, #4]
 8007a94:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a96:	e071      	b.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007aa6:	d123      	bne.n	8007af0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ab6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007ac0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2220      	movs	r2, #32
 8007acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007adc:	f043 0204 	orr.w	r2, r3, #4
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e067      	b.n	8007bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007af6:	d041      	beq.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007af8:	f7fe fcc2 	bl	8006480 <HAL_GetTick>
 8007afc:	4602      	mov	r2, r0
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d302      	bcc.n	8007b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d136      	bne.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	0c1b      	lsrs	r3, r3, #16
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d10c      	bne.n	8007b32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	43da      	mvns	r2, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	4013      	ands	r3, r2
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	bf14      	ite	ne
 8007b2a:	2301      	movne	r3, #1
 8007b2c:	2300      	moveq	r3, #0
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	e00b      	b.n	8007b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	699b      	ldr	r3, [r3, #24]
 8007b38:	43da      	mvns	r2, r3
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	bf14      	ite	ne
 8007b44:	2301      	movne	r3, #1
 8007b46:	2300      	moveq	r3, #0
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d016      	beq.n	8007b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2220      	movs	r2, #32
 8007b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b68:	f043 0220 	orr.w	r2, r3, #32
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e021      	b.n	8007bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	0c1b      	lsrs	r3, r3, #16
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d10c      	bne.n	8007ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	695b      	ldr	r3, [r3, #20]
 8007b8c:	43da      	mvns	r2, r3
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	4013      	ands	r3, r2
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	bf14      	ite	ne
 8007b98:	2301      	movne	r3, #1
 8007b9a:	2300      	moveq	r3, #0
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	e00b      	b.n	8007bb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	43da      	mvns	r2, r3
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	4013      	ands	r3, r2
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	bf14      	ite	ne
 8007bb2:	2301      	movne	r3, #1
 8007bb4:	2300      	moveq	r3, #0
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f47f af6d 	bne.w	8007a98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bd4:	e034      	b.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 f8e3 	bl	8007da2 <I2C_IsAcknowledgeFailed>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d001      	beq.n	8007be6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007be2:	2301      	movs	r3, #1
 8007be4:	e034      	b.n	8007c50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bec:	d028      	beq.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bee:	f7fe fc47 	bl	8006480 <HAL_GetTick>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	1ad3      	subs	r3, r2, r3
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d302      	bcc.n	8007c04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d11d      	bne.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c0e:	2b80      	cmp	r3, #128	@ 0x80
 8007c10:	d016      	beq.n	8007c40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2220      	movs	r2, #32
 8007c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c2c:	f043 0220 	orr.w	r2, r3, #32
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e007      	b.n	8007c50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	695b      	ldr	r3, [r3, #20]
 8007c46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c4a:	2b80      	cmp	r3, #128	@ 0x80
 8007c4c:	d1c3      	bne.n	8007bd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3710      	adds	r7, #16
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c64:	e034      	b.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f000 f89b 	bl	8007da2 <I2C_IsAcknowledgeFailed>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e034      	b.n	8007ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7c:	d028      	beq.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c7e:	f7fe fbff 	bl	8006480 <HAL_GetTick>
 8007c82:	4602      	mov	r2, r0
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	1ad3      	subs	r3, r2, r3
 8007c88:	68ba      	ldr	r2, [r7, #8]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d302      	bcc.n	8007c94 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d11d      	bne.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	f003 0304 	and.w	r3, r3, #4
 8007c9e:	2b04      	cmp	r3, #4
 8007ca0:	d016      	beq.n	8007cd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2220      	movs	r2, #32
 8007cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cbc:	f043 0220 	orr.w	r2, r3, #32
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e007      	b.n	8007ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	695b      	ldr	r3, [r3, #20]
 8007cd6:	f003 0304 	and.w	r3, r3, #4
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	d1c3      	bne.n	8007c66 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007cf4:	e049      	b.n	8007d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	f003 0310 	and.w	r3, r3, #16
 8007d00:	2b10      	cmp	r3, #16
 8007d02:	d119      	bne.n	8007d38 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f06f 0210 	mvn.w	r2, #16
 8007d0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2220      	movs	r2, #32
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e030      	b.n	8007d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d38:	f7fe fba2 	bl	8006480 <HAL_GetTick>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	1ad3      	subs	r3, r2, r3
 8007d42:	68ba      	ldr	r2, [r7, #8]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d302      	bcc.n	8007d4e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d11d      	bne.n	8007d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d58:	2b40      	cmp	r3, #64	@ 0x40
 8007d5a:	d016      	beq.n	8007d8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d76:	f043 0220 	orr.w	r2, r3, #32
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2200      	movs	r2, #0
 8007d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e007      	b.n	8007d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	695b      	ldr	r3, [r3, #20]
 8007d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d94:	2b40      	cmp	r3, #64	@ 0x40
 8007d96:	d1ae      	bne.n	8007cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b083      	sub	sp, #12
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007db8:	d11b      	bne.n	8007df2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007dc2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2220      	movs	r2, #32
 8007dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dde:	f043 0204 	orr.w	r2, r3, #4
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	e000      	b.n	8007df4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007df2:	2300      	movs	r3, #0
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	370c      	adds	r7, #12
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bc80      	pop	{r7}
 8007dfc:	4770      	bx	lr
	...

08007e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e00:	b480      	push	{r7}
 8007e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e04:	4b02      	ldr	r3, [pc, #8]	@ (8007e10 <HAL_RCC_GetHCLKFreq+0x10>)
 8007e06:	681b      	ldr	r3, [r3, #0]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bc80      	pop	{r7}
 8007e0e:	4770      	bx	lr
 8007e10:	20000038 	.word	0x20000038

08007e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007e18:	f7ff fff2 	bl	8007e00 <HAL_RCC_GetHCLKFreq>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	4b05      	ldr	r3, [pc, #20]	@ (8007e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	0a1b      	lsrs	r3, r3, #8
 8007e24:	f003 0307 	and.w	r3, r3, #7
 8007e28:	4903      	ldr	r1, [pc, #12]	@ (8007e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e2a:	5ccb      	ldrb	r3, [r1, r3]
 8007e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	40021000 	.word	0x40021000
 8007e38:	0800b340 	.word	0x0800b340

08007e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007e40:	f7ff ffde 	bl	8007e00 <HAL_RCC_GetHCLKFreq>
 8007e44:	4602      	mov	r2, r0
 8007e46:	4b05      	ldr	r3, [pc, #20]	@ (8007e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	0adb      	lsrs	r3, r3, #11
 8007e4c:	f003 0307 	and.w	r3, r3, #7
 8007e50:	4903      	ldr	r1, [pc, #12]	@ (8007e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e52:	5ccb      	ldrb	r3, [r1, r3]
 8007e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	40021000 	.word	0x40021000
 8007e60:	0800b340 	.word	0x0800b340

08007e64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e041      	b.n	8007efa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e7c:	b2db      	uxtb	r3, r3
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d106      	bne.n	8007e90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f7fd ff84 	bl	8005d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2202      	movs	r2, #2
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	3304      	adds	r3, #4
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	4610      	mov	r0, r2
 8007ea4:	f000 fc64 	bl	8008770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ef8:	2300      	movs	r3, #0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3708      	adds	r7, #8
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
	...

08007f04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b085      	sub	sp, #20
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d001      	beq.n	8007f1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e03c      	b.n	8007f96 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2202      	movs	r2, #2
 8007f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a1d      	ldr	r2, [pc, #116]	@ (8007fa0 <HAL_TIM_Base_Start+0x9c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d018      	beq.n	8007f60 <HAL_TIM_Base_Start+0x5c>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a1c      	ldr	r2, [pc, #112]	@ (8007fa4 <HAL_TIM_Base_Start+0xa0>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d013      	beq.n	8007f60 <HAL_TIM_Base_Start+0x5c>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f40:	d00e      	beq.n	8007f60 <HAL_TIM_Base_Start+0x5c>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a18      	ldr	r2, [pc, #96]	@ (8007fa8 <HAL_TIM_Base_Start+0xa4>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d009      	beq.n	8007f60 <HAL_TIM_Base_Start+0x5c>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a16      	ldr	r2, [pc, #88]	@ (8007fac <HAL_TIM_Base_Start+0xa8>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d004      	beq.n	8007f60 <HAL_TIM_Base_Start+0x5c>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a15      	ldr	r2, [pc, #84]	@ (8007fb0 <HAL_TIM_Base_Start+0xac>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d111      	bne.n	8007f84 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	f003 0307 	and.w	r3, r3, #7
 8007f6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2b06      	cmp	r3, #6
 8007f70:	d010      	beq.n	8007f94 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f042 0201 	orr.w	r2, r2, #1
 8007f80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f82:	e007      	b.n	8007f94 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f042 0201 	orr.w	r2, r2, #1
 8007f92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	3714      	adds	r7, #20
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	bc80      	pop	{r7}
 8007f9e:	4770      	bx	lr
 8007fa0:	40012c00 	.word	0x40012c00
 8007fa4:	40013400 	.word	0x40013400
 8007fa8:	40000400 	.word	0x40000400
 8007fac:	40000800 	.word	0x40000800
 8007fb0:	40000c00 	.word	0x40000c00

08007fb4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6a1a      	ldr	r2, [r3, #32]
 8007fc2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10f      	bne.n	8007fec <HAL_TIM_Base_Stop+0x38>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6a1a      	ldr	r2, [r3, #32]
 8007fd2:	f240 4344 	movw	r3, #1092	@ 0x444
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d107      	bne.n	8007fec <HAL_TIM_Base_Stop+0x38>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f022 0201 	bic.w	r2, r2, #1
 8007fea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bc80      	pop	{r7}
 8007ffe:	4770      	bx	lr

08008000 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d101      	bne.n	8008012 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e041      	b.n	8008096 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008018:	b2db      	uxtb	r3, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	d106      	bne.n	800802c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f839 	bl	800809e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2202      	movs	r2, #2
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	3304      	adds	r3, #4
 800803c:	4619      	mov	r1, r3
 800803e:	4610      	mov	r0, r2
 8008040:	f000 fb96 	bl	8008770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3708      	adds	r7, #8
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800809e:	b480      	push	{r7}
 80080a0:	b083      	sub	sp, #12
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80080a6:	bf00      	nop
 80080a8:	370c      	adds	r7, #12
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bc80      	pop	{r7}
 80080ae:	4770      	bx	lr

080080b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d109      	bne.n	80080d4 <HAL_TIM_PWM_Start+0x24>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	bf14      	ite	ne
 80080cc:	2301      	movne	r3, #1
 80080ce:	2300      	moveq	r3, #0
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	e022      	b.n	800811a <HAL_TIM_PWM_Start+0x6a>
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	2b04      	cmp	r3, #4
 80080d8:	d109      	bne.n	80080ee <HAL_TIM_PWM_Start+0x3e>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	bf14      	ite	ne
 80080e6:	2301      	movne	r3, #1
 80080e8:	2300      	moveq	r3, #0
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	e015      	b.n	800811a <HAL_TIM_PWM_Start+0x6a>
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	2b08      	cmp	r3, #8
 80080f2:	d109      	bne.n	8008108 <HAL_TIM_PWM_Start+0x58>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	bf14      	ite	ne
 8008100:	2301      	movne	r3, #1
 8008102:	2300      	moveq	r3, #0
 8008104:	b2db      	uxtb	r3, r3
 8008106:	e008      	b.n	800811a <HAL_TIM_PWM_Start+0x6a>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800810e:	b2db      	uxtb	r3, r3
 8008110:	2b01      	cmp	r3, #1
 8008112:	bf14      	ite	ne
 8008114:	2301      	movne	r3, #1
 8008116:	2300      	moveq	r3, #0
 8008118:	b2db      	uxtb	r3, r3
 800811a:	2b00      	cmp	r3, #0
 800811c:	d001      	beq.n	8008122 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	e072      	b.n	8008208 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d104      	bne.n	8008132 <HAL_TIM_PWM_Start+0x82>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2202      	movs	r2, #2
 800812c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008130:	e013      	b.n	800815a <HAL_TIM_PWM_Start+0xaa>
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	2b04      	cmp	r3, #4
 8008136:	d104      	bne.n	8008142 <HAL_TIM_PWM_Start+0x92>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2202      	movs	r2, #2
 800813c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008140:	e00b      	b.n	800815a <HAL_TIM_PWM_Start+0xaa>
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2b08      	cmp	r3, #8
 8008146:	d104      	bne.n	8008152 <HAL_TIM_PWM_Start+0xa2>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2202      	movs	r2, #2
 800814c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008150:	e003      	b.n	800815a <HAL_TIM_PWM_Start+0xaa>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2202      	movs	r2, #2
 8008156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2201      	movs	r2, #1
 8008160:	6839      	ldr	r1, [r7, #0]
 8008162:	4618      	mov	r0, r3
 8008164:	f000 fdcc 	bl	8008d00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a28      	ldr	r2, [pc, #160]	@ (8008210 <HAL_TIM_PWM_Start+0x160>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d004      	beq.n	800817c <HAL_TIM_PWM_Start+0xcc>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a27      	ldr	r2, [pc, #156]	@ (8008214 <HAL_TIM_PWM_Start+0x164>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d101      	bne.n	8008180 <HAL_TIM_PWM_Start+0xd0>
 800817c:	2301      	movs	r3, #1
 800817e:	e000      	b.n	8008182 <HAL_TIM_PWM_Start+0xd2>
 8008180:	2300      	movs	r3, #0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d007      	beq.n	8008196 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008194:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a1d      	ldr	r2, [pc, #116]	@ (8008210 <HAL_TIM_PWM_Start+0x160>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d018      	beq.n	80081d2 <HAL_TIM_PWM_Start+0x122>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a1b      	ldr	r2, [pc, #108]	@ (8008214 <HAL_TIM_PWM_Start+0x164>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d013      	beq.n	80081d2 <HAL_TIM_PWM_Start+0x122>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081b2:	d00e      	beq.n	80081d2 <HAL_TIM_PWM_Start+0x122>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a17      	ldr	r2, [pc, #92]	@ (8008218 <HAL_TIM_PWM_Start+0x168>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d009      	beq.n	80081d2 <HAL_TIM_PWM_Start+0x122>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a16      	ldr	r2, [pc, #88]	@ (800821c <HAL_TIM_PWM_Start+0x16c>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d004      	beq.n	80081d2 <HAL_TIM_PWM_Start+0x122>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a14      	ldr	r2, [pc, #80]	@ (8008220 <HAL_TIM_PWM_Start+0x170>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d111      	bne.n	80081f6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	f003 0307 	and.w	r3, r3, #7
 80081dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2b06      	cmp	r3, #6
 80081e2:	d010      	beq.n	8008206 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f042 0201 	orr.w	r2, r2, #1
 80081f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081f4:	e007      	b.n	8008206 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f042 0201 	orr.w	r2, r2, #1
 8008204:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	40012c00 	.word	0x40012c00
 8008214:	40013400 	.word	0x40013400
 8008218:	40000400 	.word	0x40000400
 800821c:	40000800 	.word	0x40000800
 8008220:	40000c00 	.word	0x40000c00

08008224 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68db      	ldr	r3, [r3, #12]
 8008232:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	f003 0302 	and.w	r3, r3, #2
 8008242:	2b00      	cmp	r3, #0
 8008244:	d020      	beq.n	8008288 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f003 0302 	and.w	r3, r3, #2
 800824c:	2b00      	cmp	r3, #0
 800824e:	d01b      	beq.n	8008288 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f06f 0202 	mvn.w	r2, #2
 8008258:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2201      	movs	r2, #1
 800825e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	f003 0303 	and.w	r3, r3, #3
 800826a:	2b00      	cmp	r3, #0
 800826c:	d003      	beq.n	8008276 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 fa63 	bl	800873a <HAL_TIM_IC_CaptureCallback>
 8008274:	e005      	b.n	8008282 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fa56 	bl	8008728 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 fa65 	bl	800874c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f003 0304 	and.w	r3, r3, #4
 800828e:	2b00      	cmp	r3, #0
 8008290:	d020      	beq.n	80082d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f003 0304 	and.w	r3, r3, #4
 8008298:	2b00      	cmp	r3, #0
 800829a:	d01b      	beq.n	80082d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f06f 0204 	mvn.w	r2, #4
 80082a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2202      	movs	r2, #2
 80082aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d003      	beq.n	80082c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 fa3d 	bl	800873a <HAL_TIM_IC_CaptureCallback>
 80082c0:	e005      	b.n	80082ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 fa30 	bl	8008728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 fa3f 	bl	800874c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2200      	movs	r2, #0
 80082d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	f003 0308 	and.w	r3, r3, #8
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d020      	beq.n	8008320 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	f003 0308 	and.w	r3, r3, #8
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d01b      	beq.n	8008320 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f06f 0208 	mvn.w	r2, #8
 80082f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2204      	movs	r2, #4
 80082f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	f003 0303 	and.w	r3, r3, #3
 8008302:	2b00      	cmp	r3, #0
 8008304:	d003      	beq.n	800830e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 fa17 	bl	800873a <HAL_TIM_IC_CaptureCallback>
 800830c:	e005      	b.n	800831a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fa0a 	bl	8008728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 fa19 	bl	800874c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	f003 0310 	and.w	r3, r3, #16
 8008326:	2b00      	cmp	r3, #0
 8008328:	d020      	beq.n	800836c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f003 0310 	and.w	r3, r3, #16
 8008330:	2b00      	cmp	r3, #0
 8008332:	d01b      	beq.n	800836c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f06f 0210 	mvn.w	r2, #16
 800833c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2208      	movs	r2, #8
 8008342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	69db      	ldr	r3, [r3, #28]
 800834a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800834e:	2b00      	cmp	r3, #0
 8008350:	d003      	beq.n	800835a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 f9f1 	bl	800873a <HAL_TIM_IC_CaptureCallback>
 8008358:	e005      	b.n	8008366 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f9e4 	bl	8008728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 f9f3 	bl	800874c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	f003 0301 	and.w	r3, r3, #1
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00c      	beq.n	8008390 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f003 0301 	and.w	r3, r3, #1
 800837c:	2b00      	cmp	r3, #0
 800837e:	d007      	beq.n	8008390 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f06f 0201 	mvn.w	r2, #1
 8008388:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f9c3 	bl	8008716 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008396:	2b00      	cmp	r3, #0
 8008398:	d00c      	beq.n	80083b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d007      	beq.n	80083b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80083ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fd3f 	bl	8008e32 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00c      	beq.n	80083d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d007      	beq.n	80083d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80083d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f9c3 	bl	800875e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	f003 0320 	and.w	r3, r3, #32
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00c      	beq.n	80083fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f003 0320 	and.w	r3, r3, #32
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d007      	beq.n	80083fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f06f 0220 	mvn.w	r2, #32
 80083f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f000 fd12 	bl	8008e20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80083fc:	bf00      	nop
 80083fe:	3710      	adds	r7, #16
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b086      	sub	sp, #24
 8008408:	af00      	add	r7, sp, #0
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008410:	2300      	movs	r3, #0
 8008412:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800841a:	2b01      	cmp	r3, #1
 800841c:	d101      	bne.n	8008422 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800841e:	2302      	movs	r3, #2
 8008420:	e0ae      	b.n	8008580 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	2201      	movs	r2, #1
 8008426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2b0c      	cmp	r3, #12
 800842e:	f200 809f 	bhi.w	8008570 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008432:	a201      	add	r2, pc, #4	@ (adr r2, 8008438 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008438:	0800846d 	.word	0x0800846d
 800843c:	08008571 	.word	0x08008571
 8008440:	08008571 	.word	0x08008571
 8008444:	08008571 	.word	0x08008571
 8008448:	080084ad 	.word	0x080084ad
 800844c:	08008571 	.word	0x08008571
 8008450:	08008571 	.word	0x08008571
 8008454:	08008571 	.word	0x08008571
 8008458:	080084ef 	.word	0x080084ef
 800845c:	08008571 	.word	0x08008571
 8008460:	08008571 	.word	0x08008571
 8008464:	08008571 	.word	0x08008571
 8008468:	0800852f 	.word	0x0800852f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	68b9      	ldr	r1, [r7, #8]
 8008472:	4618      	mov	r0, r3
 8008474:	f000 fa02 	bl	800887c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	699a      	ldr	r2, [r3, #24]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f042 0208 	orr.w	r2, r2, #8
 8008486:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	699a      	ldr	r2, [r3, #24]
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f022 0204 	bic.w	r2, r2, #4
 8008496:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6999      	ldr	r1, [r3, #24]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	691a      	ldr	r2, [r3, #16]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	430a      	orrs	r2, r1
 80084a8:	619a      	str	r2, [r3, #24]
      break;
 80084aa:	e064      	b.n	8008576 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	68b9      	ldr	r1, [r7, #8]
 80084b2:	4618      	mov	r0, r3
 80084b4:	f000 fa52 	bl	800895c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	699a      	ldr	r2, [r3, #24]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	699a      	ldr	r2, [r3, #24]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	6999      	ldr	r1, [r3, #24]
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	021a      	lsls	r2, r3, #8
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	430a      	orrs	r2, r1
 80084ea:	619a      	str	r2, [r3, #24]
      break;
 80084ec:	e043      	b.n	8008576 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	68b9      	ldr	r1, [r7, #8]
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 faa5 	bl	8008a44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	69da      	ldr	r2, [r3, #28]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f042 0208 	orr.w	r2, r2, #8
 8008508:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	69da      	ldr	r2, [r3, #28]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f022 0204 	bic.w	r2, r2, #4
 8008518:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	69d9      	ldr	r1, [r3, #28]
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	691a      	ldr	r2, [r3, #16]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	430a      	orrs	r2, r1
 800852a:	61da      	str	r2, [r3, #28]
      break;
 800852c:	e023      	b.n	8008576 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68b9      	ldr	r1, [r7, #8]
 8008534:	4618      	mov	r0, r3
 8008536:	f000 faf9 	bl	8008b2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	69da      	ldr	r2, [r3, #28]
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	69da      	ldr	r2, [r3, #28]
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	69d9      	ldr	r1, [r3, #28]
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	691b      	ldr	r3, [r3, #16]
 8008564:	021a      	lsls	r2, r3, #8
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	430a      	orrs	r2, r1
 800856c:	61da      	str	r2, [r3, #28]
      break;
 800856e:	e002      	b.n	8008576 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	75fb      	strb	r3, [r7, #23]
      break;
 8008574:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800857e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008580:	4618      	mov	r0, r3
 8008582:	3718      	adds	r7, #24
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008592:	2300      	movs	r3, #0
 8008594:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800859c:	2b01      	cmp	r3, #1
 800859e:	d101      	bne.n	80085a4 <HAL_TIM_ConfigClockSource+0x1c>
 80085a0:	2302      	movs	r3, #2
 80085a2:	e0b4      	b.n	800870e <HAL_TIM_ConfigClockSource+0x186>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2202      	movs	r2, #2
 80085b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80085c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085dc:	d03e      	beq.n	800865c <HAL_TIM_ConfigClockSource+0xd4>
 80085de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085e2:	f200 8087 	bhi.w	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 80085e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ea:	f000 8086 	beq.w	80086fa <HAL_TIM_ConfigClockSource+0x172>
 80085ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085f2:	d87f      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 80085f4:	2b70      	cmp	r3, #112	@ 0x70
 80085f6:	d01a      	beq.n	800862e <HAL_TIM_ConfigClockSource+0xa6>
 80085f8:	2b70      	cmp	r3, #112	@ 0x70
 80085fa:	d87b      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 80085fc:	2b60      	cmp	r3, #96	@ 0x60
 80085fe:	d050      	beq.n	80086a2 <HAL_TIM_ConfigClockSource+0x11a>
 8008600:	2b60      	cmp	r3, #96	@ 0x60
 8008602:	d877      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008604:	2b50      	cmp	r3, #80	@ 0x50
 8008606:	d03c      	beq.n	8008682 <HAL_TIM_ConfigClockSource+0xfa>
 8008608:	2b50      	cmp	r3, #80	@ 0x50
 800860a:	d873      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 800860c:	2b40      	cmp	r3, #64	@ 0x40
 800860e:	d058      	beq.n	80086c2 <HAL_TIM_ConfigClockSource+0x13a>
 8008610:	2b40      	cmp	r3, #64	@ 0x40
 8008612:	d86f      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008614:	2b30      	cmp	r3, #48	@ 0x30
 8008616:	d064      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 8008618:	2b30      	cmp	r3, #48	@ 0x30
 800861a:	d86b      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 800861c:	2b20      	cmp	r3, #32
 800861e:	d060      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 8008620:	2b20      	cmp	r3, #32
 8008622:	d867      	bhi.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
 8008624:	2b00      	cmp	r3, #0
 8008626:	d05c      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 8008628:	2b10      	cmp	r3, #16
 800862a:	d05a      	beq.n	80086e2 <HAL_TIM_ConfigClockSource+0x15a>
 800862c:	e062      	b.n	80086f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800863e:	f000 fb40 	bl	8008cc2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008650:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	609a      	str	r2, [r3, #8]
      break;
 800865a:	e04f      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800866c:	f000 fb29 	bl	8008cc2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	689a      	ldr	r2, [r3, #8]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800867e:	609a      	str	r2, [r3, #8]
      break;
 8008680:	e03c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800868e:	461a      	mov	r2, r3
 8008690:	f000 faa0 	bl	8008bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	2150      	movs	r1, #80	@ 0x50
 800869a:	4618      	mov	r0, r3
 800869c:	f000 faf7 	bl	8008c8e <TIM_ITRx_SetConfig>
      break;
 80086a0:	e02c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086ae:	461a      	mov	r2, r3
 80086b0:	f000 fabe 	bl	8008c30 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2160      	movs	r1, #96	@ 0x60
 80086ba:	4618      	mov	r0, r3
 80086bc:	f000 fae7 	bl	8008c8e <TIM_ITRx_SetConfig>
      break;
 80086c0:	e01c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ce:	461a      	mov	r2, r3
 80086d0:	f000 fa80 	bl	8008bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	2140      	movs	r1, #64	@ 0x40
 80086da:	4618      	mov	r0, r3
 80086dc:	f000 fad7 	bl	8008c8e <TIM_ITRx_SetConfig>
      break;
 80086e0:	e00c      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4619      	mov	r1, r3
 80086ec:	4610      	mov	r0, r2
 80086ee:	f000 face 	bl	8008c8e <TIM_ITRx_SetConfig>
      break;
 80086f2:	e003      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	73fb      	strb	r3, [r7, #15]
      break;
 80086f8:	e000      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80086fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2201      	movs	r2, #1
 8008700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008716:	b480      	push	{r7}
 8008718:	b083      	sub	sp, #12
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800871e:	bf00      	nop
 8008720:	370c      	adds	r7, #12
 8008722:	46bd      	mov	sp, r7
 8008724:	bc80      	pop	{r7}
 8008726:	4770      	bx	lr

08008728 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	bc80      	pop	{r7}
 8008738:	4770      	bx	lr

0800873a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800873a:	b480      	push	{r7}
 800873c:	b083      	sub	sp, #12
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008742:	bf00      	nop
 8008744:	370c      	adds	r7, #12
 8008746:	46bd      	mov	sp, r7
 8008748:	bc80      	pop	{r7}
 800874a:	4770      	bx	lr

0800874c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800874c:	b480      	push	{r7}
 800874e:	b083      	sub	sp, #12
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008754:	bf00      	nop
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	bc80      	pop	{r7}
 800875c:	4770      	bx	lr

0800875e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800875e:	b480      	push	{r7}
 8008760:	b083      	sub	sp, #12
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008766:	bf00      	nop
 8008768:	370c      	adds	r7, #12
 800876a:	46bd      	mov	sp, r7
 800876c:	bc80      	pop	{r7}
 800876e:	4770      	bx	lr

08008770 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008770:	b480      	push	{r7}
 8008772:	b085      	sub	sp, #20
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a39      	ldr	r2, [pc, #228]	@ (8008868 <TIM_Base_SetConfig+0xf8>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d013      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4a38      	ldr	r2, [pc, #224]	@ (800886c <TIM_Base_SetConfig+0xfc>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d00f      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008796:	d00b      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a35      	ldr	r2, [pc, #212]	@ (8008870 <TIM_Base_SetConfig+0x100>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d007      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a34      	ldr	r2, [pc, #208]	@ (8008874 <TIM_Base_SetConfig+0x104>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d003      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a33      	ldr	r2, [pc, #204]	@ (8008878 <TIM_Base_SetConfig+0x108>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d108      	bne.n	80087c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	4313      	orrs	r3, r2
 80087c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a28      	ldr	r2, [pc, #160]	@ (8008868 <TIM_Base_SetConfig+0xf8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d013      	beq.n	80087f2 <TIM_Base_SetConfig+0x82>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	4a27      	ldr	r2, [pc, #156]	@ (800886c <TIM_Base_SetConfig+0xfc>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d00f      	beq.n	80087f2 <TIM_Base_SetConfig+0x82>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087d8:	d00b      	beq.n	80087f2 <TIM_Base_SetConfig+0x82>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a24      	ldr	r2, [pc, #144]	@ (8008870 <TIM_Base_SetConfig+0x100>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d007      	beq.n	80087f2 <TIM_Base_SetConfig+0x82>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	4a23      	ldr	r2, [pc, #140]	@ (8008874 <TIM_Base_SetConfig+0x104>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d003      	beq.n	80087f2 <TIM_Base_SetConfig+0x82>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	4a22      	ldr	r2, [pc, #136]	@ (8008878 <TIM_Base_SetConfig+0x108>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d108      	bne.n	8008804 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	68db      	ldr	r3, [r3, #12]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	4313      	orrs	r3, r2
 8008802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	695b      	ldr	r3, [r3, #20]
 800880e:	4313      	orrs	r3, r2
 8008810:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	689a      	ldr	r2, [r3, #8]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a0f      	ldr	r2, [pc, #60]	@ (8008868 <TIM_Base_SetConfig+0xf8>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d003      	beq.n	8008838 <TIM_Base_SetConfig+0xc8>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a0e      	ldr	r2, [pc, #56]	@ (800886c <TIM_Base_SetConfig+0xfc>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d103      	bne.n	8008840 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	691a      	ldr	r2, [r3, #16]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	f003 0301 	and.w	r3, r3, #1
 800884e:	2b00      	cmp	r3, #0
 8008850:	d005      	beq.n	800885e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	f023 0201 	bic.w	r2, r3, #1
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	611a      	str	r2, [r3, #16]
  }
}
 800885e:	bf00      	nop
 8008860:	3714      	adds	r7, #20
 8008862:	46bd      	mov	sp, r7
 8008864:	bc80      	pop	{r7}
 8008866:	4770      	bx	lr
 8008868:	40012c00 	.word	0x40012c00
 800886c:	40013400 	.word	0x40013400
 8008870:	40000400 	.word	0x40000400
 8008874:	40000800 	.word	0x40000800
 8008878:	40000c00 	.word	0x40000c00

0800887c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800887c:	b480      	push	{r7}
 800887e:	b087      	sub	sp, #28
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6a1b      	ldr	r3, [r3, #32]
 800888a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6a1b      	ldr	r3, [r3, #32]
 8008890:	f023 0201 	bic.w	r2, r3, #1
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	685b      	ldr	r3, [r3, #4]
 800889c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	699b      	ldr	r3, [r3, #24]
 80088a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f023 0303 	bic.w	r3, r3, #3
 80088b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	f023 0302 	bic.w	r3, r3, #2
 80088c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	689b      	ldr	r3, [r3, #8]
 80088ca:	697a      	ldr	r2, [r7, #20]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4a20      	ldr	r2, [pc, #128]	@ (8008954 <TIM_OC1_SetConfig+0xd8>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d003      	beq.n	80088e0 <TIM_OC1_SetConfig+0x64>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	4a1f      	ldr	r2, [pc, #124]	@ (8008958 <TIM_OC1_SetConfig+0xdc>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d10c      	bne.n	80088fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	f023 0308 	bic.w	r3, r3, #8
 80088e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	697a      	ldr	r2, [r7, #20]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f023 0304 	bic.w	r3, r3, #4
 80088f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a15      	ldr	r2, [pc, #84]	@ (8008954 <TIM_OC1_SetConfig+0xd8>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d003      	beq.n	800890a <TIM_OC1_SetConfig+0x8e>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a14      	ldr	r2, [pc, #80]	@ (8008958 <TIM_OC1_SetConfig+0xdc>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d111      	bne.n	800892e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008910:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008918:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	695b      	ldr	r3, [r3, #20]
 800891e:	693a      	ldr	r2, [r7, #16]
 8008920:	4313      	orrs	r3, r2
 8008922:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	699b      	ldr	r3, [r3, #24]
 8008928:	693a      	ldr	r2, [r7, #16]
 800892a:	4313      	orrs	r3, r2
 800892c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	685a      	ldr	r2, [r3, #4]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	697a      	ldr	r2, [r7, #20]
 8008946:	621a      	str	r2, [r3, #32]
}
 8008948:	bf00      	nop
 800894a:	371c      	adds	r7, #28
 800894c:	46bd      	mov	sp, r7
 800894e:	bc80      	pop	{r7}
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	40012c00 	.word	0x40012c00
 8008958:	40013400 	.word	0x40013400

0800895c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800895c:	b480      	push	{r7}
 800895e:	b087      	sub	sp, #28
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a1b      	ldr	r3, [r3, #32]
 800896a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6a1b      	ldr	r3, [r3, #32]
 8008970:	f023 0210 	bic.w	r2, r3, #16
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	699b      	ldr	r3, [r3, #24]
 8008982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800898a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008992:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	021b      	lsls	r3, r3, #8
 800899a:	68fa      	ldr	r2, [r7, #12]
 800899c:	4313      	orrs	r3, r2
 800899e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	f023 0320 	bic.w	r3, r3, #32
 80089a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	689b      	ldr	r3, [r3, #8]
 80089ac:	011b      	lsls	r3, r3, #4
 80089ae:	697a      	ldr	r2, [r7, #20]
 80089b0:	4313      	orrs	r3, r2
 80089b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a21      	ldr	r2, [pc, #132]	@ (8008a3c <TIM_OC2_SetConfig+0xe0>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d003      	beq.n	80089c4 <TIM_OC2_SetConfig+0x68>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	4a20      	ldr	r2, [pc, #128]	@ (8008a40 <TIM_OC2_SetConfig+0xe4>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d10d      	bne.n	80089e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	68db      	ldr	r3, [r3, #12]
 80089d0:	011b      	lsls	r3, r3, #4
 80089d2:	697a      	ldr	r2, [r7, #20]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	4a16      	ldr	r2, [pc, #88]	@ (8008a3c <TIM_OC2_SetConfig+0xe0>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d003      	beq.n	80089f0 <TIM_OC2_SetConfig+0x94>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a15      	ldr	r2, [pc, #84]	@ (8008a40 <TIM_OC2_SetConfig+0xe4>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d113      	bne.n	8008a18 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80089f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	695b      	ldr	r3, [r3, #20]
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	693a      	ldr	r2, [r7, #16]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	699b      	ldr	r3, [r3, #24]
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	693a      	ldr	r2, [r7, #16]
 8008a1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	697a      	ldr	r2, [r7, #20]
 8008a30:	621a      	str	r2, [r3, #32]
}
 8008a32:	bf00      	nop
 8008a34:	371c      	adds	r7, #28
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bc80      	pop	{r7}
 8008a3a:	4770      	bx	lr
 8008a3c:	40012c00 	.word	0x40012c00
 8008a40:	40013400 	.word	0x40013400

08008a44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b087      	sub	sp, #28
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6a1b      	ldr	r3, [r3, #32]
 8008a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a1b      	ldr	r3, [r3, #32]
 8008a58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	69db      	ldr	r3, [r3, #28]
 8008a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	f023 0303 	bic.w	r3, r3, #3
 8008a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	021b      	lsls	r3, r3, #8
 8008a94:	697a      	ldr	r2, [r7, #20]
 8008a96:	4313      	orrs	r3, r2
 8008a98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a21      	ldr	r2, [pc, #132]	@ (8008b24 <TIM_OC3_SetConfig+0xe0>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d003      	beq.n	8008aaa <TIM_OC3_SetConfig+0x66>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a20      	ldr	r2, [pc, #128]	@ (8008b28 <TIM_OC3_SetConfig+0xe4>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d10d      	bne.n	8008ac6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ab0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	68db      	ldr	r3, [r3, #12]
 8008ab6:	021b      	lsls	r3, r3, #8
 8008ab8:	697a      	ldr	r2, [r7, #20]
 8008aba:	4313      	orrs	r3, r2
 8008abc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ac4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a16      	ldr	r2, [pc, #88]	@ (8008b24 <TIM_OC3_SetConfig+0xe0>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d003      	beq.n	8008ad6 <TIM_OC3_SetConfig+0x92>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a15      	ldr	r2, [pc, #84]	@ (8008b28 <TIM_OC3_SetConfig+0xe4>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d113      	bne.n	8008afe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008adc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	695b      	ldr	r3, [r3, #20]
 8008aea:	011b      	lsls	r3, r3, #4
 8008aec:	693a      	ldr	r2, [r7, #16]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	699b      	ldr	r3, [r3, #24]
 8008af6:	011b      	lsls	r3, r3, #4
 8008af8:	693a      	ldr	r2, [r7, #16]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	693a      	ldr	r2, [r7, #16]
 8008b02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	685a      	ldr	r2, [r3, #4]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	697a      	ldr	r2, [r7, #20]
 8008b16:	621a      	str	r2, [r3, #32]
}
 8008b18:	bf00      	nop
 8008b1a:	371c      	adds	r7, #28
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bc80      	pop	{r7}
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	40012c00 	.word	0x40012c00
 8008b28:	40013400 	.word	0x40013400

08008b2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b087      	sub	sp, #28
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a1b      	ldr	r3, [r3, #32]
 8008b3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6a1b      	ldr	r3, [r3, #32]
 8008b40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	69db      	ldr	r3, [r3, #28]
 8008b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	021b      	lsls	r3, r3, #8
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	031b      	lsls	r3, r3, #12
 8008b7e:	693a      	ldr	r2, [r7, #16]
 8008b80:	4313      	orrs	r3, r2
 8008b82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	4a11      	ldr	r2, [pc, #68]	@ (8008bcc <TIM_OC4_SetConfig+0xa0>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d003      	beq.n	8008b94 <TIM_OC4_SetConfig+0x68>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a10      	ldr	r2, [pc, #64]	@ (8008bd0 <TIM_OC4_SetConfig+0xa4>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d109      	bne.n	8008ba8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	695b      	ldr	r3, [r3, #20]
 8008ba0:	019b      	lsls	r3, r3, #6
 8008ba2:	697a      	ldr	r2, [r7, #20]
 8008ba4:	4313      	orrs	r3, r2
 8008ba6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	697a      	ldr	r2, [r7, #20]
 8008bac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	68fa      	ldr	r2, [r7, #12]
 8008bb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	685a      	ldr	r2, [r3, #4]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	693a      	ldr	r2, [r7, #16]
 8008bc0:	621a      	str	r2, [r3, #32]
}
 8008bc2:	bf00      	nop
 8008bc4:	371c      	adds	r7, #28
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bc80      	pop	{r7}
 8008bca:	4770      	bx	lr
 8008bcc:	40012c00 	.word	0x40012c00
 8008bd0:	40013400 	.word	0x40013400

08008bd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b087      	sub	sp, #28
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	60f8      	str	r0, [r7, #12]
 8008bdc:	60b9      	str	r1, [r7, #8]
 8008bde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6a1b      	ldr	r3, [r3, #32]
 8008be4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	6a1b      	ldr	r3, [r3, #32]
 8008bea:	f023 0201 	bic.w	r2, r3, #1
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	699b      	ldr	r3, [r3, #24]
 8008bf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bf8:	693b      	ldr	r3, [r7, #16]
 8008bfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	011b      	lsls	r3, r3, #4
 8008c04:	693a      	ldr	r2, [r7, #16]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f023 030a 	bic.w	r3, r3, #10
 8008c10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008c12:	697a      	ldr	r2, [r7, #20]
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	4313      	orrs	r3, r2
 8008c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	697a      	ldr	r2, [r7, #20]
 8008c24:	621a      	str	r2, [r3, #32]
}
 8008c26:	bf00      	nop
 8008c28:	371c      	adds	r7, #28
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bc80      	pop	{r7}
 8008c2e:	4770      	bx	lr

08008c30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b087      	sub	sp, #28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6a1b      	ldr	r3, [r3, #32]
 8008c40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	f023 0210 	bic.w	r2, r3, #16
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	699b      	ldr	r3, [r3, #24]
 8008c52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	031b      	lsls	r3, r3, #12
 8008c60:	693a      	ldr	r2, [r7, #16]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008c6c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	011b      	lsls	r3, r3, #4
 8008c72:	697a      	ldr	r2, [r7, #20]
 8008c74:	4313      	orrs	r3, r2
 8008c76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	693a      	ldr	r2, [r7, #16]
 8008c7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	697a      	ldr	r2, [r7, #20]
 8008c82:	621a      	str	r2, [r3, #32]
}
 8008c84:	bf00      	nop
 8008c86:	371c      	adds	r7, #28
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bc80      	pop	{r7}
 8008c8c:	4770      	bx	lr

08008c8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c8e:	b480      	push	{r7}
 8008c90:	b085      	sub	sp, #20
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
 8008c96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ca4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	f043 0307 	orr.w	r3, r3, #7
 8008cb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	68fa      	ldr	r2, [r7, #12]
 8008cb6:	609a      	str	r2, [r3, #8]
}
 8008cb8:	bf00      	nop
 8008cba:	3714      	adds	r7, #20
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bc80      	pop	{r7}
 8008cc0:	4770      	bx	lr

08008cc2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b087      	sub	sp, #28
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	60f8      	str	r0, [r7, #12]
 8008cca:	60b9      	str	r1, [r7, #8]
 8008ccc:	607a      	str	r2, [r7, #4]
 8008cce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cdc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	021a      	lsls	r2, r3, #8
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	431a      	orrs	r2, r3
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	697a      	ldr	r2, [r7, #20]
 8008cec:	4313      	orrs	r3, r2
 8008cee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	697a      	ldr	r2, [r7, #20]
 8008cf4:	609a      	str	r2, [r3, #8]
}
 8008cf6:	bf00      	nop
 8008cf8:	371c      	adds	r7, #28
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bc80      	pop	{r7}
 8008cfe:	4770      	bx	lr

08008d00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b087      	sub	sp, #28
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	f003 031f 	and.w	r3, r3, #31
 8008d12:	2201      	movs	r2, #1
 8008d14:	fa02 f303 	lsl.w	r3, r2, r3
 8008d18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	6a1a      	ldr	r2, [r3, #32]
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	43db      	mvns	r3, r3
 8008d22:	401a      	ands	r2, r3
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	6a1a      	ldr	r2, [r3, #32]
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	f003 031f 	and.w	r3, r3, #31
 8008d32:	6879      	ldr	r1, [r7, #4]
 8008d34:	fa01 f303 	lsl.w	r3, r1, r3
 8008d38:	431a      	orrs	r2, r3
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	621a      	str	r2, [r3, #32]
}
 8008d3e:	bf00      	nop
 8008d40:	371c      	adds	r7, #28
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bc80      	pop	{r7}
 8008d46:	4770      	bx	lr

08008d48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d101      	bne.n	8008d60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	e050      	b.n	8008e02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2202      	movs	r2, #2
 8008d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	68fa      	ldr	r2, [r7, #12]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68fa      	ldr	r2, [r7, #12]
 8008d98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a1b      	ldr	r2, [pc, #108]	@ (8008e0c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008da0:	4293      	cmp	r3, r2
 8008da2:	d018      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a19      	ldr	r2, [pc, #100]	@ (8008e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d013      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008db6:	d00e      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a15      	ldr	r2, [pc, #84]	@ (8008e14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d009      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a14      	ldr	r2, [pc, #80]	@ (8008e18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d004      	beq.n	8008dd6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a12      	ldr	r2, [pc, #72]	@ (8008e1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d10c      	bne.n	8008df0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ddc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	68ba      	ldr	r2, [r7, #8]
 8008de4:	4313      	orrs	r3, r2
 8008de6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68ba      	ldr	r2, [r7, #8]
 8008dee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3714      	adds	r7, #20
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bc80      	pop	{r7}
 8008e0a:	4770      	bx	lr
 8008e0c:	40012c00 	.word	0x40012c00
 8008e10:	40013400 	.word	0x40013400
 8008e14:	40000400 	.word	0x40000400
 8008e18:	40000800 	.word	0x40000800
 8008e1c:	40000c00 	.word	0x40000c00

08008e20 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bc80      	pop	{r7}
 8008e30:	4770      	bx	lr

08008e32 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b083      	sub	sp, #12
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008e3a:	bf00      	nop
 8008e3c:	370c      	adds	r7, #12
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bc80      	pop	{r7}
 8008e42:	4770      	bx	lr

08008e44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e042      	b.n	8008edc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d106      	bne.n	8008e70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f7fd f860 	bl	8005f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2224      	movs	r2, #36	@ 0x24
 8008e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	68da      	ldr	r2, [r3, #12]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008e86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 fdb7 	bl	80099fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	691a      	ldr	r2, [r3, #16]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008e9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	695a      	ldr	r2, [r3, #20]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008eac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68da      	ldr	r2, [r3, #12]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ebc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2220      	movs	r2, #32
 8008ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08a      	sub	sp, #40	@ 0x28
 8008ee8:	af02      	add	r7, sp, #8
 8008eea:	60f8      	str	r0, [r7, #12]
 8008eec:	60b9      	str	r1, [r7, #8]
 8008eee:	603b      	str	r3, [r7, #0]
 8008ef0:	4613      	mov	r3, r2
 8008ef2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	2b20      	cmp	r3, #32
 8008f02:	d175      	bne.n	8008ff0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d002      	beq.n	8008f10 <HAL_UART_Transmit+0x2c>
 8008f0a:	88fb      	ldrh	r3, [r7, #6]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d101      	bne.n	8008f14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	e06e      	b.n	8008ff2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2200      	movs	r2, #0
 8008f18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2221      	movs	r2, #33	@ 0x21
 8008f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008f22:	f7fd faad 	bl	8006480 <HAL_GetTick>
 8008f26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	88fa      	ldrh	r2, [r7, #6]
 8008f2c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	88fa      	ldrh	r2, [r7, #6]
 8008f32:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f3c:	d108      	bne.n	8008f50 <HAL_UART_Transmit+0x6c>
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d104      	bne.n	8008f50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008f46:	2300      	movs	r3, #0
 8008f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	61bb      	str	r3, [r7, #24]
 8008f4e:	e003      	b.n	8008f58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f54:	2300      	movs	r3, #0
 8008f56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008f58:	e02e      	b.n	8008fb8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	9300      	str	r3, [sp, #0]
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	2200      	movs	r2, #0
 8008f62:	2180      	movs	r1, #128	@ 0x80
 8008f64:	68f8      	ldr	r0, [r7, #12]
 8008f66:	f000 fb1c 	bl	80095a2 <UART_WaitOnFlagUntilTimeout>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d005      	beq.n	8008f7c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2220      	movs	r2, #32
 8008f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e03a      	b.n	8008ff2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d10b      	bne.n	8008f9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f82:	69bb      	ldr	r3, [r7, #24]
 8008f84:	881b      	ldrh	r3, [r3, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008f92:	69bb      	ldr	r3, [r7, #24]
 8008f94:	3302      	adds	r3, #2
 8008f96:	61bb      	str	r3, [r7, #24]
 8008f98:	e007      	b.n	8008faa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	781a      	ldrb	r2, [r3, #0]
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008fa4:	69fb      	ldr	r3, [r7, #28]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	3b01      	subs	r3, #1
 8008fb2:	b29a      	uxth	r2, r3
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d1cb      	bne.n	8008f5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2140      	movs	r1, #64	@ 0x40
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f000 fae8 	bl	80095a2 <UART_WaitOnFlagUntilTimeout>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d005      	beq.n	8008fe4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2220      	movs	r2, #32
 8008fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008fe0:	2303      	movs	r3, #3
 8008fe2:	e006      	b.n	8008ff2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2220      	movs	r2, #32
 8008fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008fec:	2300      	movs	r3, #0
 8008fee:	e000      	b.n	8008ff2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008ff0:	2302      	movs	r3, #2
  }
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3720      	adds	r7, #32
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b084      	sub	sp, #16
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	60f8      	str	r0, [r7, #12]
 8009002:	60b9      	str	r1, [r7, #8]
 8009004:	4613      	mov	r3, r2
 8009006:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800900e:	b2db      	uxtb	r3, r3
 8009010:	2b20      	cmp	r3, #32
 8009012:	d112      	bne.n	800903a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d002      	beq.n	8009020 <HAL_UART_Receive_IT+0x26>
 800901a:	88fb      	ldrh	r3, [r7, #6]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e00b      	b.n	800903c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800902a:	88fb      	ldrh	r3, [r7, #6]
 800902c:	461a      	mov	r2, r3
 800902e:	68b9      	ldr	r1, [r7, #8]
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f000 fb0f 	bl	8009654 <UART_Start_Receive_IT>
 8009036:	4603      	mov	r3, r0
 8009038:	e000      	b.n	800903c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800903a:	2302      	movs	r3, #2
  }
}
 800903c:	4618      	mov	r0, r3
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b0ba      	sub	sp, #232	@ 0xe8
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	695b      	ldr	r3, [r3, #20]
 8009066:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800906a:	2300      	movs	r3, #0
 800906c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009070:	2300      	movs	r3, #0
 8009072:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800907a:	f003 030f 	and.w	r3, r3, #15
 800907e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009082:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009086:	2b00      	cmp	r3, #0
 8009088:	d10f      	bne.n	80090aa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800908a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800908e:	f003 0320 	and.w	r3, r3, #32
 8009092:	2b00      	cmp	r3, #0
 8009094:	d009      	beq.n	80090aa <HAL_UART_IRQHandler+0x66>
 8009096:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800909a:	f003 0320 	and.w	r3, r3, #32
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d003      	beq.n	80090aa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80090a2:	6878      	ldr	r0, [r7, #4]
 80090a4:	f000 fbec 	bl	8009880 <UART_Receive_IT>
      return;
 80090a8:	e25b      	b.n	8009562 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80090aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	f000 80de 	beq.w	8009270 <HAL_UART_IRQHandler+0x22c>
 80090b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090b8:	f003 0301 	and.w	r3, r3, #1
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d106      	bne.n	80090ce <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80090c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090c4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	f000 80d1 	beq.w	8009270 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80090ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d2:	f003 0301 	and.w	r3, r3, #1
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d00b      	beq.n	80090f2 <HAL_UART_IRQHandler+0xae>
 80090da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d005      	beq.n	80090f2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ea:	f043 0201 	orr.w	r2, r3, #1
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090f6:	f003 0304 	and.w	r3, r3, #4
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d00b      	beq.n	8009116 <HAL_UART_IRQHandler+0xd2>
 80090fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009102:	f003 0301 	and.w	r3, r3, #1
 8009106:	2b00      	cmp	r3, #0
 8009108:	d005      	beq.n	8009116 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800910e:	f043 0202 	orr.w	r2, r3, #2
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800911a:	f003 0302 	and.w	r3, r3, #2
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00b      	beq.n	800913a <HAL_UART_IRQHandler+0xf6>
 8009122:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009126:	f003 0301 	and.w	r3, r3, #1
 800912a:	2b00      	cmp	r3, #0
 800912c:	d005      	beq.n	800913a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009132:	f043 0204 	orr.w	r2, r3, #4
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800913a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800913e:	f003 0308 	and.w	r3, r3, #8
 8009142:	2b00      	cmp	r3, #0
 8009144:	d011      	beq.n	800916a <HAL_UART_IRQHandler+0x126>
 8009146:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800914a:	f003 0320 	and.w	r3, r3, #32
 800914e:	2b00      	cmp	r3, #0
 8009150:	d105      	bne.n	800915e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009156:	f003 0301 	and.w	r3, r3, #1
 800915a:	2b00      	cmp	r3, #0
 800915c:	d005      	beq.n	800916a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009162:	f043 0208 	orr.w	r2, r3, #8
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916e:	2b00      	cmp	r3, #0
 8009170:	f000 81f2 	beq.w	8009558 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009178:	f003 0320 	and.w	r3, r3, #32
 800917c:	2b00      	cmp	r3, #0
 800917e:	d008      	beq.n	8009192 <HAL_UART_IRQHandler+0x14e>
 8009180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009184:	f003 0320 	and.w	r3, r3, #32
 8009188:	2b00      	cmp	r3, #0
 800918a:	d002      	beq.n	8009192 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 fb77 	bl	8009880 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	695b      	ldr	r3, [r3, #20]
 8009198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800919c:	2b00      	cmp	r3, #0
 800919e:	bf14      	ite	ne
 80091a0:	2301      	movne	r3, #1
 80091a2:	2300      	moveq	r3, #0
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ae:	f003 0308 	and.w	r3, r3, #8
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d103      	bne.n	80091be <HAL_UART_IRQHandler+0x17a>
 80091b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d04f      	beq.n	800925e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f000 fa81 	bl	80096c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	695b      	ldr	r3, [r3, #20]
 80091ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d041      	beq.n	8009256 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	3314      	adds	r3, #20
 80091d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091e0:	e853 3f00 	ldrex	r3, [r3]
 80091e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80091e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80091ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	3314      	adds	r3, #20
 80091fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80091fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009202:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009206:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800920a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800920e:	e841 2300 	strex	r3, r2, [r1]
 8009212:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009216:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d1d9      	bne.n	80091d2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009222:	2b00      	cmp	r3, #0
 8009224:	d013      	beq.n	800924e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800922a:	4a7e      	ldr	r2, [pc, #504]	@ (8009424 <HAL_UART_IRQHandler+0x3e0>)
 800922c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009232:	4618      	mov	r0, r3
 8009234:	f7fd fa9a 	bl	800676c <HAL_DMA_Abort_IT>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d016      	beq.n	800926c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009244:	687a      	ldr	r2, [r7, #4]
 8009246:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009248:	4610      	mov	r0, r2
 800924a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800924c:	e00e      	b.n	800926c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 f993 	bl	800957a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009254:	e00a      	b.n	800926c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 f98f 	bl	800957a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800925c:	e006      	b.n	800926c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 f98b 	bl	800957a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2200      	movs	r2, #0
 8009268:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800926a:	e175      	b.n	8009558 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800926c:	bf00      	nop
    return;
 800926e:	e173      	b.n	8009558 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009274:	2b01      	cmp	r3, #1
 8009276:	f040 814f 	bne.w	8009518 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800927a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800927e:	f003 0310 	and.w	r3, r3, #16
 8009282:	2b00      	cmp	r3, #0
 8009284:	f000 8148 	beq.w	8009518 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800928c:	f003 0310 	and.w	r3, r3, #16
 8009290:	2b00      	cmp	r3, #0
 8009292:	f000 8141 	beq.w	8009518 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009296:	2300      	movs	r3, #0
 8009298:	60bb      	str	r3, [r7, #8]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	60bb      	str	r3, [r7, #8]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	60bb      	str	r3, [r7, #8]
 80092aa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	695b      	ldr	r3, [r3, #20]
 80092b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	f000 80b6 	beq.w	8009428 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80092c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f000 8145 	beq.w	800955c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80092d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092da:	429a      	cmp	r2, r3
 80092dc:	f080 813e 	bcs.w	800955c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092e6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092ec:	699b      	ldr	r3, [r3, #24]
 80092ee:	2b20      	cmp	r3, #32
 80092f0:	f000 8088 	beq.w	8009404 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	330c      	adds	r3, #12
 80092fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009302:	e853 3f00 	ldrex	r3, [r3]
 8009306:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800930a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800930e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009312:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	330c      	adds	r3, #12
 800931c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009320:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009324:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009328:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800932c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009330:	e841 2300 	strex	r3, r2, [r1]
 8009334:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009338:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800933c:	2b00      	cmp	r3, #0
 800933e:	d1d9      	bne.n	80092f4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	3314      	adds	r3, #20
 8009346:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009348:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800934a:	e853 3f00 	ldrex	r3, [r3]
 800934e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009350:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009352:	f023 0301 	bic.w	r3, r3, #1
 8009356:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	3314      	adds	r3, #20
 8009360:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009364:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009368:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800936c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009370:	e841 2300 	strex	r3, r2, [r1]
 8009374:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009376:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009378:	2b00      	cmp	r3, #0
 800937a:	d1e1      	bne.n	8009340 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	3314      	adds	r3, #20
 8009382:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009384:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009386:	e853 3f00 	ldrex	r3, [r3]
 800938a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800938c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800938e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009392:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	3314      	adds	r3, #20
 800939c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80093a0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80093a2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80093a6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80093a8:	e841 2300 	strex	r3, r2, [r1]
 80093ac:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80093ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1e3      	bne.n	800937c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2220      	movs	r2, #32
 80093b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	330c      	adds	r3, #12
 80093c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093cc:	e853 3f00 	ldrex	r3, [r3]
 80093d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80093d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093d4:	f023 0310 	bic.w	r3, r3, #16
 80093d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	330c      	adds	r3, #12
 80093e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80093e6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80093e8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80093ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093ee:	e841 2300 	strex	r3, r2, [r1]
 80093f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80093f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d1e3      	bne.n	80093c2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093fe:	4618      	mov	r0, r3
 8009400:	f7fd f979 	bl	80066f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2202      	movs	r2, #2
 8009408:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009412:	b29b      	uxth	r3, r3
 8009414:	1ad3      	subs	r3, r2, r3
 8009416:	b29b      	uxth	r3, r3
 8009418:	4619      	mov	r1, r3
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 f8b6 	bl	800958c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009420:	e09c      	b.n	800955c <HAL_UART_IRQHandler+0x518>
 8009422:	bf00      	nop
 8009424:	0800978b 	.word	0x0800978b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009430:	b29b      	uxth	r3, r3
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800943c:	b29b      	uxth	r3, r3
 800943e:	2b00      	cmp	r3, #0
 8009440:	f000 808e 	beq.w	8009560 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009444:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009448:	2b00      	cmp	r3, #0
 800944a:	f000 8089 	beq.w	8009560 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	330c      	adds	r3, #12
 8009454:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009458:	e853 3f00 	ldrex	r3, [r3]
 800945c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800945e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009460:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009464:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	330c      	adds	r3, #12
 800946e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009472:	647a      	str	r2, [r7, #68]	@ 0x44
 8009474:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009476:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009478:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800947a:	e841 2300 	strex	r3, r2, [r1]
 800947e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009482:	2b00      	cmp	r3, #0
 8009484:	d1e3      	bne.n	800944e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	3314      	adds	r3, #20
 800948c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009490:	e853 3f00 	ldrex	r3, [r3]
 8009494:	623b      	str	r3, [r7, #32]
   return(result);
 8009496:	6a3b      	ldr	r3, [r7, #32]
 8009498:	f023 0301 	bic.w	r3, r3, #1
 800949c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	3314      	adds	r3, #20
 80094a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80094aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80094ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094b2:	e841 2300 	strex	r3, r2, [r1]
 80094b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1e3      	bne.n	8009486 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2220      	movs	r2, #32
 80094c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	330c      	adds	r3, #12
 80094d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	e853 3f00 	ldrex	r3, [r3]
 80094da:	60fb      	str	r3, [r7, #12]
   return(result);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f023 0310 	bic.w	r3, r3, #16
 80094e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	330c      	adds	r3, #12
 80094ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80094f0:	61fa      	str	r2, [r7, #28]
 80094f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f4:	69b9      	ldr	r1, [r7, #24]
 80094f6:	69fa      	ldr	r2, [r7, #28]
 80094f8:	e841 2300 	strex	r3, r2, [r1]
 80094fc:	617b      	str	r3, [r7, #20]
   return(result);
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d1e3      	bne.n	80094cc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2202      	movs	r2, #2
 8009508:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800950a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 f83b 	bl	800958c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009516:	e023      	b.n	8009560 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009518:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800951c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009520:	2b00      	cmp	r3, #0
 8009522:	d009      	beq.n	8009538 <HAL_UART_IRQHandler+0x4f4>
 8009524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800952c:	2b00      	cmp	r3, #0
 800952e:	d003      	beq.n	8009538 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f000 f93e 	bl	80097b2 <UART_Transmit_IT>
    return;
 8009536:	e014      	b.n	8009562 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800953c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009540:	2b00      	cmp	r3, #0
 8009542:	d00e      	beq.n	8009562 <HAL_UART_IRQHandler+0x51e>
 8009544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800954c:	2b00      	cmp	r3, #0
 800954e:	d008      	beq.n	8009562 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 f97d 	bl	8009850 <UART_EndTransmit_IT>
    return;
 8009556:	e004      	b.n	8009562 <HAL_UART_IRQHandler+0x51e>
    return;
 8009558:	bf00      	nop
 800955a:	e002      	b.n	8009562 <HAL_UART_IRQHandler+0x51e>
      return;
 800955c:	bf00      	nop
 800955e:	e000      	b.n	8009562 <HAL_UART_IRQHandler+0x51e>
      return;
 8009560:	bf00      	nop
  }
}
 8009562:	37e8      	adds	r7, #232	@ 0xe8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009570:	bf00      	nop
 8009572:	370c      	adds	r7, #12
 8009574:	46bd      	mov	sp, r7
 8009576:	bc80      	pop	{r7}
 8009578:	4770      	bx	lr

0800957a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800957a:	b480      	push	{r7}
 800957c:	b083      	sub	sp, #12
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009582:	bf00      	nop
 8009584:	370c      	adds	r7, #12
 8009586:	46bd      	mov	sp, r7
 8009588:	bc80      	pop	{r7}
 800958a:	4770      	bx	lr

0800958c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	460b      	mov	r3, r1
 8009596:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009598:	bf00      	nop
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	bc80      	pop	{r7}
 80095a0:	4770      	bx	lr

080095a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80095a2:	b580      	push	{r7, lr}
 80095a4:	b086      	sub	sp, #24
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	60f8      	str	r0, [r7, #12]
 80095aa:	60b9      	str	r1, [r7, #8]
 80095ac:	603b      	str	r3, [r7, #0]
 80095ae:	4613      	mov	r3, r2
 80095b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095b2:	e03b      	b.n	800962c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095b4:	6a3b      	ldr	r3, [r7, #32]
 80095b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ba:	d037      	beq.n	800962c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095bc:	f7fc ff60 	bl	8006480 <HAL_GetTick>
 80095c0:	4602      	mov	r2, r0
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	1ad3      	subs	r3, r2, r3
 80095c6:	6a3a      	ldr	r2, [r7, #32]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	d302      	bcc.n	80095d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80095cc:	6a3b      	ldr	r3, [r7, #32]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d101      	bne.n	80095d6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80095d2:	2303      	movs	r3, #3
 80095d4:	e03a      	b.n	800964c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f003 0304 	and.w	r3, r3, #4
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d023      	beq.n	800962c <UART_WaitOnFlagUntilTimeout+0x8a>
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	2b80      	cmp	r3, #128	@ 0x80
 80095e8:	d020      	beq.n	800962c <UART_WaitOnFlagUntilTimeout+0x8a>
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	2b40      	cmp	r3, #64	@ 0x40
 80095ee:	d01d      	beq.n	800962c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f003 0308 	and.w	r3, r3, #8
 80095fa:	2b08      	cmp	r3, #8
 80095fc:	d116      	bne.n	800962c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80095fe:	2300      	movs	r3, #0
 8009600:	617b      	str	r3, [r7, #20]
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	617b      	str	r3, [r7, #20]
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	617b      	str	r3, [r7, #20]
 8009612:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009614:	68f8      	ldr	r0, [r7, #12]
 8009616:	f000 f856 	bl	80096c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2208      	movs	r2, #8
 800961e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2200      	movs	r2, #0
 8009624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e00f      	b.n	800964c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	4013      	ands	r3, r2
 8009636:	68ba      	ldr	r2, [r7, #8]
 8009638:	429a      	cmp	r2, r3
 800963a:	bf0c      	ite	eq
 800963c:	2301      	moveq	r3, #1
 800963e:	2300      	movne	r3, #0
 8009640:	b2db      	uxtb	r3, r3
 8009642:	461a      	mov	r2, r3
 8009644:	79fb      	ldrb	r3, [r7, #7]
 8009646:	429a      	cmp	r2, r3
 8009648:	d0b4      	beq.n	80095b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3718      	adds	r7, #24
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009654:	b480      	push	{r7}
 8009656:	b085      	sub	sp, #20
 8009658:	af00      	add	r7, sp, #0
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	60b9      	str	r1, [r7, #8]
 800965e:	4613      	mov	r3, r2
 8009660:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	68ba      	ldr	r2, [r7, #8]
 8009666:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	88fa      	ldrh	r2, [r7, #6]
 800966c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	88fa      	ldrh	r2, [r7, #6]
 8009672:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2200      	movs	r2, #0
 8009678:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2222      	movs	r2, #34	@ 0x22
 800967e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d007      	beq.n	800969a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	68da      	ldr	r2, [r3, #12]
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009698:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	695a      	ldr	r2, [r3, #20]
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f042 0201 	orr.w	r2, r2, #1
 80096a8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	68da      	ldr	r2, [r3, #12]
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f042 0220 	orr.w	r2, r2, #32
 80096b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3714      	adds	r7, #20
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bc80      	pop	{r7}
 80096c4:	4770      	bx	lr

080096c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096c6:	b480      	push	{r7}
 80096c8:	b095      	sub	sp, #84	@ 0x54
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	330c      	adds	r3, #12
 80096d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096d8:	e853 3f00 	ldrex	r3, [r3]
 80096dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80096de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	330c      	adds	r3, #12
 80096ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80096ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80096f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80096f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096f6:	e841 2300 	strex	r3, r2, [r1]
 80096fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80096fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1e5      	bne.n	80096ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	3314      	adds	r3, #20
 8009708:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970a:	6a3b      	ldr	r3, [r7, #32]
 800970c:	e853 3f00 	ldrex	r3, [r3]
 8009710:	61fb      	str	r3, [r7, #28]
   return(result);
 8009712:	69fb      	ldr	r3, [r7, #28]
 8009714:	f023 0301 	bic.w	r3, r3, #1
 8009718:	64bb      	str	r3, [r7, #72]	@ 0x48
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	3314      	adds	r3, #20
 8009720:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009722:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009724:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009726:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009728:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800972a:	e841 2300 	strex	r3, r2, [r1]
 800972e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009732:	2b00      	cmp	r3, #0
 8009734:	d1e5      	bne.n	8009702 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800973a:	2b01      	cmp	r3, #1
 800973c:	d119      	bne.n	8009772 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	330c      	adds	r3, #12
 8009744:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	e853 3f00 	ldrex	r3, [r3]
 800974c:	60bb      	str	r3, [r7, #8]
   return(result);
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	f023 0310 	bic.w	r3, r3, #16
 8009754:	647b      	str	r3, [r7, #68]	@ 0x44
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	330c      	adds	r3, #12
 800975c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800975e:	61ba      	str	r2, [r7, #24]
 8009760:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009762:	6979      	ldr	r1, [r7, #20]
 8009764:	69ba      	ldr	r2, [r7, #24]
 8009766:	e841 2300 	strex	r3, r2, [r1]
 800976a:	613b      	str	r3, [r7, #16]
   return(result);
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d1e5      	bne.n	800973e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2220      	movs	r2, #32
 8009776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009780:	bf00      	nop
 8009782:	3754      	adds	r7, #84	@ 0x54
 8009784:	46bd      	mov	sp, r7
 8009786:	bc80      	pop	{r7}
 8009788:	4770      	bx	lr

0800978a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b084      	sub	sp, #16
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009796:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2200      	movs	r2, #0
 800979c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2200      	movs	r2, #0
 80097a2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f7ff fee8 	bl	800957a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097aa:	bf00      	nop
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}

080097b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80097b2:	b480      	push	{r7}
 80097b4:	b085      	sub	sp, #20
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097c0:	b2db      	uxtb	r3, r3
 80097c2:	2b21      	cmp	r3, #33	@ 0x21
 80097c4:	d13e      	bne.n	8009844 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097ce:	d114      	bne.n	80097fa <UART_Transmit_IT+0x48>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	691b      	ldr	r3, [r3, #16]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d110      	bne.n	80097fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6a1b      	ldr	r3, [r3, #32]
 80097dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	881b      	ldrh	r3, [r3, #0]
 80097e2:	461a      	mov	r2, r3
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6a1b      	ldr	r3, [r3, #32]
 80097f2:	1c9a      	adds	r2, r3, #2
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	621a      	str	r2, [r3, #32]
 80097f8:	e008      	b.n	800980c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a1b      	ldr	r3, [r3, #32]
 80097fe:	1c59      	adds	r1, r3, #1
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	6211      	str	r1, [r2, #32]
 8009804:	781a      	ldrb	r2, [r3, #0]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009810:	b29b      	uxth	r3, r3
 8009812:	3b01      	subs	r3, #1
 8009814:	b29b      	uxth	r3, r3
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	4619      	mov	r1, r3
 800981a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800981c:	2b00      	cmp	r3, #0
 800981e:	d10f      	bne.n	8009840 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	68da      	ldr	r2, [r3, #12]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800982e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68da      	ldr	r2, [r3, #12]
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800983e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009840:	2300      	movs	r3, #0
 8009842:	e000      	b.n	8009846 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009844:	2302      	movs	r3, #2
  }
}
 8009846:	4618      	mov	r0, r3
 8009848:	3714      	adds	r7, #20
 800984a:	46bd      	mov	sp, r7
 800984c:	bc80      	pop	{r7}
 800984e:	4770      	bx	lr

08009850 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	68da      	ldr	r2, [r3, #12]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009866:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2220      	movs	r2, #32
 800986c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f7ff fe79 	bl	8009568 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009876:	2300      	movs	r3, #0
}
 8009878:	4618      	mov	r0, r3
 800987a:	3708      	adds	r7, #8
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b08c      	sub	sp, #48	@ 0x30
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800988e:	b2db      	uxtb	r3, r3
 8009890:	2b22      	cmp	r3, #34	@ 0x22
 8009892:	f040 80ae 	bne.w	80099f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	689b      	ldr	r3, [r3, #8]
 800989a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800989e:	d117      	bne.n	80098d0 <UART_Receive_IT+0x50>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d113      	bne.n	80098d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80098a8:	2300      	movs	r3, #0
 80098aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098be:	b29a      	uxth	r2, r3
 80098c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c8:	1c9a      	adds	r2, r3, #2
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80098ce:	e026      	b.n	800991e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80098d6:	2300      	movs	r3, #0
 80098d8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098e2:	d007      	beq.n	80098f4 <UART_Receive_IT+0x74>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10a      	bne.n	8009902 <UART_Receive_IT+0x82>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d106      	bne.n	8009902 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	b2da      	uxtb	r2, r3
 80098fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098fe:	701a      	strb	r2, [r3, #0]
 8009900:	e008      	b.n	8009914 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	685b      	ldr	r3, [r3, #4]
 8009908:	b2db      	uxtb	r3, r3
 800990a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800990e:	b2da      	uxtb	r2, r3
 8009910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009912:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009918:	1c5a      	adds	r2, r3, #1
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009922:	b29b      	uxth	r3, r3
 8009924:	3b01      	subs	r3, #1
 8009926:	b29b      	uxth	r3, r3
 8009928:	687a      	ldr	r2, [r7, #4]
 800992a:	4619      	mov	r1, r3
 800992c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800992e:	2b00      	cmp	r3, #0
 8009930:	d15d      	bne.n	80099ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	68da      	ldr	r2, [r3, #12]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	f022 0220 	bic.w	r2, r2, #32
 8009940:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68da      	ldr	r2, [r3, #12]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009950:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	695a      	ldr	r2, [r3, #20]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f022 0201 	bic.w	r2, r2, #1
 8009960:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2220      	movs	r2, #32
 8009966:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009974:	2b01      	cmp	r3, #1
 8009976:	d135      	bne.n	80099e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2200      	movs	r2, #0
 800997c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	330c      	adds	r3, #12
 8009984:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	e853 3f00 	ldrex	r3, [r3]
 800998c:	613b      	str	r3, [r7, #16]
   return(result);
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	f023 0310 	bic.w	r3, r3, #16
 8009994:	627b      	str	r3, [r7, #36]	@ 0x24
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	330c      	adds	r3, #12
 800999c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800999e:	623a      	str	r2, [r7, #32]
 80099a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a2:	69f9      	ldr	r1, [r7, #28]
 80099a4:	6a3a      	ldr	r2, [r7, #32]
 80099a6:	e841 2300 	strex	r3, r2, [r1]
 80099aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80099ac:	69bb      	ldr	r3, [r7, #24]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d1e5      	bne.n	800997e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f003 0310 	and.w	r3, r3, #16
 80099bc:	2b10      	cmp	r3, #16
 80099be:	d10a      	bne.n	80099d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80099c0:	2300      	movs	r3, #0
 80099c2:	60fb      	str	r3, [r7, #12]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	60fb      	str	r3, [r7, #12]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	60fb      	str	r3, [r7, #12]
 80099d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80099da:	4619      	mov	r1, r3
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f7ff fdd5 	bl	800958c <HAL_UARTEx_RxEventCallback>
 80099e2:	e002      	b.n	80099ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f7fb ffd1 	bl	800598c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80099ea:	2300      	movs	r3, #0
 80099ec:	e002      	b.n	80099f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80099ee:	2300      	movs	r3, #0
 80099f0:	e000      	b.n	80099f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80099f2:	2302      	movs	r3, #2
  }
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3730      	adds	r7, #48	@ 0x30
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	68da      	ldr	r2, [r3, #12]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	430a      	orrs	r2, r1
 8009a18:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	689a      	ldr	r2, [r3, #8]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	691b      	ldr	r3, [r3, #16]
 8009a22:	431a      	orrs	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	695b      	ldr	r3, [r3, #20]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68db      	ldr	r3, [r3, #12]
 8009a32:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009a36:	f023 030c 	bic.w	r3, r3, #12
 8009a3a:	687a      	ldr	r2, [r7, #4]
 8009a3c:	6812      	ldr	r2, [r2, #0]
 8009a3e:	68b9      	ldr	r1, [r7, #8]
 8009a40:	430b      	orrs	r3, r1
 8009a42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	695b      	ldr	r3, [r3, #20]
 8009a4a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	699a      	ldr	r2, [r3, #24]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	430a      	orrs	r2, r1
 8009a58:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8009b10 <UART_SetConfig+0x114>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d103      	bne.n	8009a6c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009a64:	f7fe f9ea 	bl	8007e3c <HAL_RCC_GetPCLK2Freq>
 8009a68:	60f8      	str	r0, [r7, #12]
 8009a6a:	e002      	b.n	8009a72 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009a6c:	f7fe f9d2 	bl	8007e14 <HAL_RCC_GetPCLK1Freq>
 8009a70:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a72:	68fa      	ldr	r2, [r7, #12]
 8009a74:	4613      	mov	r3, r2
 8009a76:	009b      	lsls	r3, r3, #2
 8009a78:	4413      	add	r3, r2
 8009a7a:	009a      	lsls	r2, r3, #2
 8009a7c:	441a      	add	r2, r3
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a88:	4a22      	ldr	r2, [pc, #136]	@ (8009b14 <UART_SetConfig+0x118>)
 8009a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009a8e:	095b      	lsrs	r3, r3, #5
 8009a90:	0119      	lsls	r1, r3, #4
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	4613      	mov	r3, r2
 8009a96:	009b      	lsls	r3, r3, #2
 8009a98:	4413      	add	r3, r2
 8009a9a:	009a      	lsls	r2, r3, #2
 8009a9c:	441a      	add	r2, r3
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	685b      	ldr	r3, [r3, #4]
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	fbb2 f2f3 	udiv	r2, r2, r3
 8009aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8009b14 <UART_SetConfig+0x118>)
 8009aaa:	fba3 0302 	umull	r0, r3, r3, r2
 8009aae:	095b      	lsrs	r3, r3, #5
 8009ab0:	2064      	movs	r0, #100	@ 0x64
 8009ab2:	fb00 f303 	mul.w	r3, r0, r3
 8009ab6:	1ad3      	subs	r3, r2, r3
 8009ab8:	011b      	lsls	r3, r3, #4
 8009aba:	3332      	adds	r3, #50	@ 0x32
 8009abc:	4a15      	ldr	r2, [pc, #84]	@ (8009b14 <UART_SetConfig+0x118>)
 8009abe:	fba2 2303 	umull	r2, r3, r2, r3
 8009ac2:	095b      	lsrs	r3, r3, #5
 8009ac4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ac8:	4419      	add	r1, r3
 8009aca:	68fa      	ldr	r2, [r7, #12]
 8009acc:	4613      	mov	r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	4413      	add	r3, r2
 8009ad2:	009a      	lsls	r2, r3, #2
 8009ad4:	441a      	add	r2, r3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	009b      	lsls	r3, r3, #2
 8009adc:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8009b14 <UART_SetConfig+0x118>)
 8009ae2:	fba3 0302 	umull	r0, r3, r3, r2
 8009ae6:	095b      	lsrs	r3, r3, #5
 8009ae8:	2064      	movs	r0, #100	@ 0x64
 8009aea:	fb00 f303 	mul.w	r3, r0, r3
 8009aee:	1ad3      	subs	r3, r2, r3
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	3332      	adds	r3, #50	@ 0x32
 8009af4:	4a07      	ldr	r2, [pc, #28]	@ (8009b14 <UART_SetConfig+0x118>)
 8009af6:	fba2 2303 	umull	r2, r3, r2, r3
 8009afa:	095b      	lsrs	r3, r3, #5
 8009afc:	f003 020f 	and.w	r2, r3, #15
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	440a      	add	r2, r1
 8009b06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009b08:	bf00      	nop
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	40013800 	.word	0x40013800
 8009b14:	51eb851f 	.word	0x51eb851f

08009b18 <memcmp>:
 8009b18:	b510      	push	{r4, lr}
 8009b1a:	3901      	subs	r1, #1
 8009b1c:	4402      	add	r2, r0
 8009b1e:	4290      	cmp	r0, r2
 8009b20:	d101      	bne.n	8009b26 <memcmp+0xe>
 8009b22:	2000      	movs	r0, #0
 8009b24:	e005      	b.n	8009b32 <memcmp+0x1a>
 8009b26:	7803      	ldrb	r3, [r0, #0]
 8009b28:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009b2c:	42a3      	cmp	r3, r4
 8009b2e:	d001      	beq.n	8009b34 <memcmp+0x1c>
 8009b30:	1b18      	subs	r0, r3, r4
 8009b32:	bd10      	pop	{r4, pc}
 8009b34:	3001      	adds	r0, #1
 8009b36:	e7f2      	b.n	8009b1e <memcmp+0x6>

08009b38 <memset>:
 8009b38:	4603      	mov	r3, r0
 8009b3a:	4402      	add	r2, r0
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d100      	bne.n	8009b42 <memset+0xa>
 8009b40:	4770      	bx	lr
 8009b42:	f803 1b01 	strb.w	r1, [r3], #1
 8009b46:	e7f9      	b.n	8009b3c <memset+0x4>

08009b48 <__errno>:
 8009b48:	4b01      	ldr	r3, [pc, #4]	@ (8009b50 <__errno+0x8>)
 8009b4a:	6818      	ldr	r0, [r3, #0]
 8009b4c:	4770      	bx	lr
 8009b4e:	bf00      	nop
 8009b50:	20000044 	.word	0x20000044

08009b54 <__libc_init_array>:
 8009b54:	b570      	push	{r4, r5, r6, lr}
 8009b56:	2600      	movs	r6, #0
 8009b58:	4d0c      	ldr	r5, [pc, #48]	@ (8009b8c <__libc_init_array+0x38>)
 8009b5a:	4c0d      	ldr	r4, [pc, #52]	@ (8009b90 <__libc_init_array+0x3c>)
 8009b5c:	1b64      	subs	r4, r4, r5
 8009b5e:	10a4      	asrs	r4, r4, #2
 8009b60:	42a6      	cmp	r6, r4
 8009b62:	d109      	bne.n	8009b78 <__libc_init_array+0x24>
 8009b64:	f000 fd92 	bl	800a68c <_init>
 8009b68:	2600      	movs	r6, #0
 8009b6a:	4d0a      	ldr	r5, [pc, #40]	@ (8009b94 <__libc_init_array+0x40>)
 8009b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8009b98 <__libc_init_array+0x44>)
 8009b6e:	1b64      	subs	r4, r4, r5
 8009b70:	10a4      	asrs	r4, r4, #2
 8009b72:	42a6      	cmp	r6, r4
 8009b74:	d105      	bne.n	8009b82 <__libc_init_array+0x2e>
 8009b76:	bd70      	pop	{r4, r5, r6, pc}
 8009b78:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b7c:	4798      	blx	r3
 8009b7e:	3601      	adds	r6, #1
 8009b80:	e7ee      	b.n	8009b60 <__libc_init_array+0xc>
 8009b82:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b86:	4798      	blx	r3
 8009b88:	3601      	adds	r6, #1
 8009b8a:	e7f2      	b.n	8009b72 <__libc_init_array+0x1e>
 8009b8c:	0800b3c8 	.word	0x0800b3c8
 8009b90:	0800b3c8 	.word	0x0800b3c8
 8009b94:	0800b3c8 	.word	0x0800b3c8
 8009b98:	0800b3cc 	.word	0x0800b3cc

08009b9c <memcpy>:
 8009b9c:	440a      	add	r2, r1
 8009b9e:	4291      	cmp	r1, r2
 8009ba0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ba4:	d100      	bne.n	8009ba8 <memcpy+0xc>
 8009ba6:	4770      	bx	lr
 8009ba8:	b510      	push	{r4, lr}
 8009baa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bae:	4291      	cmp	r1, r2
 8009bb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bb4:	d1f9      	bne.n	8009baa <memcpy+0xe>
 8009bb6:	bd10      	pop	{r4, pc}

08009bb8 <asin>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	4604      	mov	r4, r0
 8009bbc:	460d      	mov	r5, r1
 8009bbe:	f000 f82f 	bl	8009c20 <__ieee754_asin>
 8009bc2:	4622      	mov	r2, r4
 8009bc4:	4606      	mov	r6, r0
 8009bc6:	460f      	mov	r7, r1
 8009bc8:	462b      	mov	r3, r5
 8009bca:	4620      	mov	r0, r4
 8009bcc:	4629      	mov	r1, r5
 8009bce:	f7f6 ff81 	bl	8000ad4 <__aeabi_dcmpun>
 8009bd2:	b988      	cbnz	r0, 8009bf8 <asin+0x40>
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	4629      	mov	r1, r5
 8009bd8:	f000 f818 	bl	8009c0c <fabs>
 8009bdc:	2200      	movs	r2, #0
 8009bde:	4b08      	ldr	r3, [pc, #32]	@ (8009c00 <asin+0x48>)
 8009be0:	f7f6 ff6e 	bl	8000ac0 <__aeabi_dcmpgt>
 8009be4:	b140      	cbz	r0, 8009bf8 <asin+0x40>
 8009be6:	f7ff ffaf 	bl	8009b48 <__errno>
 8009bea:	2321      	movs	r3, #33	@ 0x21
 8009bec:	6003      	str	r3, [r0, #0]
 8009bee:	4805      	ldr	r0, [pc, #20]	@ (8009c04 <asin+0x4c>)
 8009bf0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009bf4:	f000 b80e 	b.w	8009c14 <nan>
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	4639      	mov	r1, r7
 8009bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	3ff00000 	.word	0x3ff00000
 8009c04:	0800b348 	.word	0x0800b348

08009c08 <atan2>:
 8009c08:	f000 ba06 	b.w	800a018 <__ieee754_atan2>

08009c0c <fabs>:
 8009c0c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009c10:	4619      	mov	r1, r3
 8009c12:	4770      	bx	lr

08009c14 <nan>:
 8009c14:	2000      	movs	r0, #0
 8009c16:	4901      	ldr	r1, [pc, #4]	@ (8009c1c <nan+0x8>)
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	7ff80000 	.word	0x7ff80000

08009c20 <__ieee754_asin>:
 8009c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c24:	4bc4      	ldr	r3, [pc, #784]	@ (8009f38 <__ieee754_asin+0x318>)
 8009c26:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8009c2a:	b087      	sub	sp, #28
 8009c2c:	429e      	cmp	r6, r3
 8009c2e:	4604      	mov	r4, r0
 8009c30:	460d      	mov	r5, r1
 8009c32:	9101      	str	r1, [sp, #4]
 8009c34:	d929      	bls.n	8009c8a <__ieee754_asin+0x6a>
 8009c36:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8009c3a:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8009c3e:	4306      	orrs	r6, r0
 8009c40:	d114      	bne.n	8009c6c <__ieee754_asin+0x4c>
 8009c42:	a3a3      	add	r3, pc, #652	@ (adr r3, 8009ed0 <__ieee754_asin+0x2b0>)
 8009c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c48:	f7f6 fcaa 	bl	80005a0 <__aeabi_dmul>
 8009c4c:	a3a2      	add	r3, pc, #648	@ (adr r3, 8009ed8 <__ieee754_asin+0x2b8>)
 8009c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c52:	4606      	mov	r6, r0
 8009c54:	460f      	mov	r7, r1
 8009c56:	4620      	mov	r0, r4
 8009c58:	4629      	mov	r1, r5
 8009c5a:	f7f6 fca1 	bl	80005a0 <__aeabi_dmul>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	460b      	mov	r3, r1
 8009c62:	4630      	mov	r0, r6
 8009c64:	4639      	mov	r1, r7
 8009c66:	f7f6 fae5 	bl	8000234 <__adddf3>
 8009c6a:	e007      	b.n	8009c7c <__ieee754_asin+0x5c>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	f7f6 fade 	bl	8000230 <__aeabi_dsub>
 8009c74:	4602      	mov	r2, r0
 8009c76:	460b      	mov	r3, r1
 8009c78:	f7f6 fdbc 	bl	80007f4 <__aeabi_ddiv>
 8009c7c:	4604      	mov	r4, r0
 8009c7e:	460d      	mov	r5, r1
 8009c80:	4620      	mov	r0, r4
 8009c82:	4629      	mov	r1, r5
 8009c84:	b007      	add	sp, #28
 8009c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c8a:	4bac      	ldr	r3, [pc, #688]	@ (8009f3c <__ieee754_asin+0x31c>)
 8009c8c:	429e      	cmp	r6, r3
 8009c8e:	d80e      	bhi.n	8009cae <__ieee754_asin+0x8e>
 8009c90:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8009c94:	f080 80ab 	bcs.w	8009dee <__ieee754_asin+0x1ce>
 8009c98:	a391      	add	r3, pc, #580	@ (adr r3, 8009ee0 <__ieee754_asin+0x2c0>)
 8009c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9e:	f7f6 fac9 	bl	8000234 <__adddf3>
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	4ba6      	ldr	r3, [pc, #664]	@ (8009f40 <__ieee754_asin+0x320>)
 8009ca6:	f7f6 ff0b 	bl	8000ac0 <__aeabi_dcmpgt>
 8009caa:	2800      	cmp	r0, #0
 8009cac:	d1e8      	bne.n	8009c80 <__ieee754_asin+0x60>
 8009cae:	4620      	mov	r0, r4
 8009cb0:	4629      	mov	r1, r5
 8009cb2:	f7ff ffab 	bl	8009c0c <fabs>
 8009cb6:	4602      	mov	r2, r0
 8009cb8:	460b      	mov	r3, r1
 8009cba:	2000      	movs	r0, #0
 8009cbc:	49a0      	ldr	r1, [pc, #640]	@ (8009f40 <__ieee754_asin+0x320>)
 8009cbe:	f7f6 fab7 	bl	8000230 <__aeabi_dsub>
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	4b9f      	ldr	r3, [pc, #636]	@ (8009f44 <__ieee754_asin+0x324>)
 8009cc6:	f7f6 fc6b 	bl	80005a0 <__aeabi_dmul>
 8009cca:	a387      	add	r3, pc, #540	@ (adr r3, 8009ee8 <__ieee754_asin+0x2c8>)
 8009ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd0:	4604      	mov	r4, r0
 8009cd2:	460d      	mov	r5, r1
 8009cd4:	f7f6 fc64 	bl	80005a0 <__aeabi_dmul>
 8009cd8:	a385      	add	r3, pc, #532	@ (adr r3, 8009ef0 <__ieee754_asin+0x2d0>)
 8009cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cde:	f7f6 faa9 	bl	8000234 <__adddf3>
 8009ce2:	4622      	mov	r2, r4
 8009ce4:	462b      	mov	r3, r5
 8009ce6:	f7f6 fc5b 	bl	80005a0 <__aeabi_dmul>
 8009cea:	a383      	add	r3, pc, #524	@ (adr r3, 8009ef8 <__ieee754_asin+0x2d8>)
 8009cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf0:	f7f6 fa9e 	bl	8000230 <__aeabi_dsub>
 8009cf4:	4622      	mov	r2, r4
 8009cf6:	462b      	mov	r3, r5
 8009cf8:	f7f6 fc52 	bl	80005a0 <__aeabi_dmul>
 8009cfc:	a380      	add	r3, pc, #512	@ (adr r3, 8009f00 <__ieee754_asin+0x2e0>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f7f6 fa97 	bl	8000234 <__adddf3>
 8009d06:	4622      	mov	r2, r4
 8009d08:	462b      	mov	r3, r5
 8009d0a:	f7f6 fc49 	bl	80005a0 <__aeabi_dmul>
 8009d0e:	a37e      	add	r3, pc, #504	@ (adr r3, 8009f08 <__ieee754_asin+0x2e8>)
 8009d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d14:	f7f6 fa8c 	bl	8000230 <__aeabi_dsub>
 8009d18:	4622      	mov	r2, r4
 8009d1a:	462b      	mov	r3, r5
 8009d1c:	f7f6 fc40 	bl	80005a0 <__aeabi_dmul>
 8009d20:	a37b      	add	r3, pc, #492	@ (adr r3, 8009f10 <__ieee754_asin+0x2f0>)
 8009d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d26:	f7f6 fa85 	bl	8000234 <__adddf3>
 8009d2a:	4622      	mov	r2, r4
 8009d2c:	462b      	mov	r3, r5
 8009d2e:	f7f6 fc37 	bl	80005a0 <__aeabi_dmul>
 8009d32:	a379      	add	r3, pc, #484	@ (adr r3, 8009f18 <__ieee754_asin+0x2f8>)
 8009d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	4629      	mov	r1, r5
 8009d40:	f7f6 fc2e 	bl	80005a0 <__aeabi_dmul>
 8009d44:	a376      	add	r3, pc, #472	@ (adr r3, 8009f20 <__ieee754_asin+0x300>)
 8009d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d4a:	f7f6 fa71 	bl	8000230 <__aeabi_dsub>
 8009d4e:	4622      	mov	r2, r4
 8009d50:	462b      	mov	r3, r5
 8009d52:	f7f6 fc25 	bl	80005a0 <__aeabi_dmul>
 8009d56:	a374      	add	r3, pc, #464	@ (adr r3, 8009f28 <__ieee754_asin+0x308>)
 8009d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5c:	f7f6 fa6a 	bl	8000234 <__adddf3>
 8009d60:	4622      	mov	r2, r4
 8009d62:	462b      	mov	r3, r5
 8009d64:	f7f6 fc1c 	bl	80005a0 <__aeabi_dmul>
 8009d68:	a371      	add	r3, pc, #452	@ (adr r3, 8009f30 <__ieee754_asin+0x310>)
 8009d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d6e:	f7f6 fa5f 	bl	8000230 <__aeabi_dsub>
 8009d72:	4622      	mov	r2, r4
 8009d74:	462b      	mov	r3, r5
 8009d76:	f7f6 fc13 	bl	80005a0 <__aeabi_dmul>
 8009d7a:	4b71      	ldr	r3, [pc, #452]	@ (8009f40 <__ieee754_asin+0x320>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f7f6 fa59 	bl	8000234 <__adddf3>
 8009d82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d86:	4620      	mov	r0, r4
 8009d88:	4629      	mov	r1, r5
 8009d8a:	f000 fba9 	bl	800a4e0 <__ieee754_sqrt>
 8009d8e:	4b6e      	ldr	r3, [pc, #440]	@ (8009f48 <__ieee754_asin+0x328>)
 8009d90:	4682      	mov	sl, r0
 8009d92:	429e      	cmp	r6, r3
 8009d94:	468b      	mov	fp, r1
 8009d96:	f240 80d9 	bls.w	8009f4c <__ieee754_asin+0x32c>
 8009d9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009da2:	f7f6 fd27 	bl	80007f4 <__aeabi_ddiv>
 8009da6:	4652      	mov	r2, sl
 8009da8:	465b      	mov	r3, fp
 8009daa:	f7f6 fbf9 	bl	80005a0 <__aeabi_dmul>
 8009dae:	4652      	mov	r2, sl
 8009db0:	465b      	mov	r3, fp
 8009db2:	f7f6 fa3f 	bl	8000234 <__adddf3>
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	f7f6 fa3b 	bl	8000234 <__adddf3>
 8009dbe:	a346      	add	r3, pc, #280	@ (adr r3, 8009ed8 <__ieee754_asin+0x2b8>)
 8009dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc4:	f7f6 fa34 	bl	8000230 <__aeabi_dsub>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	460b      	mov	r3, r1
 8009dcc:	a140      	add	r1, pc, #256	@ (adr r1, 8009ed0 <__ieee754_asin+0x2b0>)
 8009dce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dd2:	f7f6 fa2d 	bl	8000230 <__aeabi_dsub>
 8009dd6:	9b01      	ldr	r3, [sp, #4]
 8009dd8:	4604      	mov	r4, r0
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	bfdc      	itt	le
 8009dde:	4602      	movle	r2, r0
 8009de0:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8009de4:	460d      	mov	r5, r1
 8009de6:	bfdc      	itt	le
 8009de8:	4614      	movle	r4, r2
 8009dea:	461d      	movle	r5, r3
 8009dec:	e748      	b.n	8009c80 <__ieee754_asin+0x60>
 8009dee:	4602      	mov	r2, r0
 8009df0:	460b      	mov	r3, r1
 8009df2:	f7f6 fbd5 	bl	80005a0 <__aeabi_dmul>
 8009df6:	a33c      	add	r3, pc, #240	@ (adr r3, 8009ee8 <__ieee754_asin+0x2c8>)
 8009df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfc:	4606      	mov	r6, r0
 8009dfe:	460f      	mov	r7, r1
 8009e00:	f7f6 fbce 	bl	80005a0 <__aeabi_dmul>
 8009e04:	a33a      	add	r3, pc, #232	@ (adr r3, 8009ef0 <__ieee754_asin+0x2d0>)
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	f7f6 fa13 	bl	8000234 <__adddf3>
 8009e0e:	4632      	mov	r2, r6
 8009e10:	463b      	mov	r3, r7
 8009e12:	f7f6 fbc5 	bl	80005a0 <__aeabi_dmul>
 8009e16:	a338      	add	r3, pc, #224	@ (adr r3, 8009ef8 <__ieee754_asin+0x2d8>)
 8009e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1c:	f7f6 fa08 	bl	8000230 <__aeabi_dsub>
 8009e20:	4632      	mov	r2, r6
 8009e22:	463b      	mov	r3, r7
 8009e24:	f7f6 fbbc 	bl	80005a0 <__aeabi_dmul>
 8009e28:	a335      	add	r3, pc, #212	@ (adr r3, 8009f00 <__ieee754_asin+0x2e0>)
 8009e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2e:	f7f6 fa01 	bl	8000234 <__adddf3>
 8009e32:	4632      	mov	r2, r6
 8009e34:	463b      	mov	r3, r7
 8009e36:	f7f6 fbb3 	bl	80005a0 <__aeabi_dmul>
 8009e3a:	a333      	add	r3, pc, #204	@ (adr r3, 8009f08 <__ieee754_asin+0x2e8>)
 8009e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e40:	f7f6 f9f6 	bl	8000230 <__aeabi_dsub>
 8009e44:	4632      	mov	r2, r6
 8009e46:	463b      	mov	r3, r7
 8009e48:	f7f6 fbaa 	bl	80005a0 <__aeabi_dmul>
 8009e4c:	a330      	add	r3, pc, #192	@ (adr r3, 8009f10 <__ieee754_asin+0x2f0>)
 8009e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e52:	f7f6 f9ef 	bl	8000234 <__adddf3>
 8009e56:	4632      	mov	r2, r6
 8009e58:	463b      	mov	r3, r7
 8009e5a:	f7f6 fba1 	bl	80005a0 <__aeabi_dmul>
 8009e5e:	a32e      	add	r3, pc, #184	@ (adr r3, 8009f18 <__ieee754_asin+0x2f8>)
 8009e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e64:	4680      	mov	r8, r0
 8009e66:	4689      	mov	r9, r1
 8009e68:	4630      	mov	r0, r6
 8009e6a:	4639      	mov	r1, r7
 8009e6c:	f7f6 fb98 	bl	80005a0 <__aeabi_dmul>
 8009e70:	a32b      	add	r3, pc, #172	@ (adr r3, 8009f20 <__ieee754_asin+0x300>)
 8009e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e76:	f7f6 f9db 	bl	8000230 <__aeabi_dsub>
 8009e7a:	4632      	mov	r2, r6
 8009e7c:	463b      	mov	r3, r7
 8009e7e:	f7f6 fb8f 	bl	80005a0 <__aeabi_dmul>
 8009e82:	a329      	add	r3, pc, #164	@ (adr r3, 8009f28 <__ieee754_asin+0x308>)
 8009e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e88:	f7f6 f9d4 	bl	8000234 <__adddf3>
 8009e8c:	4632      	mov	r2, r6
 8009e8e:	463b      	mov	r3, r7
 8009e90:	f7f6 fb86 	bl	80005a0 <__aeabi_dmul>
 8009e94:	a326      	add	r3, pc, #152	@ (adr r3, 8009f30 <__ieee754_asin+0x310>)
 8009e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9a:	f7f6 f9c9 	bl	8000230 <__aeabi_dsub>
 8009e9e:	4632      	mov	r2, r6
 8009ea0:	463b      	mov	r3, r7
 8009ea2:	f7f6 fb7d 	bl	80005a0 <__aeabi_dmul>
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	4b25      	ldr	r3, [pc, #148]	@ (8009f40 <__ieee754_asin+0x320>)
 8009eaa:	f7f6 f9c3 	bl	8000234 <__adddf3>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	460b      	mov	r3, r1
 8009eb2:	4640      	mov	r0, r8
 8009eb4:	4649      	mov	r1, r9
 8009eb6:	f7f6 fc9d 	bl	80007f4 <__aeabi_ddiv>
 8009eba:	4622      	mov	r2, r4
 8009ebc:	462b      	mov	r3, r5
 8009ebe:	f7f6 fb6f 	bl	80005a0 <__aeabi_dmul>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	460b      	mov	r3, r1
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	4629      	mov	r1, r5
 8009eca:	e6cc      	b.n	8009c66 <__ieee754_asin+0x46>
 8009ecc:	f3af 8000 	nop.w
 8009ed0:	54442d18 	.word	0x54442d18
 8009ed4:	3ff921fb 	.word	0x3ff921fb
 8009ed8:	33145c07 	.word	0x33145c07
 8009edc:	3c91a626 	.word	0x3c91a626
 8009ee0:	8800759c 	.word	0x8800759c
 8009ee4:	7e37e43c 	.word	0x7e37e43c
 8009ee8:	0dfdf709 	.word	0x0dfdf709
 8009eec:	3f023de1 	.word	0x3f023de1
 8009ef0:	7501b288 	.word	0x7501b288
 8009ef4:	3f49efe0 	.word	0x3f49efe0
 8009ef8:	b5688f3b 	.word	0xb5688f3b
 8009efc:	3fa48228 	.word	0x3fa48228
 8009f00:	0e884455 	.word	0x0e884455
 8009f04:	3fc9c155 	.word	0x3fc9c155
 8009f08:	03eb6f7d 	.word	0x03eb6f7d
 8009f0c:	3fd4d612 	.word	0x3fd4d612
 8009f10:	55555555 	.word	0x55555555
 8009f14:	3fc55555 	.word	0x3fc55555
 8009f18:	b12e9282 	.word	0xb12e9282
 8009f1c:	3fb3b8c5 	.word	0x3fb3b8c5
 8009f20:	1b8d0159 	.word	0x1b8d0159
 8009f24:	3fe6066c 	.word	0x3fe6066c
 8009f28:	9c598ac8 	.word	0x9c598ac8
 8009f2c:	40002ae5 	.word	0x40002ae5
 8009f30:	1c8a2d4b 	.word	0x1c8a2d4b
 8009f34:	40033a27 	.word	0x40033a27
 8009f38:	3fefffff 	.word	0x3fefffff
 8009f3c:	3fdfffff 	.word	0x3fdfffff
 8009f40:	3ff00000 	.word	0x3ff00000
 8009f44:	3fe00000 	.word	0x3fe00000
 8009f48:	3fef3332 	.word	0x3fef3332
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	460b      	mov	r3, r1
 8009f50:	f7f6 f970 	bl	8000234 <__adddf3>
 8009f54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f58:	4606      	mov	r6, r0
 8009f5a:	460f      	mov	r7, r1
 8009f5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f60:	f7f6 fc48 	bl	80007f4 <__aeabi_ddiv>
 8009f64:	4602      	mov	r2, r0
 8009f66:	460b      	mov	r3, r1
 8009f68:	4630      	mov	r0, r6
 8009f6a:	4639      	mov	r1, r7
 8009f6c:	f7f6 fb18 	bl	80005a0 <__aeabi_dmul>
 8009f70:	f04f 0800 	mov.w	r8, #0
 8009f74:	4606      	mov	r6, r0
 8009f76:	460f      	mov	r7, r1
 8009f78:	4642      	mov	r2, r8
 8009f7a:	465b      	mov	r3, fp
 8009f7c:	4640      	mov	r0, r8
 8009f7e:	4659      	mov	r1, fp
 8009f80:	f7f6 fb0e 	bl	80005a0 <__aeabi_dmul>
 8009f84:	4602      	mov	r2, r0
 8009f86:	460b      	mov	r3, r1
 8009f88:	4620      	mov	r0, r4
 8009f8a:	4629      	mov	r1, r5
 8009f8c:	f7f6 f950 	bl	8000230 <__aeabi_dsub>
 8009f90:	4642      	mov	r2, r8
 8009f92:	4604      	mov	r4, r0
 8009f94:	460d      	mov	r5, r1
 8009f96:	465b      	mov	r3, fp
 8009f98:	4650      	mov	r0, sl
 8009f9a:	4659      	mov	r1, fp
 8009f9c:	f7f6 f94a 	bl	8000234 <__adddf3>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	460b      	mov	r3, r1
 8009fa4:	4620      	mov	r0, r4
 8009fa6:	4629      	mov	r1, r5
 8009fa8:	f7f6 fc24 	bl	80007f4 <__aeabi_ddiv>
 8009fac:	4602      	mov	r2, r0
 8009fae:	460b      	mov	r3, r1
 8009fb0:	f7f6 f940 	bl	8000234 <__adddf3>
 8009fb4:	4602      	mov	r2, r0
 8009fb6:	460b      	mov	r3, r1
 8009fb8:	a113      	add	r1, pc, #76	@ (adr r1, 800a008 <__ieee754_asin+0x3e8>)
 8009fba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fbe:	f7f6 f937 	bl	8000230 <__aeabi_dsub>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	4630      	mov	r0, r6
 8009fc8:	4639      	mov	r1, r7
 8009fca:	f7f6 f931 	bl	8000230 <__aeabi_dsub>
 8009fce:	4642      	mov	r2, r8
 8009fd0:	4604      	mov	r4, r0
 8009fd2:	460d      	mov	r5, r1
 8009fd4:	465b      	mov	r3, fp
 8009fd6:	4640      	mov	r0, r8
 8009fd8:	4659      	mov	r1, fp
 8009fda:	f7f6 f92b 	bl	8000234 <__adddf3>
 8009fde:	4602      	mov	r2, r0
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	a10b      	add	r1, pc, #44	@ (adr r1, 800a010 <__ieee754_asin+0x3f0>)
 8009fe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009fe8:	f7f6 f922 	bl	8000230 <__aeabi_dsub>
 8009fec:	4602      	mov	r2, r0
 8009fee:	460b      	mov	r3, r1
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	4629      	mov	r1, r5
 8009ff4:	f7f6 f91c 	bl	8000230 <__aeabi_dsub>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	460b      	mov	r3, r1
 8009ffc:	a104      	add	r1, pc, #16	@ (adr r1, 800a010 <__ieee754_asin+0x3f0>)
 8009ffe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a002:	e6e6      	b.n	8009dd2 <__ieee754_asin+0x1b2>
 800a004:	f3af 8000 	nop.w
 800a008:	33145c07 	.word	0x33145c07
 800a00c:	3c91a626 	.word	0x3c91a626
 800a010:	54442d18 	.word	0x54442d18
 800a014:	3fe921fb 	.word	0x3fe921fb

0800a018 <__ieee754_atan2>:
 800a018:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a01c:	4617      	mov	r7, r2
 800a01e:	4690      	mov	r8, r2
 800a020:	4699      	mov	r9, r3
 800a022:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a026:	427b      	negs	r3, r7
 800a028:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800a1b0 <__ieee754_atan2+0x198>
 800a02c:	433b      	orrs	r3, r7
 800a02e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a032:	4553      	cmp	r3, sl
 800a034:	4604      	mov	r4, r0
 800a036:	460d      	mov	r5, r1
 800a038:	d809      	bhi.n	800a04e <__ieee754_atan2+0x36>
 800a03a:	4246      	negs	r6, r0
 800a03c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a040:	4306      	orrs	r6, r0
 800a042:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800a046:	4556      	cmp	r6, sl
 800a048:	468e      	mov	lr, r1
 800a04a:	4683      	mov	fp, r0
 800a04c:	d908      	bls.n	800a060 <__ieee754_atan2+0x48>
 800a04e:	4642      	mov	r2, r8
 800a050:	464b      	mov	r3, r9
 800a052:	4620      	mov	r0, r4
 800a054:	4629      	mov	r1, r5
 800a056:	f7f6 f8ed 	bl	8000234 <__adddf3>
 800a05a:	4604      	mov	r4, r0
 800a05c:	460d      	mov	r5, r1
 800a05e:	e016      	b.n	800a08e <__ieee754_atan2+0x76>
 800a060:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800a064:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800a068:	433e      	orrs	r6, r7
 800a06a:	d103      	bne.n	800a074 <__ieee754_atan2+0x5c>
 800a06c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a070:	f000 b8a6 	b.w	800a1c0 <atan>
 800a074:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800a078:	f006 0602 	and.w	r6, r6, #2
 800a07c:	ea53 0b0b 	orrs.w	fp, r3, fp
 800a080:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800a084:	d107      	bne.n	800a096 <__ieee754_atan2+0x7e>
 800a086:	2e02      	cmp	r6, #2
 800a088:	d064      	beq.n	800a154 <__ieee754_atan2+0x13c>
 800a08a:	2e03      	cmp	r6, #3
 800a08c:	d066      	beq.n	800a15c <__ieee754_atan2+0x144>
 800a08e:	4620      	mov	r0, r4
 800a090:	4629      	mov	r1, r5
 800a092:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a096:	4317      	orrs	r7, r2
 800a098:	d106      	bne.n	800a0a8 <__ieee754_atan2+0x90>
 800a09a:	f1be 0f00 	cmp.w	lr, #0
 800a09e:	da68      	bge.n	800a172 <__ieee754_atan2+0x15a>
 800a0a0:	a537      	add	r5, pc, #220	@ (adr r5, 800a180 <__ieee754_atan2+0x168>)
 800a0a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a0a6:	e7f2      	b.n	800a08e <__ieee754_atan2+0x76>
 800a0a8:	4552      	cmp	r2, sl
 800a0aa:	d10f      	bne.n	800a0cc <__ieee754_atan2+0xb4>
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	f106 36ff 	add.w	r6, r6, #4294967295
 800a0b2:	d107      	bne.n	800a0c4 <__ieee754_atan2+0xac>
 800a0b4:	2e02      	cmp	r6, #2
 800a0b6:	d855      	bhi.n	800a164 <__ieee754_atan2+0x14c>
 800a0b8:	4b3e      	ldr	r3, [pc, #248]	@ (800a1b4 <__ieee754_atan2+0x19c>)
 800a0ba:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a0be:	e9d3 4500 	ldrd	r4, r5, [r3]
 800a0c2:	e7e4      	b.n	800a08e <__ieee754_atan2+0x76>
 800a0c4:	2e02      	cmp	r6, #2
 800a0c6:	d851      	bhi.n	800a16c <__ieee754_atan2+0x154>
 800a0c8:	4b3b      	ldr	r3, [pc, #236]	@ (800a1b8 <__ieee754_atan2+0x1a0>)
 800a0ca:	e7f6      	b.n	800a0ba <__ieee754_atan2+0xa2>
 800a0cc:	4553      	cmp	r3, sl
 800a0ce:	d0e4      	beq.n	800a09a <__ieee754_atan2+0x82>
 800a0d0:	1a9b      	subs	r3, r3, r2
 800a0d2:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800a0d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a0da:	da21      	bge.n	800a120 <__ieee754_atan2+0x108>
 800a0dc:	f1b9 0f00 	cmp.w	r9, #0
 800a0e0:	da01      	bge.n	800a0e6 <__ieee754_atan2+0xce>
 800a0e2:	323c      	adds	r2, #60	@ 0x3c
 800a0e4:	db20      	blt.n	800a128 <__ieee754_atan2+0x110>
 800a0e6:	4642      	mov	r2, r8
 800a0e8:	464b      	mov	r3, r9
 800a0ea:	4620      	mov	r0, r4
 800a0ec:	4629      	mov	r1, r5
 800a0ee:	f7f6 fb81 	bl	80007f4 <__aeabi_ddiv>
 800a0f2:	f7ff fd8b 	bl	8009c0c <fabs>
 800a0f6:	f000 f863 	bl	800a1c0 <atan>
 800a0fa:	4604      	mov	r4, r0
 800a0fc:	460d      	mov	r5, r1
 800a0fe:	2e01      	cmp	r6, #1
 800a100:	d015      	beq.n	800a12e <__ieee754_atan2+0x116>
 800a102:	2e02      	cmp	r6, #2
 800a104:	d017      	beq.n	800a136 <__ieee754_atan2+0x11e>
 800a106:	2e00      	cmp	r6, #0
 800a108:	d0c1      	beq.n	800a08e <__ieee754_atan2+0x76>
 800a10a:	a31f      	add	r3, pc, #124	@ (adr r3, 800a188 <__ieee754_atan2+0x170>)
 800a10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a110:	4620      	mov	r0, r4
 800a112:	4629      	mov	r1, r5
 800a114:	f7f6 f88c 	bl	8000230 <__aeabi_dsub>
 800a118:	a31d      	add	r3, pc, #116	@ (adr r3, 800a190 <__ieee754_atan2+0x178>)
 800a11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a11e:	e016      	b.n	800a14e <__ieee754_atan2+0x136>
 800a120:	a51d      	add	r5, pc, #116	@ (adr r5, 800a198 <__ieee754_atan2+0x180>)
 800a122:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a126:	e7ea      	b.n	800a0fe <__ieee754_atan2+0xe6>
 800a128:	2400      	movs	r4, #0
 800a12a:	2500      	movs	r5, #0
 800a12c:	e7e7      	b.n	800a0fe <__ieee754_atan2+0xe6>
 800a12e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800a132:	461d      	mov	r5, r3
 800a134:	e7ab      	b.n	800a08e <__ieee754_atan2+0x76>
 800a136:	a314      	add	r3, pc, #80	@ (adr r3, 800a188 <__ieee754_atan2+0x170>)
 800a138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a13c:	4620      	mov	r0, r4
 800a13e:	4629      	mov	r1, r5
 800a140:	f7f6 f876 	bl	8000230 <__aeabi_dsub>
 800a144:	4602      	mov	r2, r0
 800a146:	460b      	mov	r3, r1
 800a148:	a111      	add	r1, pc, #68	@ (adr r1, 800a190 <__ieee754_atan2+0x178>)
 800a14a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a14e:	f7f6 f86f 	bl	8000230 <__aeabi_dsub>
 800a152:	e782      	b.n	800a05a <__ieee754_atan2+0x42>
 800a154:	a50e      	add	r5, pc, #56	@ (adr r5, 800a190 <__ieee754_atan2+0x178>)
 800a156:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a15a:	e798      	b.n	800a08e <__ieee754_atan2+0x76>
 800a15c:	a510      	add	r5, pc, #64	@ (adr r5, 800a1a0 <__ieee754_atan2+0x188>)
 800a15e:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a162:	e794      	b.n	800a08e <__ieee754_atan2+0x76>
 800a164:	a510      	add	r5, pc, #64	@ (adr r5, 800a1a8 <__ieee754_atan2+0x190>)
 800a166:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a16a:	e790      	b.n	800a08e <__ieee754_atan2+0x76>
 800a16c:	2400      	movs	r4, #0
 800a16e:	2500      	movs	r5, #0
 800a170:	e78d      	b.n	800a08e <__ieee754_atan2+0x76>
 800a172:	a509      	add	r5, pc, #36	@ (adr r5, 800a198 <__ieee754_atan2+0x180>)
 800a174:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a178:	e789      	b.n	800a08e <__ieee754_atan2+0x76>
 800a17a:	bf00      	nop
 800a17c:	f3af 8000 	nop.w
 800a180:	54442d18 	.word	0x54442d18
 800a184:	bff921fb 	.word	0xbff921fb
 800a188:	33145c07 	.word	0x33145c07
 800a18c:	3ca1a626 	.word	0x3ca1a626
 800a190:	54442d18 	.word	0x54442d18
 800a194:	400921fb 	.word	0x400921fb
 800a198:	54442d18 	.word	0x54442d18
 800a19c:	3ff921fb 	.word	0x3ff921fb
 800a1a0:	54442d18 	.word	0x54442d18
 800a1a4:	c00921fb 	.word	0xc00921fb
 800a1a8:	54442d18 	.word	0x54442d18
 800a1ac:	3fe921fb 	.word	0x3fe921fb
 800a1b0:	7ff00000 	.word	0x7ff00000
 800a1b4:	0800b368 	.word	0x0800b368
 800a1b8:	0800b350 	.word	0x0800b350
 800a1bc:	00000000 	.word	0x00000000

0800a1c0 <atan>:
 800a1c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c4:	4bbc      	ldr	r3, [pc, #752]	@ (800a4b8 <atan+0x2f8>)
 800a1c6:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800a1ca:	429e      	cmp	r6, r3
 800a1cc:	4604      	mov	r4, r0
 800a1ce:	460d      	mov	r5, r1
 800a1d0:	468b      	mov	fp, r1
 800a1d2:	d918      	bls.n	800a206 <atan+0x46>
 800a1d4:	4bb9      	ldr	r3, [pc, #740]	@ (800a4bc <atan+0x2fc>)
 800a1d6:	429e      	cmp	r6, r3
 800a1d8:	d801      	bhi.n	800a1de <atan+0x1e>
 800a1da:	d109      	bne.n	800a1f0 <atan+0x30>
 800a1dc:	b140      	cbz	r0, 800a1f0 <atan+0x30>
 800a1de:	4622      	mov	r2, r4
 800a1e0:	462b      	mov	r3, r5
 800a1e2:	4620      	mov	r0, r4
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	f7f6 f825 	bl	8000234 <__adddf3>
 800a1ea:	4604      	mov	r4, r0
 800a1ec:	460d      	mov	r5, r1
 800a1ee:	e006      	b.n	800a1fe <atan+0x3e>
 800a1f0:	f1bb 0f00 	cmp.w	fp, #0
 800a1f4:	f340 8123 	ble.w	800a43e <atan+0x27e>
 800a1f8:	a593      	add	r5, pc, #588	@ (adr r5, 800a448 <atan+0x288>)
 800a1fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a1fe:	4620      	mov	r0, r4
 800a200:	4629      	mov	r1, r5
 800a202:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a206:	4bae      	ldr	r3, [pc, #696]	@ (800a4c0 <atan+0x300>)
 800a208:	429e      	cmp	r6, r3
 800a20a:	d811      	bhi.n	800a230 <atan+0x70>
 800a20c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800a210:	429e      	cmp	r6, r3
 800a212:	d80a      	bhi.n	800a22a <atan+0x6a>
 800a214:	a38e      	add	r3, pc, #568	@ (adr r3, 800a450 <atan+0x290>)
 800a216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21a:	f7f6 f80b 	bl	8000234 <__adddf3>
 800a21e:	2200      	movs	r2, #0
 800a220:	4ba8      	ldr	r3, [pc, #672]	@ (800a4c4 <atan+0x304>)
 800a222:	f7f6 fc4d 	bl	8000ac0 <__aeabi_dcmpgt>
 800a226:	2800      	cmp	r0, #0
 800a228:	d1e9      	bne.n	800a1fe <atan+0x3e>
 800a22a:	f04f 3aff 	mov.w	sl, #4294967295
 800a22e:	e027      	b.n	800a280 <atan+0xc0>
 800a230:	f7ff fcec 	bl	8009c0c <fabs>
 800a234:	4ba4      	ldr	r3, [pc, #656]	@ (800a4c8 <atan+0x308>)
 800a236:	4604      	mov	r4, r0
 800a238:	429e      	cmp	r6, r3
 800a23a:	460d      	mov	r5, r1
 800a23c:	f200 80b8 	bhi.w	800a3b0 <atan+0x1f0>
 800a240:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800a244:	429e      	cmp	r6, r3
 800a246:	f200 809c 	bhi.w	800a382 <atan+0x1c2>
 800a24a:	4602      	mov	r2, r0
 800a24c:	460b      	mov	r3, r1
 800a24e:	f7f5 fff1 	bl	8000234 <__adddf3>
 800a252:	2200      	movs	r2, #0
 800a254:	4b9b      	ldr	r3, [pc, #620]	@ (800a4c4 <atan+0x304>)
 800a256:	f7f5 ffeb 	bl	8000230 <__aeabi_dsub>
 800a25a:	2200      	movs	r2, #0
 800a25c:	4606      	mov	r6, r0
 800a25e:	460f      	mov	r7, r1
 800a260:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a264:	4620      	mov	r0, r4
 800a266:	4629      	mov	r1, r5
 800a268:	f7f5 ffe4 	bl	8000234 <__adddf3>
 800a26c:	4602      	mov	r2, r0
 800a26e:	460b      	mov	r3, r1
 800a270:	4630      	mov	r0, r6
 800a272:	4639      	mov	r1, r7
 800a274:	f7f6 fabe 	bl	80007f4 <__aeabi_ddiv>
 800a278:	f04f 0a00 	mov.w	sl, #0
 800a27c:	4604      	mov	r4, r0
 800a27e:	460d      	mov	r5, r1
 800a280:	4622      	mov	r2, r4
 800a282:	462b      	mov	r3, r5
 800a284:	4620      	mov	r0, r4
 800a286:	4629      	mov	r1, r5
 800a288:	f7f6 f98a 	bl	80005a0 <__aeabi_dmul>
 800a28c:	4602      	mov	r2, r0
 800a28e:	460b      	mov	r3, r1
 800a290:	4680      	mov	r8, r0
 800a292:	4689      	mov	r9, r1
 800a294:	f7f6 f984 	bl	80005a0 <__aeabi_dmul>
 800a298:	a36f      	add	r3, pc, #444	@ (adr r3, 800a458 <atan+0x298>)
 800a29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a29e:	4606      	mov	r6, r0
 800a2a0:	460f      	mov	r7, r1
 800a2a2:	f7f6 f97d 	bl	80005a0 <__aeabi_dmul>
 800a2a6:	a36e      	add	r3, pc, #440	@ (adr r3, 800a460 <atan+0x2a0>)
 800a2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ac:	f7f5 ffc2 	bl	8000234 <__adddf3>
 800a2b0:	4632      	mov	r2, r6
 800a2b2:	463b      	mov	r3, r7
 800a2b4:	f7f6 f974 	bl	80005a0 <__aeabi_dmul>
 800a2b8:	a36b      	add	r3, pc, #428	@ (adr r3, 800a468 <atan+0x2a8>)
 800a2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2be:	f7f5 ffb9 	bl	8000234 <__adddf3>
 800a2c2:	4632      	mov	r2, r6
 800a2c4:	463b      	mov	r3, r7
 800a2c6:	f7f6 f96b 	bl	80005a0 <__aeabi_dmul>
 800a2ca:	a369      	add	r3, pc, #420	@ (adr r3, 800a470 <atan+0x2b0>)
 800a2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d0:	f7f5 ffb0 	bl	8000234 <__adddf3>
 800a2d4:	4632      	mov	r2, r6
 800a2d6:	463b      	mov	r3, r7
 800a2d8:	f7f6 f962 	bl	80005a0 <__aeabi_dmul>
 800a2dc:	a366      	add	r3, pc, #408	@ (adr r3, 800a478 <atan+0x2b8>)
 800a2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e2:	f7f5 ffa7 	bl	8000234 <__adddf3>
 800a2e6:	4632      	mov	r2, r6
 800a2e8:	463b      	mov	r3, r7
 800a2ea:	f7f6 f959 	bl	80005a0 <__aeabi_dmul>
 800a2ee:	a364      	add	r3, pc, #400	@ (adr r3, 800a480 <atan+0x2c0>)
 800a2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f4:	f7f5 ff9e 	bl	8000234 <__adddf3>
 800a2f8:	4642      	mov	r2, r8
 800a2fa:	464b      	mov	r3, r9
 800a2fc:	f7f6 f950 	bl	80005a0 <__aeabi_dmul>
 800a300:	a361      	add	r3, pc, #388	@ (adr r3, 800a488 <atan+0x2c8>)
 800a302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a306:	4680      	mov	r8, r0
 800a308:	4689      	mov	r9, r1
 800a30a:	4630      	mov	r0, r6
 800a30c:	4639      	mov	r1, r7
 800a30e:	f7f6 f947 	bl	80005a0 <__aeabi_dmul>
 800a312:	a35f      	add	r3, pc, #380	@ (adr r3, 800a490 <atan+0x2d0>)
 800a314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a318:	f7f5 ff8a 	bl	8000230 <__aeabi_dsub>
 800a31c:	4632      	mov	r2, r6
 800a31e:	463b      	mov	r3, r7
 800a320:	f7f6 f93e 	bl	80005a0 <__aeabi_dmul>
 800a324:	a35c      	add	r3, pc, #368	@ (adr r3, 800a498 <atan+0x2d8>)
 800a326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32a:	f7f5 ff81 	bl	8000230 <__aeabi_dsub>
 800a32e:	4632      	mov	r2, r6
 800a330:	463b      	mov	r3, r7
 800a332:	f7f6 f935 	bl	80005a0 <__aeabi_dmul>
 800a336:	a35a      	add	r3, pc, #360	@ (adr r3, 800a4a0 <atan+0x2e0>)
 800a338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33c:	f7f5 ff78 	bl	8000230 <__aeabi_dsub>
 800a340:	4632      	mov	r2, r6
 800a342:	463b      	mov	r3, r7
 800a344:	f7f6 f92c 	bl	80005a0 <__aeabi_dmul>
 800a348:	a357      	add	r3, pc, #348	@ (adr r3, 800a4a8 <atan+0x2e8>)
 800a34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34e:	f7f5 ff6f 	bl	8000230 <__aeabi_dsub>
 800a352:	4632      	mov	r2, r6
 800a354:	463b      	mov	r3, r7
 800a356:	f7f6 f923 	bl	80005a0 <__aeabi_dmul>
 800a35a:	4602      	mov	r2, r0
 800a35c:	460b      	mov	r3, r1
 800a35e:	4640      	mov	r0, r8
 800a360:	4649      	mov	r1, r9
 800a362:	f7f5 ff67 	bl	8000234 <__adddf3>
 800a366:	4622      	mov	r2, r4
 800a368:	462b      	mov	r3, r5
 800a36a:	f7f6 f919 	bl	80005a0 <__aeabi_dmul>
 800a36e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a372:	4602      	mov	r2, r0
 800a374:	460b      	mov	r3, r1
 800a376:	d144      	bne.n	800a402 <atan+0x242>
 800a378:	4620      	mov	r0, r4
 800a37a:	4629      	mov	r1, r5
 800a37c:	f7f5 ff58 	bl	8000230 <__aeabi_dsub>
 800a380:	e733      	b.n	800a1ea <atan+0x2a>
 800a382:	2200      	movs	r2, #0
 800a384:	4b4f      	ldr	r3, [pc, #316]	@ (800a4c4 <atan+0x304>)
 800a386:	f7f5 ff53 	bl	8000230 <__aeabi_dsub>
 800a38a:	2200      	movs	r2, #0
 800a38c:	4606      	mov	r6, r0
 800a38e:	460f      	mov	r7, r1
 800a390:	4620      	mov	r0, r4
 800a392:	4629      	mov	r1, r5
 800a394:	4b4b      	ldr	r3, [pc, #300]	@ (800a4c4 <atan+0x304>)
 800a396:	f7f5 ff4d 	bl	8000234 <__adddf3>
 800a39a:	4602      	mov	r2, r0
 800a39c:	460b      	mov	r3, r1
 800a39e:	4630      	mov	r0, r6
 800a3a0:	4639      	mov	r1, r7
 800a3a2:	f7f6 fa27 	bl	80007f4 <__aeabi_ddiv>
 800a3a6:	f04f 0a01 	mov.w	sl, #1
 800a3aa:	4604      	mov	r4, r0
 800a3ac:	460d      	mov	r5, r1
 800a3ae:	e767      	b.n	800a280 <atan+0xc0>
 800a3b0:	4b46      	ldr	r3, [pc, #280]	@ (800a4cc <atan+0x30c>)
 800a3b2:	429e      	cmp	r6, r3
 800a3b4:	d21a      	bcs.n	800a3ec <atan+0x22c>
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	4b45      	ldr	r3, [pc, #276]	@ (800a4d0 <atan+0x310>)
 800a3ba:	f7f5 ff39 	bl	8000230 <__aeabi_dsub>
 800a3be:	2200      	movs	r2, #0
 800a3c0:	4606      	mov	r6, r0
 800a3c2:	460f      	mov	r7, r1
 800a3c4:	4620      	mov	r0, r4
 800a3c6:	4629      	mov	r1, r5
 800a3c8:	4b41      	ldr	r3, [pc, #260]	@ (800a4d0 <atan+0x310>)
 800a3ca:	f7f6 f8e9 	bl	80005a0 <__aeabi_dmul>
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	4b3c      	ldr	r3, [pc, #240]	@ (800a4c4 <atan+0x304>)
 800a3d2:	f7f5 ff2f 	bl	8000234 <__adddf3>
 800a3d6:	4602      	mov	r2, r0
 800a3d8:	460b      	mov	r3, r1
 800a3da:	4630      	mov	r0, r6
 800a3dc:	4639      	mov	r1, r7
 800a3de:	f7f6 fa09 	bl	80007f4 <__aeabi_ddiv>
 800a3e2:	f04f 0a02 	mov.w	sl, #2
 800a3e6:	4604      	mov	r4, r0
 800a3e8:	460d      	mov	r5, r1
 800a3ea:	e749      	b.n	800a280 <atan+0xc0>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	460b      	mov	r3, r1
 800a3f0:	2000      	movs	r0, #0
 800a3f2:	4938      	ldr	r1, [pc, #224]	@ (800a4d4 <atan+0x314>)
 800a3f4:	f7f6 f9fe 	bl	80007f4 <__aeabi_ddiv>
 800a3f8:	f04f 0a03 	mov.w	sl, #3
 800a3fc:	4604      	mov	r4, r0
 800a3fe:	460d      	mov	r5, r1
 800a400:	e73e      	b.n	800a280 <atan+0xc0>
 800a402:	4b35      	ldr	r3, [pc, #212]	@ (800a4d8 <atan+0x318>)
 800a404:	4e35      	ldr	r6, [pc, #212]	@ (800a4dc <atan+0x31c>)
 800a406:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a40e:	f7f5 ff0f 	bl	8000230 <__aeabi_dsub>
 800a412:	4622      	mov	r2, r4
 800a414:	462b      	mov	r3, r5
 800a416:	f7f5 ff0b 	bl	8000230 <__aeabi_dsub>
 800a41a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a41e:	4602      	mov	r2, r0
 800a420:	460b      	mov	r3, r1
 800a422:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a426:	f7f5 ff03 	bl	8000230 <__aeabi_dsub>
 800a42a:	f1bb 0f00 	cmp.w	fp, #0
 800a42e:	4604      	mov	r4, r0
 800a430:	460d      	mov	r5, r1
 800a432:	f6bf aee4 	bge.w	800a1fe <atan+0x3e>
 800a436:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a43a:	461d      	mov	r5, r3
 800a43c:	e6df      	b.n	800a1fe <atan+0x3e>
 800a43e:	a51c      	add	r5, pc, #112	@ (adr r5, 800a4b0 <atan+0x2f0>)
 800a440:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a444:	e6db      	b.n	800a1fe <atan+0x3e>
 800a446:	bf00      	nop
 800a448:	54442d18 	.word	0x54442d18
 800a44c:	3ff921fb 	.word	0x3ff921fb
 800a450:	8800759c 	.word	0x8800759c
 800a454:	7e37e43c 	.word	0x7e37e43c
 800a458:	e322da11 	.word	0xe322da11
 800a45c:	3f90ad3a 	.word	0x3f90ad3a
 800a460:	24760deb 	.word	0x24760deb
 800a464:	3fa97b4b 	.word	0x3fa97b4b
 800a468:	a0d03d51 	.word	0xa0d03d51
 800a46c:	3fb10d66 	.word	0x3fb10d66
 800a470:	c54c206e 	.word	0xc54c206e
 800a474:	3fb745cd 	.word	0x3fb745cd
 800a478:	920083ff 	.word	0x920083ff
 800a47c:	3fc24924 	.word	0x3fc24924
 800a480:	5555550d 	.word	0x5555550d
 800a484:	3fd55555 	.word	0x3fd55555
 800a488:	2c6a6c2f 	.word	0x2c6a6c2f
 800a48c:	bfa2b444 	.word	0xbfa2b444
 800a490:	52defd9a 	.word	0x52defd9a
 800a494:	3fadde2d 	.word	0x3fadde2d
 800a498:	af749a6d 	.word	0xaf749a6d
 800a49c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a4a0:	fe231671 	.word	0xfe231671
 800a4a4:	3fbc71c6 	.word	0x3fbc71c6
 800a4a8:	9998ebc4 	.word	0x9998ebc4
 800a4ac:	3fc99999 	.word	0x3fc99999
 800a4b0:	54442d18 	.word	0x54442d18
 800a4b4:	bff921fb 	.word	0xbff921fb
 800a4b8:	440fffff 	.word	0x440fffff
 800a4bc:	7ff00000 	.word	0x7ff00000
 800a4c0:	3fdbffff 	.word	0x3fdbffff
 800a4c4:	3ff00000 	.word	0x3ff00000
 800a4c8:	3ff2ffff 	.word	0x3ff2ffff
 800a4cc:	40038000 	.word	0x40038000
 800a4d0:	3ff80000 	.word	0x3ff80000
 800a4d4:	bff00000 	.word	0xbff00000
 800a4d8:	0800b380 	.word	0x0800b380
 800a4dc:	0800b3a0 	.word	0x0800b3a0

0800a4e0 <__ieee754_sqrt>:
 800a4e0:	4a67      	ldr	r2, [pc, #412]	@ (800a680 <__ieee754_sqrt+0x1a0>)
 800a4e2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e6:	438a      	bics	r2, r1
 800a4e8:	4606      	mov	r6, r0
 800a4ea:	460f      	mov	r7, r1
 800a4ec:	460b      	mov	r3, r1
 800a4ee:	4604      	mov	r4, r0
 800a4f0:	d10e      	bne.n	800a510 <__ieee754_sqrt+0x30>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	f7f6 f854 	bl	80005a0 <__aeabi_dmul>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	4630      	mov	r0, r6
 800a4fe:	4639      	mov	r1, r7
 800a500:	f7f5 fe98 	bl	8000234 <__adddf3>
 800a504:	4606      	mov	r6, r0
 800a506:	460f      	mov	r7, r1
 800a508:	4630      	mov	r0, r6
 800a50a:	4639      	mov	r1, r7
 800a50c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a510:	2900      	cmp	r1, #0
 800a512:	dc0c      	bgt.n	800a52e <__ieee754_sqrt+0x4e>
 800a514:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a518:	4302      	orrs	r2, r0
 800a51a:	d0f5      	beq.n	800a508 <__ieee754_sqrt+0x28>
 800a51c:	b189      	cbz	r1, 800a542 <__ieee754_sqrt+0x62>
 800a51e:	4602      	mov	r2, r0
 800a520:	f7f5 fe86 	bl	8000230 <__aeabi_dsub>
 800a524:	4602      	mov	r2, r0
 800a526:	460b      	mov	r3, r1
 800a528:	f7f6 f964 	bl	80007f4 <__aeabi_ddiv>
 800a52c:	e7ea      	b.n	800a504 <__ieee754_sqrt+0x24>
 800a52e:	150a      	asrs	r2, r1, #20
 800a530:	d115      	bne.n	800a55e <__ieee754_sqrt+0x7e>
 800a532:	2100      	movs	r1, #0
 800a534:	e009      	b.n	800a54a <__ieee754_sqrt+0x6a>
 800a536:	0ae3      	lsrs	r3, r4, #11
 800a538:	3a15      	subs	r2, #21
 800a53a:	0564      	lsls	r4, r4, #21
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d0fa      	beq.n	800a536 <__ieee754_sqrt+0x56>
 800a540:	e7f7      	b.n	800a532 <__ieee754_sqrt+0x52>
 800a542:	460a      	mov	r2, r1
 800a544:	e7fa      	b.n	800a53c <__ieee754_sqrt+0x5c>
 800a546:	005b      	lsls	r3, r3, #1
 800a548:	3101      	adds	r1, #1
 800a54a:	02d8      	lsls	r0, r3, #11
 800a54c:	d5fb      	bpl.n	800a546 <__ieee754_sqrt+0x66>
 800a54e:	1e48      	subs	r0, r1, #1
 800a550:	1a12      	subs	r2, r2, r0
 800a552:	f1c1 0020 	rsb	r0, r1, #32
 800a556:	fa24 f000 	lsr.w	r0, r4, r0
 800a55a:	4303      	orrs	r3, r0
 800a55c:	408c      	lsls	r4, r1
 800a55e:	2600      	movs	r6, #0
 800a560:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a564:	2116      	movs	r1, #22
 800a566:	07d2      	lsls	r2, r2, #31
 800a568:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a56c:	4632      	mov	r2, r6
 800a56e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a576:	bf5c      	itt	pl
 800a578:	005b      	lslpl	r3, r3, #1
 800a57a:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a57e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a582:	bf58      	it	pl
 800a584:	0064      	lslpl	r4, r4, #1
 800a586:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a58a:	107f      	asrs	r7, r7, #1
 800a58c:	0064      	lsls	r4, r4, #1
 800a58e:	1815      	adds	r5, r2, r0
 800a590:	429d      	cmp	r5, r3
 800a592:	bfde      	ittt	le
 800a594:	182a      	addle	r2, r5, r0
 800a596:	1b5b      	suble	r3, r3, r5
 800a598:	1836      	addle	r6, r6, r0
 800a59a:	0fe5      	lsrs	r5, r4, #31
 800a59c:	3901      	subs	r1, #1
 800a59e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a5a2:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a5a6:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a5aa:	d1f0      	bne.n	800a58e <__ieee754_sqrt+0xae>
 800a5ac:	460d      	mov	r5, r1
 800a5ae:	f04f 0a20 	mov.w	sl, #32
 800a5b2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a5b6:	429a      	cmp	r2, r3
 800a5b8:	eb01 0c00 	add.w	ip, r1, r0
 800a5bc:	db02      	blt.n	800a5c4 <__ieee754_sqrt+0xe4>
 800a5be:	d113      	bne.n	800a5e8 <__ieee754_sqrt+0x108>
 800a5c0:	45a4      	cmp	ip, r4
 800a5c2:	d811      	bhi.n	800a5e8 <__ieee754_sqrt+0x108>
 800a5c4:	f1bc 0f00 	cmp.w	ip, #0
 800a5c8:	eb0c 0100 	add.w	r1, ip, r0
 800a5cc:	da42      	bge.n	800a654 <__ieee754_sqrt+0x174>
 800a5ce:	2900      	cmp	r1, #0
 800a5d0:	db40      	blt.n	800a654 <__ieee754_sqrt+0x174>
 800a5d2:	f102 0e01 	add.w	lr, r2, #1
 800a5d6:	1a9b      	subs	r3, r3, r2
 800a5d8:	4672      	mov	r2, lr
 800a5da:	45a4      	cmp	ip, r4
 800a5dc:	bf88      	it	hi
 800a5de:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a5e2:	eba4 040c 	sub.w	r4, r4, ip
 800a5e6:	4405      	add	r5, r0
 800a5e8:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a5ec:	f1ba 0a01 	subs.w	sl, sl, #1
 800a5f0:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a5f4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a5f8:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a5fc:	d1db      	bne.n	800a5b6 <__ieee754_sqrt+0xd6>
 800a5fe:	431c      	orrs	r4, r3
 800a600:	d01a      	beq.n	800a638 <__ieee754_sqrt+0x158>
 800a602:	4c20      	ldr	r4, [pc, #128]	@ (800a684 <__ieee754_sqrt+0x1a4>)
 800a604:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a688 <__ieee754_sqrt+0x1a8>
 800a608:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a60c:	e9db 2300 	ldrd	r2, r3, [fp]
 800a610:	f7f5 fe0e 	bl	8000230 <__aeabi_dsub>
 800a614:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a618:	4602      	mov	r2, r0
 800a61a:	460b      	mov	r3, r1
 800a61c:	4640      	mov	r0, r8
 800a61e:	4649      	mov	r1, r9
 800a620:	f7f6 fa3a 	bl	8000a98 <__aeabi_dcmple>
 800a624:	b140      	cbz	r0, 800a638 <__ieee754_sqrt+0x158>
 800a626:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a62a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a62e:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a632:	d111      	bne.n	800a658 <__ieee754_sqrt+0x178>
 800a634:	4655      	mov	r5, sl
 800a636:	3601      	adds	r6, #1
 800a638:	1072      	asrs	r2, r6, #1
 800a63a:	086b      	lsrs	r3, r5, #1
 800a63c:	07f1      	lsls	r1, r6, #31
 800a63e:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a642:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a646:	bf48      	it	mi
 800a648:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a64c:	4618      	mov	r0, r3
 800a64e:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a652:	e757      	b.n	800a504 <__ieee754_sqrt+0x24>
 800a654:	4696      	mov	lr, r2
 800a656:	e7be      	b.n	800a5d6 <__ieee754_sqrt+0xf6>
 800a658:	f7f5 fdec 	bl	8000234 <__adddf3>
 800a65c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4640      	mov	r0, r8
 800a666:	4649      	mov	r1, r9
 800a668:	f7f6 fa0c 	bl	8000a84 <__aeabi_dcmplt>
 800a66c:	b120      	cbz	r0, 800a678 <__ieee754_sqrt+0x198>
 800a66e:	1ca8      	adds	r0, r5, #2
 800a670:	bf08      	it	eq
 800a672:	3601      	addeq	r6, #1
 800a674:	3502      	adds	r5, #2
 800a676:	e7df      	b.n	800a638 <__ieee754_sqrt+0x158>
 800a678:	1c6b      	adds	r3, r5, #1
 800a67a:	f023 0501 	bic.w	r5, r3, #1
 800a67e:	e7db      	b.n	800a638 <__ieee754_sqrt+0x158>
 800a680:	7ff00000 	.word	0x7ff00000
 800a684:	200000a0 	.word	0x200000a0
 800a688:	20000098 	.word	0x20000098

0800a68c <_init>:
 800a68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a68e:	bf00      	nop
 800a690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a692:	bc08      	pop	{r3}
 800a694:	469e      	mov	lr, r3
 800a696:	4770      	bx	lr

0800a698 <_fini>:
 800a698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69a:	bf00      	nop
 800a69c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a69e:	bc08      	pop	{r3}
 800a6a0:	469e      	mov	lr, r3
 800a6a2:	4770      	bx	lr
