#summary Official information from devkit. Part II.

=GTE Register Specification=

==Control Register Group==

||Register<br>number||Name ||Access ||Content||
|| *0* || *R11R12* || *R/W* || Rotation matrix ||
|| *1* || *R13R21* || *R/W* || Rotation matrix ||
|| *2* || *R22R23* || *R/W* || Rotation matrix ||
|| *3* || *R31R32* || *R/W* || Rotation matrix ||
|| *4* || *R33* || *R/W* || Rotation matrix ||
|| *5* || *TRX* || *R/W* || Translation vector (X) ||
|| *6* || *TRY* || *R/W* || Translation vector (Y) ||
|| *7* || *TRZ* || *R/W* || Translation vector (Z) ||
|| *8* || *L11L12* || *R/W* || Light source direction vector X 3 ||
|| *9* || *L13L21* || *R/W* || Light source direction vector X 3 ||
|| *10* || *L22L23* || *R/W* || Light source direction vector X 3 ||
|| *11* || *L31L32* || *R/W* || Light source direction vector X 3 ||
|| *12* || *L33* || *R/W* || Light source direction vector X 3 ||
|| *13* || *RBK* || *R/W* || Peripheral color (background color) (R) ||
|| *14* || *GBK* || *R/W* || Peripheral color (background color) (B) ||
|| *15* || *BBK* || *R/W* || Peripheral color (background color) (G) ||
|| *16* || *LR1LR2* || *R/W* || Light source color X 3 ||
|| *17* || *LR3LG1* || *R/W* || Light source color X 3 ||
|| *18* || *LG2LG3* || *R/W* || Light source color X 3 ||
|| *19* || *LB1LB2* || *R/W* || Light source color X 3 ||
|| *20* || *LB3* || *R/W* || Light source color X 3 ||
|| *21* || *RFC* || *R/W* || Far color (R) ||
|| *22* || *GFC* || *R/W* || Far color (G) ||
|| *23* || *BFC* || *R/W* || Far color (B) ||
|| *24* || *OFX* || *R/W* || Screen offset (X) ||
|| *25* || *OFY* || *R/W* || Screen offset (Y) ||
|| *26* || *H* || *R/W* || Screen position ||
|| *27* || *DQA* || *R/W* || Depth parameter A (coefficient) ||
|| *28* || *DQB* || *R/W* || Depth parameter B (offset) ||
|| *29* || *ZSF3* || *R/W* || Z-averaging scale factor ||
|| *30* || *ZSF4* || *R/W* || Z-averaging scale factor ||
|| *31* || *FLAG* || *R* || Flag ||

==Data Register Group==

||Register<br>number ||Name ||Access ||Content||
|| *0* || *VXY0* || *R/W* || Vector #0 (X/Y) ||
|| *1* || *VZ0* || *R/W* || Vector #0 (Z) ||
|| *2* || *VXY1* || *R/W* || Vector #1 (X/Y) ||
|| *3* || *VZ1* || *R/W* || Vector #1 (Z) ||
|| *4* || *VXY2* || *R/W* || Vector #2 (X/Y) ||
|| *5* || *VZ2* || *R/W* || Vector #2 (Z) ||
|| *6* || *RGB* || *R/W* || Color data + GTE instruction ||
|| *7* || *OTZ* || *R* || Z-component average value ||
|| *8* || *IR0* || *R/W* || Intermediate value #0 ||
|| *9* || *IR1* || *R/W* || Intermediate value #1 ||
|| *10* || *IR2* || *R/W* || Intermediate value #2 ||
|| *11* || *IR3* || *R/W* || Intermediate value #3 ||
|| *12* || *SXY0* || *R/W* || Calculation result record (XY) ||
|| *13* || *SXY1* || *R/W* || Calculation result record (XY) ||
|| *14* || *SXY2* || *R/W* || Calculation result record (XY) ||
|| *15* || *SXYP* || *W* || Calculation result setting register ||
|| *16* || *SZ0* || *R/W* || Calculation result record (Z) ||
|| *17* || *SZ1* || *R/W* || Calculation result record (Z) ||
|| *18* || *SZ2* || *R/W* || Calculation result record (Z) ||
|| *19* || *SZ3* || *R/W* || Calculation result record (Z) ||
|| *20* || *RGB0* || *R/W* || Calculation result record (color data) ||
|| *21* || *RGB1* || *R/W* || Calculation result record (color data) ||
|| *22* || *RGB2* || *R/W* || Calculation result record (color data) ||
|| *23* || *RES1* || *n/a* || Reserved by system (access prohibited) ||
|| *24* || *MAC0* || *R* || Sum of products #0 ||
|| *25* || *MAC1* || *R/W* || Sum of products #1 ||
|| *26* || *MAC2* || *R/W* || Sum of products #2 ||
|| *27* || *MAC3* || *R/W* || Sum of products #3 ||
|| *28* || *IRGB* || *W* || Color data input register ||
|| *29* || *ORGB* || *R* || Color data output register ||
|| *30* || *LZCS* || *W* || Leading zero/one count source data ||
|| *31* || *LZCR* || *R* || Leading zero/one count processing result ||

<b>Register number: Control #0</b>

Register name: R11R12<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |R12                              |R11                            |
     -----------------------------------------------------------------
Fields:
R11     (1.3.12)        Element (1,1) of rotation matrix
R12     (1.3.12)        Element (1,2) of rotation matrix
}}}

<b>Register number: Control #1</b>

Register name: R21R13<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |R21                              |R13                            |
     -----------------------------------------------------------------
Fields:
R13     (1.3.12)        Element (1,3) of rotation matrix
R21     (1.3.12)        Element (2,1) of rotation matrix
}}}

<b>Register number: Control #2</b>

Register name: R23R22<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |R23                              |R22                            |
     -----------------------------------------------------------------
Fields:
R22     (1.3.12)        Element (2,2) of rotation matrix
R23     (1.3.12)        Element (2,3) of rotation matrix
}}}

<b>Register number: Control #3</b>

Register name: R32R31<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |R32                              |R31                            |
     -----------------------------------------------------------------
Fields:
R31     (1.3.12)        Element (3,1) of rotation matrix
R32     (1.3.12)        Element (3,2) of rotation matrix
}}}

<b>Register number: Control #4</b>

Register name: R33<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |R33                            |
     -----------------------------------------------------------------
Fields:
R33     (1.3.12)        Element (3,3) of rotation matrix
}}}

Matrix expression of Control registers 1-4:
{{{
            -               -
           |(1,1),(1,2),(1,3)|
Matrix X = |(2,1),(2,2),(2,3)|
           |(3,1),(3,2),(3,3)|
            -               -
}}}

<b>Register number: Control #5</b>

Register name: TRX<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |TRX                                                              |
     -----------------------------------------------------------------
Fields:
TRX     (1.31.0)        Translation vector X-component
}}}

<b>Register number: Control #6</b>

Register name: TRY<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |TRY                                                              |
     -----------------------------------------------------------------
Fields:
TRY     (1.31.0)        Translation vector Y-component
}}}

<b>Register number: Control #7</b>

Register name: TRZ<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |TRZ                                                              |
     -----------------------------------------------------------------
Fields:
TRZ     (1.31.0)        Translation vector Z-component
}}}

<b>Register number: Control #8</b>

Register name: L11L12<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |L12                              |L11                            |
     -----------------------------------------------------------------
Fields:
L11     (1.3.12)        Light source direction vector #1 X-component
L12     (1.3.12)        Light source direction vector #1 Y-component
}}}

<b>Register number: Control #9</b>

Register name: L21L13<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |L21                              |L13                            |
     -----------------------------------------------------------------
Fields:
L13     (1.3.12)        Light source direction vector #1 Z-component
L21     (1.3.12)        Light source direction vector #2 X-component
}}}

<b>Register number: Control #10</b>

Register name: L23L22<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |L23                              |L22                            |
     -----------------------------------------------------------------
Fields:
L22     (1.3.12)        Light source direction vector #2 Y-component
L23     (1.3.12)        Light source direction vector #2 Z-component
}}}

<b>Register number: Control #11</b>

Register name: L32L31<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |L32                              |L31                            |
     -----------------------------------------------------------------
Fields:
L31     (1.3.12)        Light source direction vector #3 X-component
L32     (1.3.12)        Light source direction vector #3 Y-component
}}}

<b>Register number: Control #12</b>

Register name: L33<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |L33                            |
     -----------------------------------------------------------------
Fields:
L33     (1.3.12)        Light source direction vector #3 Z-component
}}}

Matrix expression  of Control registers 8-12:<br>
"Light source direction vector X 3" is a matrix combining three light source direction vectors. The allocation of the elements is as
follows.
{{{
          -               -
         |(1,X),(1,Y),(1,Z)|
Matrix = |(2,X),(2,Y),(2,Z)|
         |(3,X),(3,Y),(3,Z)|
          -               -
}}}

<b>Register number: Control #13</b>

Register name: RBK<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |RBK                                                              |
     -----------------------------------------------------------------
Fields:
RBK     (1.19.12)        Background color R-component
}}}

<b>Register number: Control #14</b>

Register name: GBK<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |GBK                                                              |
     -----------------------------------------------------------------
Fields:
GBK     (1.19.12)        Background color G-component
}}}

<b>Register number: Control #15</b>

Register name: BBK<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |BBK                                                              |
     -----------------------------------------------------------------
Fields:
BBK     (1.19.12)        Background color B-component
}}}

<b>Register number: Control #16</b>

Register name: LR1LR2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |LR2                              |LR1                            |
     -----------------------------------------------------------------
Fields:
LR1     (1.3.12)        Light source color #1 R-component
LR2     (1.3.12)        Light source color #2 R-component
}}}

<b>Register number: Control #17</b>

Register name: LR3LG1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |LG1                              |LR3                            |
     -----------------------------------------------------------------
Fields:
LR3     (1.3.12)        Light source color #3 R-component
LG1     (1.3.12)        Light source color #1 G-component
}}}

<b>Register number: Control #18</b>

Register name: LG2LG3<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |LG3                              |LG2                            |
     -----------------------------------------------------------------
Fields:
LG2     (1.3.12)        Light source color #2 G-component
LG3     (1.3.12)        Light source color #3 G-component
}}}

<b>Register number: Control #19</b>

Register name: LB1LB2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |LB2                              |LB1                            |
     -----------------------------------------------------------------
Fields:
LB1     (1.3.12)        Light source color #1 B-component
LB2     (1.3.12)        Light source color #2 B-component
}}}

<b>Register number: Control #20</b>

Register name: LB3<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |LB3                            |
     -----------------------------------------------------------------
Fields:
LB3     (1.3.12)        Light source color #3 B-component
}}}

Matrix expression:<br>
"Light source color X 3" is a matrix combining three light source RGB expression color data values. The allocation of the
elements is as follows.
{{{
          -               -
         |(R,1),(R,2),(R,3)|
Matrix = |(G,1),(G,2),(G,3)|
         |(B,1),(B,2),(B,3)|
          -               -
}}}

<b>Register number: Control #21</b>

Register name: RFC<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |RFC                                                              |
     -----------------------------------------------------------------
Fields:
RFC     (1.27.4)        Far color R-component
}}}

<b>Register number: Control #22</b>

Register name: GFC<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |GFC                                                              |
     -----------------------------------------------------------------
Fields:
GFC     (1.27.4)        Far color G-component
}}}

<b>Register number: Control #23</b>

Register name: BFC<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |BFC                                                              |
     -----------------------------------------------------------------
Fields:
BFC     (1.27.4)        Far color B-component
}}}

<b>Register number: Control #24</b>

Register name: OFX<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |OFX                                                              |
     -----------------------------------------------------------------
Fields:
OFX     (1.15.16)        Screen offset X-component
}}}

<b>Register number: Control #25</b>

Register name: OFY<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |OFY                                                              |
     -----------------------------------------------------------------
Fields:
OFY     (1.15.16)        Screen offset Y-component
}}}

<b>Register number: Control #26</b>

Register name: H<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |H                              |
     -----------------------------------------------------------------
Fields:
LB3     (0.16.0)        Screen position
}}}

<b>Register number: Control #27</b>

Register name: DQA<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |DQA                            |
     -----------------------------------------------------------------
Fields:
DQA     (1.7.8)        Depth parameter A (coefficient)
}}}

<b>Register number: Control #28</b>

Register name: DQB<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |DQB                                                              |
     -----------------------------------------------------------------
Fields:
OFX     (1.7.24)        Depth parameter B (offset)
}}}

<b>Register number: Control #29</b>

Register name: ZSF3<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |ZSF3                           |
     -----------------------------------------------------------------
Fields:
ZSF3     (1.3.12)        Z-averaging scale factor (normally set to 1/3)
}}}

<b>Register number: Control #30</b>

Register name: ZSF4<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |ZSF4                           |
     -----------------------------------------------------------------
Fields:
ZSF4     (1.3.12)        Z-averaging scale factor (normally set to 1/4)
}}}

<b>Register number: Control #31</b>

Register name: FLAG<br>
Access: R/W _(?) must be typo, should be read-only, see table "Control Registers Group"_<br>
Bit pattern:<br>
{{{
Bit  31                                    12 11                     0
     -----------------------------------------------------------------
    |FLAG                                    |Not used                |
     -----------------------------------------------------------------
Fields:
FLAG    As indicated in table below
}}}

||Bit<br>number||Content||
|| *31* || Logical sum of bits 30 - 23 and bits 18 - 13 ||
|| *30* || 1: Calculation test result #1 overflow generated (2`^`43 or more) ||
|| *29* || 1: Calculation test result #2 overflow generated (2`^`43 or more)||
|| *28* || 1: Calculation test result #3 overflow generated (2`^`43 or more)||
|| *27* || 1: Calculation test result #1 underflow generated (less than -2`^`43)||
|| *26* || 1: Calculation test result #2 underflow generated (less than -2`^`43)||
|| *25* || 1: Calculation test result #3 underflow generated (less than -2`^`43)||
|| *24* || 1: Limiter A1 out of range detected (less than 0 or less than -2`^`15, or 2`^`15 or more)||
|| *23* || 1: Limiter A2 out of range detected (less than 0 or less than -2`^`15, or 2`^`15 or more)||
|| *22* || 1: Limiter A3 out of range detected (less than -0 or less than -2`^`15, or 2`^`15 or more)||
|| *21* || 1: Limiter B1 out of range detected (less than 0, or 2`^`8 or more)||
|| *20* || 1: Limiter B2 out of range detected (less than 0, or 2`^`8 or more)||
|| *19* || 1: Limiter B3 out of range detected (less than 0, or 2`^`8 or more)||
|| *18* || 1: Limiter C out of range detected (less than 0, or 2`^`16 or more)||
|| *17* || 1: Divide overflow generated (quotient of 2.0 or more)||
|| *16* || 1: Calculation test result #4 overflow generated (2`^`31 or more)||
|| *15* || 1: Calculation test result #4 underflow generated (less than -2`^`31)||
|| *14* || 1: Limiter D1 out of range detected (less than -2`^`10, or 2`^`10 or more)||
|| *13* || 1: Limiter D2 out of range detected (less than -2`^`10, or 2`^`10 or more)||
|| *12* || 1: Limiter E out of range detected (less than 0, or 2`^`12 or more)||

<b>Register number: Data #0</b>

Register name: VXY0<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |VY0                              |VX0                            |
     -----------------------------------------------------------------
Fields:
VX0     (1.15.0) or (1.3.12)        Vector #0 X-element
VY0     (1.15.0) or (1.3.12)        Vector #0 Y-element
}}}

<b>Register number: Data #1</b>

Register name: VZ0<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |VZ0                            |
     -----------------------------------------------------------------
Fields:
VZ0     (1.15.0) or (1.3.12)        Vector #0 Z-element
}}}

<b>Register number: Data #2</b>

Register name: VXY1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |VY1                              |VX1                            |
     -----------------------------------------------------------------
Fields:
VX1     (1.15.0) or (1.3.12)        Vector #1 X-element
VY1     (1.15.0) or (1.3.12)        Vector #1 Y-element
}}}

<b>Register number: Data #3</b>

Register name: VZ1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |VZ1                            |
     -----------------------------------------------------------------
Fields:
VZ1     (1.15.0) or (1.3.12)        Vector #1 Z-element
}}}

<b>Register number: Data #4</b>

Register name: VXY2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |VY2                              |VX2                            |
     -----------------------------------------------------------------
Fields:
VX2     (1.15.0) or (1.3.12)        Vector #2 X-element
VY2     (1.15.0) or (1.3.12)        Vector #2 Y-element
}}}

<b>Register number: Data #5</b>

Register name: VZ2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |Not used                         |VZ2                            |
     -----------------------------------------------------------------
Fields:
VZ2     (1.15.0) or (1.3.12)        Vector #2 Z-element
}}}

<b>Register number: Data #6</b>

Register name: RGB<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                             16 15                              0
     -------------------------------------------------------------------
    |CODE            |B               |G               |R               |
     -------------------------------------------------------------------

Fields:
R       (0.8.0)     Characteristic color R-element
G       (0.8.0)     Characteristic color G-element
B       (0.8.0)     Characteristic color B-element
CODE    (-.8.-)     Arbitrary 8-bit data (normally specified by GPU draw command)
}}}

<b>Register number: Data #7</b>

Register name: OTZ<br>
Access: R<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |0                                |OTZ                            |
     -----------------------------------------------------------------
Fields:
OTZ     (0.15.0)        Z-element average value
}}}

<b>Register number: Data #8</b>

Register name: IR0<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |sign                             |IR0                            |
     -----------------------------------------------------------------
Fields:
IR0     (1.3.12) or the like Intermediate value #0
sign    All bits 0 or 1
}}}

<b>Register number: Data #9</b>

Register name: IR1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |sign                             |IR1                            |
     -----------------------------------------------------------------
Fields:
IR1     (1.3.12) or the like Intermediate value #1
sign    All bits 0 or 1
}}}

<b>Register number: Data #10</b>

Register name: IR2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |sign                             |IR2                            |
     -----------------------------------------------------------------
Fields:
IR2     (1.3.12) or the like Intermediate value #2
sign    All bits 0 or 1
}}}

<b>Register number: Data #11</b>

Register name: IR3<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |sign                             |IR3                            |
     -----------------------------------------------------------------
Fields:
IR3     (1.3.12) or the like Intermediate value #3
sign    All bits 0 or 1
}}}

<b>Register number: Data #12</b>

Register name: SXY0<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |SY0                              |SX0                            |
     -----------------------------------------------------------------
Fields:
SX0     (1.15.0)    X-element of 2-dimensional screen coordinates or 2-dimensional coordinates following
                    perspective transformation. Note that this value was obtained in the calculation three times
                    previous.
SY0     (1.15.0)    Y-element of 2-dimensional screen coordinates or 2-dimensional coordinates following
                    perspective transformation. Note that this value was obtained in the calculation three times
                    previous.
}}}
Internal operations:<br>
See Data #14: SXY2 and Data #15: SXYP.

<b>Register number: Data #13</b>

Register name: SXY1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |SY1                              |SX1                            |
     -----------------------------------------------------------------
Fields:
SX1     (1.15.0)    X-element of 2-dimensional screen coordinates or 2-dimensional coordinates following
                    perspective transformation. Note that this value was obtained in the calculation two times
                    previous.
SY1     (1.15.0)    Y-element of 2-dimensional screen coordinates or 2-dimensional coordinates following
                    perspective transformation. Note that this value was obtained in the calculation two times
                    previous.
}}}
Internal operations:<br>
See Data #14: SXY2 and Data #15: SXYP.

<b>Register number: Data #14</b>

Register name: SXY2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |SY2                              |SX2                            |
     -----------------------------------------------------------------
Fields:
SX2     (1.15.0)    X-element of 2-dimensional screen coordinates or 2-dimensional coordinates following
                    perspective transformation. Note that this value was obtained in the calculation one time
                    previous.
SY2     (1.15.0)    Y-element of 2-dimensional screen coordinates or 2-dimensional coordinates following
                    perspective transformation. Note that this value was obtained in the calculation one time
                    previous.
}}}
Internal operations:<br>
In several GTE instructions, substitutions are made in the following sequence.<br>
SXY0 = SXY1;<br>
SXY1 = SXY2;<br>
SXY2 = Coordinate XY-elements obtained through calculation.

<b>Register number: Data #15</b>

Register name: SXYP<br>
Access: W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |SYP                              |SXP                            |
     -----------------------------------------------------------------
Fields:
SXP     (1.15.0)    X-element of coordinates transferred to SXY2
SYP     (1.15.0)    Y-element of coordinates transferred to SXY2
}}}
Internal operations:<br>
The following operations are generated at the same time as the write.<br>
SXY0 = SXY1;<br>
SXY1 = SXY2;<br>
SXY2 = SXYP;

<b>Register number: Data #16</b>

Register name: SZ0<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |0                                |SZ0                            |
     -----------------------------------------------------------------
Fields:
SZ0     (0.16.0)    Screen coordinate Z-element. Note that this value was obtained in the calculation four times
                    previous.
}}}
Internal operations:<br>
See Data #19: SZ3.

<b>Register number: Data #17</b>

Register name: SZ1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |0                                |SZ1                            |
     -----------------------------------------------------------------
Fields:
SZ1     (0.16.0)    Screen coordinate Z-element. Note that this value was obtained in the calculation three times
                    previous.
}}}
Internal operations:<br>
See Data #19: SZ3.

<b>Register number: Data #18</b>

Register name: SZ2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |0                                |SZ2                            |
     -----------------------------------------------------------------
Fields:
SZ2     (0.16.0)    Screen coordinate Z-element. Note that this value was obtained in the calculation two times
                    previous.
}}}
Internal operations:<br>
See Data #19: SZ3.

<b>Register number: Data #19</b>

Register name: SZ3<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                            16 15                             0
     -----------------------------------------------------------------
    |0                                |SZ3                            |
     -----------------------------------------------------------------
Fields:
SZ3     (0.16.0)    Screen coordinate Z-element. Note that this value was obtained in the calculation one time
                    previous.
}}}
Internal operations:<br>
In several GTE instructions, substitutions are made in the following sequence.<br>
SZ0 = SZ1;<br>
SZ1 = SZ2;<br>
SZ2 = SZ3;<br>
SZ3 = Coordinate Z-element obtained through calculation.

<b>Register number: Data #20</b>

Register name: RGB0<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                             16 15                              0
     -------------------------------------------------------------------
    |CD0             |B0              |G0              |R0              |
     -------------------------------------------------------------------

Fields:
R0      (0.8.0)     Characteristic color R-element
G0      (0.8.0)     Characteristic color G-element
B0      (0.8.0)     Characteristic color B-element
CD0     (-.8.-)     Arbitrary 8-bit data
}}}
Internal operations:<br>
See Data #22: RGB2.

<b>Register number: Data #21</b>

Register name: RGB1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                             16 15                              0
     -------------------------------------------------------------------
    |CD1             |B1              |G1              |R1              |
     -------------------------------------------------------------------

Fields:
R1      (0.8.0)     Characteristic color R-element
G1      (0.8.0)     Characteristic color G-element
B1      (0.8.0)     Characteristic color B-element
CD1     (-.8.-)     Arbitrary 8-bit data
}}}
Internal operations:<br>
See Data #22: RGB2.

<b>Register number: Data #22</b>

Register name: RGB2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                             16 15                              0
     -------------------------------------------------------------------
    |CD2             |B2              |G2              |R2              |
     -------------------------------------------------------------------

Fields:
R2      (0.8.0)     Characteristic color R-element
G2      (0.8.0)     Characteristic color G-element
B2      (0.8.0)     Characteristic color B-element
CD2     (-.8.-)     Arbitrary 8-bit data
}}}
Internal operations:<br>
When several GTE instructions are executed, substitutions are made in the following sequence.<br>
R0 = R1;<br>
R1 = R2;<br>
R2 = RGB Register R-field<br>
G0 = G1;<br>
G1 = G2;<br>
G2 = RGB Register G-field<br>
B0 = B1;<br>
B1 = B2;<br>
B2 = RGB Register B-field<br>
CD0 = CD1;<br>
CD1 = CD2;<br>
CD2 = Bit pattern of GTE instruction currently being executed.

<b>Register number: Data #23</b>

Register name: RES1<br>
Access: Prohibited<br>

<b>Register number: Control #24</b>

Register name: MAC0<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |MAC0                                                             |
     -----------------------------------------------------------------
Fields:
MAC0     (1.31.0)        Sum of products value #0
}}}

<b>Register number: Control #25</b>

Register name: MAC1<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |MAC1                                                             |
     -----------------------------------------------------------------
Fields:
MAC1     (1.31.0)        Sum of products value #1
}}}

<b>Register number: Control #26</b>

Register name: MAC2<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |MAC2                                                             |
     -----------------------------------------------------------------
Fields:
MAC2     (1.31.0)        Sum of products value #2
}}}

<b>Register number: Control #27</b>

Register name: MAC3<br>
Access: R/W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |MAC3                                                             |
     -----------------------------------------------------------------
Fields:
MAC3     (1.31.0)        Sum of products value #3
}}}

<b>Register number: Control #28</b>

Register name: IRGB<br>
Access: W<br>
Bit pattern:<br>
{{{
Bit  31                              15 14      10 9        5 4        0
     -------------------------------------------------------------------
    |                                  |IB        |IG        |IR        |
     -------------------------------------------------------------------
Fields:
IR      (-.5.-)     Color data (R-element) to be set as intermediate value
IG      (-.5.-)     Color data (G-element) to be set as intermediate value
IB      (-.5.-)     Color data (B-element) to be set as intermediate value
}}}
Internal operations:<br>
The following processing is accomplished by writing data to this register.<br>
IR1 = The value which format-converted R to (1.11.4)<br>
IR2 = The value which format-converted G to (1.11.4)<br>
IR3 = The value which format-converted B to (1.11.4)<br>

<b>Register number: Control #29</b>

Register name: ORGB<br>
Access: W<br>
Bit pattern:<br>
{{{
Bit  31                              15 14      10 9        5 4        0
     -------------------------------------------------------------------
    |                                  |OB        |OG        |OR        |
     -------------------------------------------------------------------
Fields:
OR      (-.5.-)     Color data generated from intermediate value (R-element)
OG      (-.5.-)     Color data generated from intermediate value (G-element)
OB      (-.5.-)     Color data generated from intermediate value (B-element)
}}}
Internal operations:<br>
By reading data from this register, the following operations are performed, including substitutions to each field.<br>
OR = (IR1>>7)&0x1f;<br>
OG = (IR2>>7)&0x1f;<br>
OB = (IR3>>7)&0x1f;<br>
The results obtained are then read.<br>

<b>Register number: Control #30</b>

Register name: LZCS<br>
Access: W<br>
Bit pattern:<br>
{{{
Bit  31                                                              0
     -----------------------------------------------------------------
    |LZCS                                                             |
     -----------------------------------------------------------------
Fields:
LZCS     (1.31.0)        LZC source data
}}}
Internal operations:<br>
See Data #31: LZCR.

<b>Register number: Control #31</b>

Register name: LZCR<br>
Access: R<br>
Bit pattern:<br>
{{{
Bit  31                                                 6 5          0
     -----------------------------------------------------------------
    |0                                                   |LZCR        |
     -----------------------------------------------------------------
Fields:
LZCR     (0.6.0)        Leading zero/one count calculation result
}}}
Internal operations:<br>
By reading data from this register, the following operations are performed, including substitutions to each field.<br>
<br>
Data #30: If the value of LZCS is positive,<br>
LZCR = Leading zero count of LZCS value.<br>
<br>
Data #30: If the value of LZCS is negative,<br>
LZCR = Leading one count of LZCS value.<br>
The results obtained are then read.